Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesador"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/sumador.vhd" in Library work.
Architecture behavioral1 of Entity sumador is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/pc.vhd" in Library work.
Architecture pc1 of Entity pc is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/memoinstru.vhd" in Library work.
Architecture behavioralmemo of Entity memoinstru is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/ucontrol.vhd" in Library work.
Architecture behavioral12 of Entity ucontrol is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/rf.vhd" in Library work.
Architecture rfield of Entity rf is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/mux.vhd" in Library work.
Architecture mux1 of Entity mux is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/seu.vhd" in Library work.
Architecture seu1 of Entity seu is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/alu.vhd" in Library work.
Architecture alu1 of Entity alu is up to date.
Compiling vhdl file "C:/Users/Diego/Desktop/procesadormonociclo/procesador.vhd" in Library work.
Architecture arq_procesador of Entity procesador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <procesador> in library <work> (architecture <arq_procesador>).

Analyzing hierarchy for entity <sumador> in library <work> (architecture <behavioral1>).

Analyzing hierarchy for entity <pc> in library <work> (architecture <pc1>).

Analyzing hierarchy for entity <memoinstru> in library <work> (architecture <behavioralmemo>).

Analyzing hierarchy for entity <ucontrol> in library <work> (architecture <behavioral12>).

Analyzing hierarchy for entity <rf> in library <work> (architecture <rfield>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <mux1>).

Analyzing hierarchy for entity <seu> in library <work> (architecture <seu1>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <alu1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <procesador> in library <work> (Architecture <arq_procesador>).
Entity <procesador> analyzed. Unit <procesador> generated.

Analyzing Entity <sumador> in library <work> (Architecture <behavioral1>).
Entity <sumador> analyzed. Unit <sumador> generated.

Analyzing Entity <pc> in library <work> (Architecture <pc1>).
Entity <pc> analyzed. Unit <pc> generated.

Analyzing Entity <memoinstru> in library <work> (Architecture <behavioralmemo>).
Entity <memoinstru> analyzed. Unit <memoinstru> generated.

Analyzing Entity <ucontrol> in library <work> (Architecture <behavioral12>).
Entity <ucontrol> analyzed. Unit <ucontrol> generated.

Analyzing Entity <rf> in library <work> (Architecture <rfield>).
WARNING:Xst:790 - "C:/Users/Diego/Desktop/procesadormonociclo/rf.vhd" line 56: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/Diego/Desktop/procesadormonociclo/rf.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/Diego/Desktop/procesadormonociclo/rf.vhd" line 60: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registros> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/Diego/Desktop/procesadormonociclo/rf.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registros>
Entity <rf> analyzed. Unit <rf> generated.

Analyzing Entity <mux> in library <work> (Architecture <mux1>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <seu> in library <work> (Architecture <seu1>).
Entity <seu> analyzed. Unit <seu> generated.

Analyzing Entity <alu> in library <work> (Architecture <alu1>).
Entity <alu> analyzed. Unit <alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registros<32>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<33>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<34>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<35>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<36>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<37>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<38>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registros<39>> in unit <rf> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sumador>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/sumador.vhd".
    Found 32-bit adder for signal <resultado>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador> synthesized.


Synthesizing Unit <pc>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/pc.vhd".
    Found 32-bit register for signal <dir2pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.


Synthesizing Unit <memoinstru>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/memoinstru.vhd".
WARNING:Xst:647 - Input <dirmemo<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 65.
    Summary:
	inferred   1 ROM(s).
Unit <memoinstru> synthesized.


Synthesizing Unit <ucontrol>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/ucontrol.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <salidaop>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <ucontrol> synthesized.


Synthesizing Unit <rf>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/rf.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registros_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registros_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 56.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 57.
    Summary:
	inferred  64 Multiplexer(s).
Unit <rf> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <seu>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/seu.vhd".
Unit <seu> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/alu.vhd".
    Found 32-bit addsub for signal <salidalu$addsub0000>.
    Found 32-bit xor2 for signal <salidalu$xor0000> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <procesador>.
    Related source file is "C:/Users/Diego/Desktop/procesadormonociclo/procesador.vhd".
Unit <procesador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <dir2pc_5> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_6> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_7> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_8> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_9> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_10> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_11> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_12> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_13> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_14> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_15> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_16> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_17> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_18> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_19> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_20> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_21> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_22> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_23> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_24> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_25> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_26> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_27> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_28> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_29> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_30> of sequential type is unconnected in block <Inst_npc>.
WARNING:Xst:2677 - Node <dir2pc_31> of sequential type is unconnected in block <Inst_npc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <salidaop_4> in Unit <ucontrol> is equivalent to the following FF/Latch, which will be removed : <salidaop_5> 

Optimizing unit <procesador> ...

Optimizing unit <pc> ...

Optimizing unit <alu> ...

Optimizing unit <ucontrol> ...

Optimizing unit <rf> ...
WARNING:Xst:1710 - FF/Latch <Inst_ucontrol/salidaop_4> (without init value) has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_ucontrol/salidaop_3> (without init value) has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_22_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_23_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_15_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_21_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_28_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_29_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_30_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_31_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_5_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_13_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_4_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_12_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_7_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_20_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_6_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_0> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_1> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_2> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_3> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_4> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_5> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_6> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_7> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_8> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_9> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_10> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_11> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_12> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_13> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_14> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_15> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_16> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_17> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_18> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_19> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_20> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_21> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_22> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_23> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_24> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_25> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_26> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_27> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_28> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_29> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_30> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rf/registros_14_31> has a constant value of 0 in block <procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_31> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_30> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_29> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_28> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_27> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_26> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_25> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_24> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_23> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_22> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_21> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_20> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_19> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_18> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_17> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_16> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_15> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_14> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_13> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_12> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_11> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_10> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_9> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_8> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_7> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_6> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_npc/dir2pc_5> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_31> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_30> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_29> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_28> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_27> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_26> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_25> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_24> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_23> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_22> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_21> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_20> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_19> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_18> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_17> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_16> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_15> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_14> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_13> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_12> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_11> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_10> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_9> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_8> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_7> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_6> of sequential type is unconnected in block <procesador>.
WARNING:Xst:2677 - Node <Inst_pc/dir2pc_5> of sequential type is unconnected in block <procesador>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesador, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : procesador.ngr
Top Level Output File Name         : procesador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 923
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 5
#      LUT3                        : 277
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 265
#      LUT4_L                      : 7
#      MUXCY                       : 35
#      MUXF5                       : 185
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 7
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 301
#      FDR                         : 10
#      LD                          : 3
#      LDCE                        : 288
# Clock Buffers                    : 10
#      BUFG                        : 9
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      390  out of   4656     8%  
 Number of Slice Flip Flops:            301  out of   9312     3%  
 Number of 4 input LUTs:                561  out of   9312     6%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                        10  out of     24    41%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)            | Load  |
--------------------------------------------------------------------+----------------------------------+-------+
clkprocesador                                                       | BUFGP                            | 10    |
Inst_ucontrol/salidaop_cmp_eq0000(Inst_memoinstru/instrumemo<31>:O) | NONE(*)(Inst_ucontrol/salidaop_2)| 3     |
Inst_rf/registros_0_cmp_eq00001(Inst_rf/registros_0_cmp_eq00001:O)  | BUFG(*)(Inst_rf/registros_0_31)  | 32    |
Inst_rf/registros_1_cmp_eq00001(Inst_rf/registros_1_cmp_eq00001:O)  | BUFG(*)(Inst_rf/registros_1_31)  | 32    |
Inst_rf/registros_2_cmp_eq00001(Inst_rf/registros_2_cmp_eq00001:O)  | BUFG(*)(Inst_rf/registros_2_31)  | 32    |
Inst_rf/registros_8_cmp_eq00001(Inst_rf/registros_8_cmp_eq00001:O)  | BUFG(*)(Inst_rf/registros_8_31)  | 32    |
Inst_rf/registros_16_cmp_eq00001(Inst_rf/registros_16_cmp_eq00001:O)| BUFG(*)(Inst_rf/registros_16_31) | 32    |
Inst_rf/registros_17_cmp_eq00001(Inst_rf/registros_17_cmp_eq00001:O)| BUFG(*)(Inst_rf/registros_17_31) | 32    |
Inst_rf/registros_18_cmp_eq00001(Inst_rf/registros_18_cmp_eq00001:O)| BUFG(*)(Inst_rf/registros_18_31) | 32    |
Inst_rf/registros_19_cmp_eq00001(Inst_memoinstru/instrumemo<21>1:O) | BUFG(*)(Inst_rf/registros_19_31) | 32    |
Inst_rf/registros_24_cmp_eq00001(Inst_rf/registros_24_cmp_eq00001:O)| BUFG(*)(Inst_rf/registros_24_31) | 32    |
--------------------------------------------------------------------+----------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
resetprocesador                    | IBUF                   | 288   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.759ns (Maximum Frequency: 114.164MHz)
   Minimum input arrival time before clock: 13.508ns
   Maximum output required time after clock: 16.117ns
   Maximum combinational path delay: 17.159ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkprocesador'
  Clock period: 3.132ns (frequency: 319.290MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               3.132ns (Levels of Logic = 5)
  Source:            Inst_pc/dir2pc_1 (FF)
  Destination:       Inst_pc/dir2pc_4 (FF)
  Source Clock:      clkprocesador rising
  Destination Clock: clkprocesador rising

  Data Path: Inst_pc/dir2pc_1 to Inst_pc/dir2pc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Inst_pc/dir2pc_1 (Inst_pc/dir2pc_1)
     LUT1:I0->O            1   0.612   0.000  Inst_sumador/Madd_resultado_cy<1>_rt (Inst_sumador/Madd_resultado_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_sumador/Madd_resultado_cy<1> (Inst_sumador/Madd_resultado_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_sumador/Madd_resultado_cy<2> (Inst_sumador/Madd_resultado_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  Inst_sumador/Madd_resultado_cy<3> (Inst_sumador/Madd_resultado_cy<3>)
     XORCY:CI->O           1   0.699   0.000  Inst_sumador/Madd_resultado_xor<4> (SumadorTOnpc<4>)
     FDR:D                     0.268          Inst_pc/dir2pc_4
    ----------------------------------------
    Total                      3.132ns (2.600ns logic, 0.532ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_0_cmp_eq00001'
  Clock period: 8.743ns (frequency: 114.373MHz)
  Total number of paths / destination ports: 1781 / 32
-------------------------------------------------------------------------
Delay:               8.743ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_0_0 (LATCH)
  Destination:       Inst_rf/registros_0_31 (LATCH)
  Source Clock:      Inst_rf/registros_0_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_0_cmp_eq00001 falling

  Data Path: Inst_rf/registros_0_0 to Inst_rf/registros_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rf/registros_0_0 (Inst_rf/registros_0_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_10 (Inst_rf/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_0_31
    ----------------------------------------
    Total                      8.743ns (7.132ns logic, 1.611ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_1_cmp_eq00001'
  Clock period: 8.720ns (frequency: 114.674MHz)
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Delay:               8.720ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_1_0 (LATCH)
  Destination:       Inst_rf/registros_1_31 (LATCH)
  Source Clock:      Inst_rf/registros_1_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_1_cmp_eq00001 falling

  Data Path: Inst_rf/registros_1_0 to Inst_rf/registros_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_1_0 (Inst_rf/registros_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_92 (Inst_rf/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_1 (Inst_rf/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_1_31
    ----------------------------------------
    Total                      8.720ns (7.132ns logic, 1.588ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_2_cmp_eq00001'
  Clock period: 8.720ns (frequency: 114.674MHz)
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Delay:               8.720ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_2_0 (LATCH)
  Destination:       Inst_rf/registros_2_31 (LATCH)
  Source Clock:      Inst_rf/registros_2_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_2_cmp_eq00001 falling

  Data Path: Inst_rf/registros_2_0 to Inst_rf/registros_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_2_0 (Inst_rf/registros_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_91 (Inst_rf/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_0 (Inst_rf/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_5_f6_0 (Inst_rf/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_2_31
    ----------------------------------------
    Total                      8.720ns (7.132ns logic, 1.588ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_8_cmp_eq00001'
  Clock period: 8.759ns (frequency: 114.164MHz)
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Delay:               8.759ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_8_0 (LATCH)
  Destination:       Inst_rf/registros_8_31 (LATCH)
  Source Clock:      Inst_rf/registros_8_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_8_cmp_eq00001 falling

  Data Path: Inst_rf/registros_8_0 to Inst_rf/registros_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_rf/registros_8_0 (Inst_rf/registros_8_0)
     LUT3:I1->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_10 (Inst_rf/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_8_31
    ----------------------------------------
    Total                      8.759ns (7.132ns logic, 1.627ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_16_cmp_eq00001'
  Clock period: 8.743ns (frequency: 114.373MHz)
  Total number of paths / destination ports: 1781 / 32
-------------------------------------------------------------------------
Delay:               8.743ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_16_0 (LATCH)
  Destination:       Inst_rf/registros_16_31 (LATCH)
  Source Clock:      Inst_rf/registros_16_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_16_cmp_eq00001 falling

  Data Path: Inst_rf/registros_16_0 to Inst_rf/registros_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rf/registros_16_0 (Inst_rf/registros_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_16_31
    ----------------------------------------
    Total                      8.743ns (7.132ns logic, 1.611ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_17_cmp_eq00001'
  Clock period: 8.720ns (frequency: 114.674MHz)
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Delay:               8.720ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_17_0 (LATCH)
  Destination:       Inst_rf/registros_17_31 (LATCH)
  Source Clock:      Inst_rf/registros_17_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_17_cmp_eq00001 falling

  Data Path: Inst_rf/registros_17_0 to Inst_rf/registros_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_17_0 (Inst_rf/registros_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_85 (Inst_rf/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_1 (Inst_rf/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_17_31
    ----------------------------------------
    Total                      8.720ns (7.132ns logic, 1.588ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_18_cmp_eq00001'
  Clock period: 8.720ns (frequency: 114.674MHz)
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Delay:               8.720ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_18_0 (LATCH)
  Destination:       Inst_rf/registros_18_31 (LATCH)
  Source Clock:      Inst_rf/registros_18_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_18_cmp_eq00001 falling

  Data Path: Inst_rf/registros_18_0 to Inst_rf/registros_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_18_0 (Inst_rf/registros_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_84 (Inst_rf/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_0 (Inst_rf/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_5_f6_0 (Inst_rf/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_18_31
    ----------------------------------------
    Total                      8.720ns (7.132ns logic, 1.588ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_19_cmp_eq00001'
  Clock period: 8.720ns (frequency: 114.674MHz)
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Delay:               8.720ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_19_0 (LATCH)
  Destination:       Inst_rf/registros_19_31 (LATCH)
  Source Clock:      Inst_rf/registros_19_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_19_cmp_eq00001 falling

  Data Path: Inst_rf/registros_19_0 to Inst_rf/registros_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_19_0 (Inst_rf/registros_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_73 (Inst_rf/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_6_f5_1 (Inst_rf/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_5_f6_0 (Inst_rf/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_19_31
    ----------------------------------------
    Total                      8.720ns (7.132ns logic, 1.588ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rf/registros_24_cmp_eq00001'
  Clock period: 8.759ns (frequency: 114.164MHz)
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Delay:               8.759ns (Levels of Logic = 39)
  Source:            Inst_rf/registros_24_0 (LATCH)
  Destination:       Inst_rf/registros_24_31 (LATCH)
  Source Clock:      Inst_rf/registros_24_cmp_eq00001 falling
  Destination Clock: Inst_rf/registros_24_cmp_eq00001 falling

  Data Path: Inst_rf/registros_24_0 to Inst_rf/registros_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_rf/registros_24_0 (Inst_rf/registros_24_0)
     LUT3:I1->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_24_31
    ----------------------------------------
    Total                      8.759ns (7.132ns logic, 1.627ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkprocesador'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.076ns (Levels of Logic = 1)
  Source:            resetprocesador (PAD)
  Destination:       Inst_npc/dir2pc_4 (FF)
  Destination Clock: clkprocesador rising

  Data Path: resetprocesador to Inst_npc/dir2pc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.175  resetprocesador_IBUF (resetprocesador_IBUF)
     FDR:R                     0.795          Inst_npc/dir2pc_0
    ----------------------------------------
    Total                      3.076ns (1.901ns logic, 1.175ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_ucontrol/salidaop_cmp_eq0000'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              4.894ns (Levels of Logic = 3)
  Source:            resetprocesador (PAD)
  Destination:       Inst_ucontrol/salidaop_1 (LATCH)
  Destination Clock: Inst_ucontrol/salidaop_cmp_eq0000 falling

  Data Path: resetprocesador to Inst_ucontrol/salidaop_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_mux/salidaMux<0>21 (N111)
     LUT3:I0->O            2   0.612   0.000  Inst_memoinstru/instrumemo<21>1 (Inst_rf/registros_19_cmp_eq00001)
     LD:D                      0.268          Inst_ucontrol/salidaop_1
    ----------------------------------------
    Total                      4.894ns (2.598ns logic, 2.296ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_0_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_0_31 (LATCH)
  Destination Clock: Inst_rf/registros_0_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_0_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_1_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_1_31 (LATCH)
  Destination Clock: Inst_rf/registros_1_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_1_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_2_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_2_31 (LATCH)
  Destination Clock: Inst_rf/registros_2_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_2_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_8_31 (LATCH)
  Destination Clock: Inst_rf/registros_8_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_8_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_16_31 (LATCH)
  Destination Clock: Inst_rf/registros_16_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_16_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_17_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_17_31 (LATCH)
  Destination Clock: Inst_rf/registros_17_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_17_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_18_31 (LATCH)
  Destination Clock: Inst_rf/registros_18_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_18_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_19_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_19_31 (LATCH)
  Destination Clock: Inst_rf/registros_19_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_19_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rf/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 14549 / 64
-------------------------------------------------------------------------
Offset:              13.508ns (Levels of Logic = 42)
  Source:            resetprocesador (PAD)
  Destination:       Inst_rf/registros_24_31 (LATCH)
  Destination Clock: Inst_rf/registros_24_cmp_eq00001 falling

  Data Path: resetprocesador to Inst_rf/registros_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.000  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     LDCE:D                    0.268          Inst_rf/registros_24_31
    ----------------------------------------
    Total                     13.508ns (8.874ns logic, 4.634ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_ucontrol/salidaop_cmp_eq0000'
  Total number of paths / destination ports: 2863 / 32
-------------------------------------------------------------------------
Offset:              12.832ns (Levels of Logic = 34)
  Source:            Inst_ucontrol/salidaop_1 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_ucontrol/salidaop_cmp_eq0000 falling

  Data Path: Inst_ucontrol/salidaop_1 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             107   0.588   1.245  Inst_ucontrol/salidaop_1 (Inst_ucontrol/salidaop_1)
     LUT3:I0->O           29   0.612   1.141  Inst_alu/salidalu_mux00002 (Inst_alu/salidalu_mux0000)
     LUT4:I1->O            6   0.612   0.638  Inst_mux/salidaMux<3>1_SW1 (N26)
     LUT4:I1->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<3> (Inst_alu/Maddsub_salidalu_addsub0000_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.832ns (8.698ns logic, 4.133ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkprocesador'
  Total number of paths / destination ports: 64710 / 32
-------------------------------------------------------------------------
Offset:              16.117ns (Levels of Logic = 41)
  Source:            Inst_npc/dir2pc_4 (FF)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      clkprocesador rising

  Data Path: Inst_npc/dir2pc_4 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.514   1.174  Inst_npc/dir2pc_4 (Inst_npc/dir2pc_4)
     LUT3:I0->O            1   0.612   0.360  Inst_memoinstru/instrumemo<0>40_SW0 (N143)
     LUT4:I3->O            1   0.612   0.360  Inst_memoinstru/instrumemo<0>40 (Inst_memoinstru/instrumemo<0>40)
     LUT4:I3->O           64   0.612   1.081  Inst_memoinstru/instrumemo<0>47 (imTOurs<0>)
     MUXF6:S->O            1   0.737   0.000  Inst_rf/Mmux__varindex0001_5_f6_0 (Inst_rf/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     16.117ns (11.191ns logic, 4.926ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_0_cmp_eq00001'
  Total number of paths / destination ports: 1781 / 32
-------------------------------------------------------------------------
Offset:              12.394ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_0_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_0_cmp_eq00001 falling

  Data Path: Inst_rf/registros_0_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rf/registros_0_0 (Inst_rf/registros_0_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_10 (Inst_rf/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.394ns (10.033ns logic, 2.361ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_16_cmp_eq00001'
  Total number of paths / destination ports: 1781 / 32
-------------------------------------------------------------------------
Offset:              12.394ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_16_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_16_cmp_eq00001 falling

  Data Path: Inst_rf/registros_16_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  Inst_rf/registros_16_0 (Inst_rf/registros_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.394ns (10.033ns logic, 2.361ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_8_cmp_eq00001'
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Offset:              12.410ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_8_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_8_cmp_eq00001 falling

  Data Path: Inst_rf/registros_8_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_rf/registros_8_0 (Inst_rf/registros_8_0)
     LUT3:I1->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_10 (Inst_rf/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.410ns (10.033ns logic, 2.377ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_24_cmp_eq00001'
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Offset:              12.410ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_24_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_24_cmp_eq00001 falling

  Data Path: Inst_rf/registros_24_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.426  Inst_rf/registros_24_0 (Inst_rf/registros_24_0)
     LUT3:I1->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.410ns (10.033ns logic, 2.377ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_1_cmp_eq00001'
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Offset:              12.371ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_1_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_1_cmp_eq00001 falling

  Data Path: Inst_rf/registros_1_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_1_0 (Inst_rf/registros_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_92 (Inst_rf/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_1 (Inst_rf/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.371ns (10.033ns logic, 2.338ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_17_cmp_eq00001'
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Offset:              12.371ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_17_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_17_cmp_eq00001 falling

  Data Path: Inst_rf/registros_17_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_17_0 (Inst_rf/registros_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_85 (Inst_rf/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_1 (Inst_rf/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.371ns (10.033ns logic, 2.338ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_2_cmp_eq00001'
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Offset:              12.371ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_2_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_2_cmp_eq00001 falling

  Data Path: Inst_rf/registros_2_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_2_0 (Inst_rf/registros_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_91 (Inst_rf/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_0 (Inst_rf/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_5_f6_0 (Inst_rf/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.371ns (10.033ns logic, 2.338ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_18_cmp_eq00001'
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Offset:              12.371ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_18_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_18_cmp_eq00001 falling

  Data Path: Inst_rf/registros_18_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_18_0 (Inst_rf/registros_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_84 (Inst_rf/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_7_f5_0 (Inst_rf/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_5_f6_0 (Inst_rf/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.371ns (10.033ns logic, 2.338ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rf/registros_19_cmp_eq00001'
  Total number of paths / destination ports: 616 / 32
-------------------------------------------------------------------------
Offset:              12.371ns (Levels of Logic = 40)
  Source:            Inst_rf/registros_19_0 (LATCH)
  Destination:       resultadoprocesador<31> (PAD)
  Source Clock:      Inst_rf/registros_19_cmp_eq00001 falling

  Data Path: Inst_rf/registros_19_0 to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_rf/registros_19_0 (Inst_rf/registros_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_73 (Inst_rf/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_6_f5_1 (Inst_rf/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_5_f6_0 (Inst_rf/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     12.371ns (10.033ns logic, 2.338ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14389 / 32
-------------------------------------------------------------------------
Delay:               17.159ns (Levels of Logic = 43)
  Source:            resetprocesador (PAD)
  Destination:       resultadoprocesador<31> (PAD)

  Data Path: resetprocesador to resultadoprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   1.106   1.327  resetprocesador_IBUF (resetprocesador_IBUF)
     LUT3:I0->O           12   0.612   0.820  Inst_mux/salidaMux<0>21 (N111)
     LUT4:I3->O          257   0.612   1.285  imTOurs<10>1 (imTOurs<10>)
     LUT3:I0->O            1   0.612   0.000  Inst_rf/Mmux__varindex0001_93 (Inst_rf/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_rf/Mmux__varindex0001_8_f5 (Inst_rf/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_rf/Mmux__varindex0001_6_f6 (Inst_rf/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_rf/Mmux__varindex0001_4_f7 (Inst_rf/Mmux__varindex0001_4_f7)
     LUT4:I3->O            3   0.612   0.481  Inst_mux/salidaMux<0>47 (muxtoalu<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_alu/Maddsub_salidalu_addsub0000_lut<0> (Inst_alu/Maddsub_salidalu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<0> (Inst_alu/Maddsub_salidalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<1> (Inst_alu/Maddsub_salidalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<2> (Inst_alu/Maddsub_salidalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<3> (Inst_alu/Maddsub_salidalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<4> (Inst_alu/Maddsub_salidalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<5> (Inst_alu/Maddsub_salidalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<6> (Inst_alu/Maddsub_salidalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<7> (Inst_alu/Maddsub_salidalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<8> (Inst_alu/Maddsub_salidalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<9> (Inst_alu/Maddsub_salidalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<10> (Inst_alu/Maddsub_salidalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<11> (Inst_alu/Maddsub_salidalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<12> (Inst_alu/Maddsub_salidalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<13> (Inst_alu/Maddsub_salidalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<14> (Inst_alu/Maddsub_salidalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<15> (Inst_alu/Maddsub_salidalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<16> (Inst_alu/Maddsub_salidalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<17> (Inst_alu/Maddsub_salidalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<18> (Inst_alu/Maddsub_salidalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<19> (Inst_alu/Maddsub_salidalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<20> (Inst_alu/Maddsub_salidalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<21> (Inst_alu/Maddsub_salidalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<22> (Inst_alu/Maddsub_salidalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<23> (Inst_alu/Maddsub_salidalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<24> (Inst_alu/Maddsub_salidalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<25> (Inst_alu/Maddsub_salidalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<26> (Inst_alu/Maddsub_salidalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<27> (Inst_alu/Maddsub_salidalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<28> (Inst_alu/Maddsub_salidalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<29> (Inst_alu/Maddsub_salidalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_alu/Maddsub_salidalu_addsub0000_cy<30> (Inst_alu/Maddsub_salidalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_alu/Maddsub_salidalu_addsub0000_xor<31> (Inst_alu/salidalu_addsub0000<31>)
     LUT4:I3->O           10   0.612   0.750  Inst_alu/salidalu<31>78 (resultadoprocesador_31_OBUF)
     OBUF:I->O                 3.169          resultadoprocesador_31_OBUF (resultadoprocesador<31>)
    ----------------------------------------
    Total                     17.159ns (11.775ns logic, 5.384ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.49 secs
 
--> 

Total memory usage is 326856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  634 (   0 filtered)
Number of infos    :   14 (   0 filtered)

