

================================================================
== Vivado HLS Report for 'pynq_filters_AddWeighted'
================================================================
* Date:           Thu Nov 28 03:42:45 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309122|  309122|  309122|  309122|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_3 [2/2] 0.00ns
._crit_edge10:9  call fastcc void @pynq_filters_arithm_pro.1(i10* %src1_data_stream_0_V_V, i10* %src1_data_stream_1_V_V, i10* %src1_data_stream_2_V_V, i10* %src2_data_stream_0_V_V, i10* %src2_data_stream_1_V_V, i10* %src2_data_stream_2_V_V, i10* %dst_data_stream_0_V_V, i10* %dst_data_stream_1_V_V, i10* %dst_data_stream_2_V_V)


 <State 2>: 0.00ns
ST_2: stg_4 [1/1] 0.00ns
._crit_edge10:0  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_5 [1/1] 0.00ns
._crit_edge10:1  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_6 [1/1] 0.00ns
._crit_edge10:2  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_7 [1/1] 0.00ns
._crit_edge10:3  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_8 [1/1] 0.00ns
._crit_edge10:4  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_9 [1/1] 0.00ns
._crit_edge10:5  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_10 [1/1] 0.00ns
._crit_edge10:6  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_11 [1/1] 0.00ns
._crit_edge10:7  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_12 [1/1] 0.00ns
._crit_edge10:8  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_13 [1/2] 0.00ns
._crit_edge10:9  call fastcc void @pynq_filters_arithm_pro.1(i10* %src1_data_stream_0_V_V, i10* %src1_data_stream_1_V_V, i10* %src1_data_stream_2_V_V, i10* %src2_data_stream_0_V_V, i10* %src2_data_stream_1_V_V, i10* %src2_data_stream_2_V_V, i10* %dst_data_stream_0_V_V, i10* %dst_data_stream_1_V_V, i10* %dst_data_stream_2_V_V)

ST_2: stg_14 [1/1] 0.00ns
._crit_edge10:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4  (specinterface) [ 000]
stg_5  (specinterface) [ 000]
stg_6  (specinterface) [ 000]
stg_7  (specinterface) [ 000]
stg_8  (specinterface) [ 000]
stg_9  (specinterface) [ 000]
stg_10 (specinterface) [ 000]
stg_11 (specinterface) [ 000]
stg_12 (specinterface) [ 000]
stg_13 (call         ) [ 000]
stg_14 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_data_stream_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src1_data_stream_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src1_data_stream_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src2_data_stream_0_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src2_data_stream_1_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src2_data_stream_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_data_stream_0_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_data_stream_1_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_data_stream_2_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynq_filters_arithm_pro.1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="grp_pynq_filters_arithm_pro_1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="10" slack="0"/>
<pin id="35" dir="0" index="2" bw="10" slack="0"/>
<pin id="36" dir="0" index="3" bw="10" slack="0"/>
<pin id="37" dir="0" index="4" bw="10" slack="0"/>
<pin id="38" dir="0" index="5" bw="10" slack="0"/>
<pin id="39" dir="0" index="6" bw="10" slack="0"/>
<pin id="40" dir="0" index="7" bw="10" slack="0"/>
<pin id="41" dir="0" index="8" bw="10" slack="0"/>
<pin id="42" dir="0" index="9" bw="10" slack="0"/>
<pin id="43" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="18" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="32" pin=4"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="32" pin=5"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="32" pin=6"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="32" pin=7"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="32" pin=8"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="32" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V_V | {1 2 }
	Port: dst_data_stream_1_V_V | {1 2 }
	Port: dst_data_stream_2_V_V | {1 2 }
 - Input state : 
	Port: pynq_filters_AddWeighted : src1_data_stream_0_V_V | {1 2 }
	Port: pynq_filters_AddWeighted : src1_data_stream_1_V_V | {1 2 }
	Port: pynq_filters_AddWeighted : src1_data_stream_2_V_V | {1 2 }
	Port: pynq_filters_AddWeighted : src2_data_stream_0_V_V | {1 2 }
	Port: pynq_filters_AddWeighted : src2_data_stream_1_V_V | {1 2 }
	Port: pynq_filters_AddWeighted : src2_data_stream_2_V_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   call   | grp_pynq_filters_arithm_pro_1_fu_32 |    76   |   191   |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    76   |   191   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   76   |   191  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   76   |   191  |
+-----------+--------+--------+
