# ERROR: No extended dataflow license exists
# do controlador_potencia_tester_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/marcelo-note/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:11 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_clock
# -- Compiling architecture main of divisor_clock
# End time: 17:12:12 on May 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sete_seg_display
# -- Compiling architecture behavioral of sete_seg_display
# End time: 17:12:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia_tester.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia_tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlador_potencia_tester
# -- Compiling architecture main of controlador_potencia_tester
# End time: 17:12:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlador_potencia
# -- Compiling architecture main of controlador_potencia
# End time: 17:12:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia_tester_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:12 on May 09,2020
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia_tester_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlador_potencia_tester_tb
# -- Compiling architecture main of controlador_potencia_tester_tb
# -- Loading entity controlador_potencia_tester
# End time: 17:12:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  controlador_potencia_tester_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" controlador_potencia_tester_tb 
# Start time: 17:12:12 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.controlador_potencia_tester_tb(main)
# Loading work.controlador_potencia_tester(main)
# Loading work.divisor_clock(main)
# Loading work.controlador_potencia(main)
# Loading work.sete_seg_display(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 sec
# ** Fatal: (vsim-3421) Value 10 is out of range 0 to 9.
#    Time: 1500 ms  Iteration: 3  Process: /controlador_potencia_tester_tb/DUT/line__79 File: /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia_tester.vhd
# Fatal error in Process line__79 at /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia_tester.vhd line 115
# 
# HDL call sequence:
# Stopped at /home/marcelo-note/controle-brassagem/controlador_potencia/controlador_potencia_tester.vhd 115 Process line__79
# 
