#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x560e46193ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560e461545a0 .scope module, "tb_csr_unit" "tb_csr_unit" 3 4;
 .timescale -9 -12;
v0x560e46157ce0_0 .var "clk", 0 0;
v0x560e461c5700_0 .var "csr_addr", 11 0;
v0x560e461c57a0_0 .var "csr_op", 2 0;
v0x560e461c5840_0 .net "csr_rdata", 31 0, v0x560e461c36a0_0;  1 drivers
v0x560e461c58e0_0 .net "csr_valid", 0 0, L_0x560e461c6e80;  1 drivers
v0x560e461c5980_0 .var "csr_wdata", 31 0;
v0x560e461c5a50_0 .net "epc_out", 31 0, L_0x560e461c6d90;  1 drivers
v0x560e461c5b20_0 .var "instr_retired", 0 0;
v0x560e461c5bf0_0 .net "interrupt_cause", 31 0, v0x560e461c3d40_0;  1 drivers
v0x560e461c5cc0_0 .net "interrupt_enabled", 0 0, L_0x560e461c6990;  1 drivers
v0x560e461c5d90_0 .net "interrupt_pending", 0 0, L_0x560e461c6830;  1 drivers
v0x560e461c5e60_0 .var "interrupts_i", 31 0;
v0x560e461c5f30_0 .var "rst_n", 0 0;
v0x560e461c6000_0 .var "trap_cause", 31 0;
v0x560e461c60d0_0 .var "trap_entry", 0 0;
v0x560e461c61a0_0 .var "trap_pc", 31 0;
v0x560e461c6270_0 .var "trap_return", 0 0;
v0x560e461c6340_0 .var "trap_val", 31 0;
v0x560e461c6410_0 .net "trap_vector", 31 0, v0x560e461c5240_0;  1 drivers
S_0x560e461550a0 .scope module, "dut" "csr_unit" 3 30, 4 3 0, S_0x560e461545a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /INPUT 3 "csr_op";
    .port_info 5 /OUTPUT 32 "csr_rdata";
    .port_info 6 /OUTPUT 1 "csr_valid";
    .port_info 7 /INPUT 1 "trap_entry";
    .port_info 8 /INPUT 1 "trap_return";
    .port_info 9 /INPUT 32 "trap_pc";
    .port_info 10 /INPUT 32 "trap_cause";
    .port_info 11 /INPUT 32 "trap_val";
    .port_info 12 /OUTPUT 32 "trap_vector";
    .port_info 13 /OUTPUT 32 "epc_out";
    .port_info 14 /INPUT 32 "interrupts_i";
    .port_info 15 /OUTPUT 1 "interrupt_pending";
    .port_info 16 /OUTPUT 1 "interrupt_enabled";
    .port_info 17 /OUTPUT 32 "interrupt_cause";
    .port_info 18 /INPUT 1 "instr_retired";
P_0x560e46154850 .param/l "MARCHID" 1 4 68, C4<00000000000000000000000000000000>;
P_0x560e46154890 .param/l "MHARTID" 1 4 70, C4<00000000000000000000000000000000>;
P_0x560e461548d0 .param/l "MIMPID" 1 4 69, C4<00000000000000000000000000000001>;
P_0x560e46154910 .param/l "MISA" 1 4 71, C4<01000000000000000000000100000000>;
P_0x560e46154950 .param/l "MVENDORID" 1 4 67, C4<00000000000000000000000000000000>;
L_0x560e46157bc0 .functor AND 32, v0x560e461c45a0_0, v0x560e461c4320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x560e461c6830 .functor AND 1, L_0x560e461c6710, L_0x560e461c64e0, C4<1>, C4<1>;
L_0x560e461c6990 .functor BUFZ 1, L_0x560e461c64e0, C4<0>, C4<0>, C4<0>;
L_0x560e461c6d90 .functor BUFZ 32, v0x560e461c4240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560e461c6e80 .functor BUFZ 1, v0x560e461c5320_0, C4<0>, C4<0>, C4<0>;
v0x560e46157de0_0 .net *"_ivl_15", 29 0, L_0x560e461c6b20;  1 drivers
L_0x7fa7b5e12018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560e46177b30_0 .net/2u *"_ivl_16", 1 0, L_0x7fa7b5e12018;  1 drivers
L_0x7fa7b5e12060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560e46153c30_0 .net/2u *"_ivl_24", 2 0, L_0x7fa7b5e12060;  1 drivers
v0x560e461c3310_0 .net *"_ivl_7", 0 0, L_0x560e461c6710;  1 drivers
v0x560e461c33d0_0 .net "clk", 0 0, v0x560e46157ce0_0;  1 drivers
v0x560e461c34e0_0 .net "csr_addr", 11 0, v0x560e461c5700_0;  1 drivers
v0x560e461c35c0_0 .net "csr_op", 2 0, v0x560e461c57a0_0;  1 drivers
v0x560e461c36a0_0 .var "csr_rdata", 31 0;
v0x560e461c3780_0 .net "csr_valid", 0 0, L_0x560e461c6e80;  alias, 1 drivers
v0x560e461c3840_0 .net "csr_wdata", 31 0, v0x560e461c5980_0;  1 drivers
v0x560e461c3920_0 .var "csr_wdata_final", 31 0;
v0x560e461c3a00_0 .net "csr_write", 0 0, L_0x560e461c6f40;  1 drivers
v0x560e461c3ac0_0 .net "epc_out", 31 0, L_0x560e461c6d90;  alias, 1 drivers
v0x560e461c3ba0_0 .var/i "i", 31 0;
v0x560e461c3c80_0 .net "instr_retired", 0 0, v0x560e461c5b20_0;  1 drivers
v0x560e461c3d40_0 .var "interrupt_cause", 31 0;
v0x560e461c3e20_0 .net "interrupt_enabled", 0 0, L_0x560e461c6990;  alias, 1 drivers
v0x560e461c3ee0_0 .net "interrupt_pending", 0 0, L_0x560e461c6830;  alias, 1 drivers
v0x560e461c3fa0_0 .net "interrupts_i", 31 0, v0x560e461c5e60_0;  1 drivers
v0x560e461c4080_0 .var "mcause", 31 0;
v0x560e461c4160_0 .var "mcycle", 63 0;
v0x560e461c4240_0 .var "mepc", 31 0;
v0x560e461c4320_0 .var "mie", 31 0;
v0x560e461c4400_0 .net "mie_bit", 0 0, L_0x560e461c64e0;  1 drivers
v0x560e461c44c0_0 .var "minstret", 63 0;
v0x560e461c45a0_0 .var "mip", 31 0;
v0x560e461c4680_0 .net "mpie_bit", 0 0, L_0x560e461c65e0;  1 drivers
v0x560e461c4740_0 .var "mscratch", 31 0;
v0x560e461c4820_0 .var "mstatus", 31 0;
v0x560e461c4900_0 .var "mtval", 31 0;
v0x560e461c49e0_0 .var "mtvec", 31 0;
v0x560e461c4ac0_0 .net "mtvec_base", 31 0, L_0x560e461c6c10;  1 drivers
v0x560e461c4ba0_0 .net "mtvec_mode", 1 0, L_0x560e461c6a50;  1 drivers
v0x560e461c4c80_0 .net "pending_and_enabled", 31 0, L_0x560e46157bc0;  1 drivers
v0x560e461c4d60_0 .net "rst_n", 0 0, v0x560e461c5f30_0;  1 drivers
v0x560e461c4e20_0 .net "trap_cause", 31 0, v0x560e461c6000_0;  1 drivers
v0x560e461c4f00_0 .net "trap_entry", 0 0, v0x560e461c60d0_0;  1 drivers
v0x560e461c4fc0_0 .net "trap_pc", 31 0, v0x560e461c61a0_0;  1 drivers
v0x560e461c50a0_0 .net "trap_return", 0 0, v0x560e461c6270_0;  1 drivers
v0x560e461c5160_0 .net "trap_val", 31 0, v0x560e461c6340_0;  1 drivers
v0x560e461c5240_0 .var "trap_vector", 31 0;
v0x560e461c5320_0 .var "valid", 0 0;
E_0x560e46175460/0 .event negedge, v0x560e461c4d60_0;
E_0x560e46175460/1 .event posedge, v0x560e461c33d0_0;
E_0x560e46175460 .event/or E_0x560e46175460/0, E_0x560e46175460/1;
E_0x560e461761e0 .event anyedge, v0x560e461c35c0_0, v0x560e461c3840_0, v0x560e461c36a0_0;
E_0x560e46176650/0 .event anyedge, v0x560e461c34e0_0, v0x560e461c4820_0, v0x560e461c4320_0, v0x560e461c49e0_0;
E_0x560e46176650/1 .event anyedge, v0x560e461c4740_0, v0x560e461c4240_0, v0x560e461c4080_0, v0x560e461c4900_0;
E_0x560e46176650/2 .event anyedge, v0x560e461c45a0_0, v0x560e461c4160_0, v0x560e461c44c0_0;
E_0x560e46176650 .event/or E_0x560e46176650/0, E_0x560e46176650/1, E_0x560e46176650/2;
E_0x560e46181b70 .event anyedge, v0x560e461c4ba0_0, v0x560e461c4ac0_0, v0x560e461c4e20_0;
E_0x560e4614b840 .event anyedge, v0x560e461c4c80_0;
L_0x560e461c64e0 .part v0x560e461c4820_0, 3, 1;
L_0x560e461c65e0 .part v0x560e461c4820_0, 7, 1;
L_0x560e461c6710 .reduce/or L_0x560e46157bc0;
L_0x560e461c6a50 .part v0x560e461c49e0_0, 0, 2;
L_0x560e461c6b20 .part v0x560e461c49e0_0, 2, 30;
L_0x560e461c6c10 .concat [ 2 30 0 0], L_0x7fa7b5e12018, L_0x560e461c6b20;
L_0x560e461c6f40 .cmp/ne 3, v0x560e461c57a0_0, L_0x7fa7b5e12060;
    .scope S_0x560e461550a0;
T_0 ;
    %wait E_0x560e46175460;
    %load/vec4 v0x560e461c4d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c45a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560e461c3fa0_0;
    %assign/vec4 v0x560e461c45a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560e461550a0;
T_1 ;
    %wait E_0x560e4614b840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c3d40_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560e461c3ba0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x560e461c3ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x560e461c4c80_0;
    %load/vec4 v0x560e461c3ba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 2147483648, 0, 32;
    %load/vec4 v0x560e461c3ba0_0;
    %or;
    %store/vec4 v0x560e461c3d40_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x560e461c3ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560e461c3ba0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560e461550a0;
T_2 ;
    %wait E_0x560e46181b70;
    %load/vec4 v0x560e461c4ba0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x560e461c4ac0_0;
    %store/vec4 v0x560e461c5240_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560e461c4e20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x560e461c4ac0_0;
    %pad/u 33;
    %load/vec4 v0x560e461c4e20_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0x560e461c5240_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x560e461c4ac0_0;
    %store/vec4 v0x560e461c5240_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560e461550a0;
T_3 ;
    %wait E_0x560e46176650;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e461c5320_0, 0, 1;
    %load/vec4 v0x560e461c34e0_0;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3072, 0, 12;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 3200, 0, 12;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3074, 0, 12;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 3202, 0, 12;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c5320_0, 0, 1;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x560e461c4820_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 1073742080, 0, 32;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x560e461c4320_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x560e461c49e0_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x560e461c4740_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x560e461c4240_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x560e461c4080_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x560e461c4900_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x560e461c45a0_0;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x560e461c4160_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x560e461c4160_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x560e461c44c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x560e461c44c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x560e461c4160_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x560e461c4160_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x560e461c44c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x560e461c44c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560e461c36a0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560e461550a0;
T_4 ;
    %wait E_0x560e461761e0;
    %load/vec4 v0x560e461c35c0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c3920_0, 0, 32;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x560e461c3840_0;
    %store/vec4 v0x560e461c3920_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x560e461c36a0_0;
    %load/vec4 v0x560e461c3840_0;
    %or;
    %store/vec4 v0x560e461c3920_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x560e461c36a0_0;
    %load/vec4 v0x560e461c3840_0;
    %inv;
    %and;
    %store/vec4 v0x560e461c3920_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560e461550a0;
T_5 ;
    %wait E_0x560e46175460;
    %load/vec4 v0x560e461c4d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c4820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c4320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c49e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c4740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c4080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560e461c4900_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560e461c4160_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560e461c44c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560e461c4160_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x560e461c4160_0, 0;
    %load/vec4 v0x560e461c3c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560e461c44c0_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x560e461c44c0_0, 0;
T_5.2 ;
    %load/vec4 v0x560e461c4f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x560e461c4fc0_0;
    %assign/vec4 v0x560e461c4240_0, 0;
    %load/vec4 v0x560e461c4e20_0;
    %assign/vec4 v0x560e461c4080_0, 0;
    %load/vec4 v0x560e461c5160_0;
    %assign/vec4 v0x560e461c4900_0, 0;
    %load/vec4 v0x560e461c4820_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4820_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4820_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4820_0, 4, 5;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x560e461c50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x560e461c4820_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4820_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4820_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4820_0, 4, 5;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x560e461c3a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0x560e461c5320_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x560e461c34e0_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %jmp T_5.23;
T_5.11 ;
    %load/vec4 v0x560e461c3920_0;
    %pushi/vec4 6280, 0, 32;
    %and;
    %assign/vec4 v0x560e461c4820_0, 0;
    %jmp T_5.23;
T_5.12 ;
    %load/vec4 v0x560e461c3920_0;
    %assign/vec4 v0x560e461c4320_0, 0;
    %jmp T_5.23;
T_5.13 ;
    %load/vec4 v0x560e461c3920_0;
    %assign/vec4 v0x560e461c49e0_0, 0;
    %jmp T_5.23;
T_5.14 ;
    %load/vec4 v0x560e461c3920_0;
    %assign/vec4 v0x560e461c4740_0, 0;
    %jmp T_5.23;
T_5.15 ;
    %load/vec4 v0x560e461c3920_0;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x560e461c4240_0, 0;
    %jmp T_5.23;
T_5.16 ;
    %load/vec4 v0x560e461c3920_0;
    %assign/vec4 v0x560e461c4080_0, 0;
    %jmp T_5.23;
T_5.17 ;
    %load/vec4 v0x560e461c3920_0;
    %assign/vec4 v0x560e461c4900_0, 0;
    %jmp T_5.23;
T_5.18 ;
    %load/vec4 v0x560e461c3920_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4160_0, 4, 5;
    %jmp T_5.23;
T_5.19 ;
    %load/vec4 v0x560e461c3920_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c4160_0, 4, 5;
    %jmp T_5.23;
T_5.20 ;
    %load/vec4 v0x560e461c3920_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c44c0_0, 4, 5;
    %jmp T_5.23;
T_5.21 ;
    %load/vec4 v0x560e461c3920_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560e461c44c0_0, 4, 5;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560e461545a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e46157ce0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x560e461545a0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x560e46157ce0_0;
    %inv;
    %store/vec4 v0x560e46157ce0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560e461545a0;
T_8 ;
    %vpi_call/w 3 58 "$dumpfile", "csr_unit.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560e461545a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c5980_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c60d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c6270_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c61a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c6000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c6340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c5e60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c5b20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e461c5f30_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 77 "$display", "=== Test 1: Read-Only Registers ===" {0 0 0};
    %pushi/vec4 769, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 81 "$display", "MISA = 0x%h (expected 0x40000100)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %cmpi/e 1073742080, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 82 "$error", "MISA incorrect!" {0 0 0};
T_8.1 ;
    %pushi/vec4 3857, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 87 "$display", "MVENDORID = 0x%h", v0x560e461c5840_0 {0 0 0};
    %vpi_call/w 3 89 "$display", "\012=== Test 2: Write and Read mstatus ===" {0 0 0};
    %pushi/vec4 768, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x560e461c5980_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 97 "$display", "mstatus after write = 0x%h (expected 0x00000008)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 98 "$error", "mstatus write failed!" {0 0 0};
T_8.3 ;
    %vpi_call/w 3 100 "$display", "\012=== Test 3: Set bits with CSRRS ===" {0 0 0};
    %pushi/vec4 768, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x560e461c5980_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 108 "$display", "mstatus after CSRRS = 0x%h (expected 0x00000088)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %cmpi/e 136, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 109 "$error", "CSRRS failed!" {0 0 0};
T_8.5 ;
    %vpi_call/w 3 111 "$display", "\012=== Test 4: Clear bits with CSRRC ===" {0 0 0};
    %pushi/vec4 768, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x560e461c5980_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 119 "$display", "mstatus after CSRRC = 0x%h (expected 0x00000080)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 120 "$error", "CSRRC failed!" {0 0 0};
T_8.7 ;
    %vpi_call/w 3 122 "$display", "\012=== Test 5: Trap Entry ===" {0 0 0};
    %pushi/vec4 773, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x560e461c5980_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 768, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x560e461c5980_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e461c60d0_0, 0, 1;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x560e461c61a0_0, 0, 32;
    %pushi/vec4 2147483659, 0, 32;
    %store/vec4 v0x560e461c6000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560e461c6340_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c60d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 833, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 151 "$display", "mepc = 0x%h (expected 0x00000100)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %cmpi/e 256, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 152 "$error", "mepc not saved!" {0 0 0};
T_8.9 ;
    %pushi/vec4 834, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 157 "$display", "mcause = 0x%h (expected 0x8000000B)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %cmpi/e 2147483659, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 158 "$error", "mcause not saved!" {0 0 0};
T_8.11 ;
    %pushi/vec4 768, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 163 "$display", "mstatus = 0x%h (MIE should be 0, MPIE should be 1)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.12, 4;
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 164 "$error", "MIE not cleared!" {0 0 0};
T_8.13 ;
    %load/vec4 v0x560e461c5840_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.14, 4;
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 165 "$error", "MPIE not set!" {0 0 0};
T_8.15 ;
    %vpi_call/w 3 167 "$display", "\012=== Test 6: Trap Return (MRET) ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e461c6270_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c6270_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 768, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 176 "$display", "mstatus after MRET = 0x%h (MIE should be 1)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.16, 4;
    %jmp T_8.17;
T_8.16 ;
    %vpi_call/w 3 177 "$error", "MIE not restored!" {0 0 0};
T_8.17 ;
    %vpi_call/w 3 179 "$display", "\012=== Test 7: Interrupt Pending ===" {0 0 0};
    %pushi/vec4 772, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x560e461c5980_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560e461c57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x560e461c5e60_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 3 191 "$display", "interrupt_pending = %b (expected 1)", v0x560e461c5d90_0 {0 0 0};
    %vpi_call/w 3 192 "$display", "interrupt_cause = 0x%h (expected 0x80000007)", v0x560e461c5bf0_0 {0 0 0};
    %load/vec4 v0x560e461c5d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.18, 4;
    %jmp T_8.19;
T_8.18 ;
    %vpi_call/w 3 193 "$error", "Interrupt not pending!" {0 0 0};
T_8.19 ;
    %load/vec4 v0x560e461c5bf0_0;
    %cmpi/e 2147483655, 0, 32;
    %jmp/0xz  T_8.20, 4;
    %jmp T_8.21;
T_8.20 ;
    %vpi_call/w 3 194 "$error", "Wrong interrupt cause!" {0 0 0};
T_8.21 ;
    %vpi_call/w 3 196 "$display", "\012=== Test 8: Performance Counters ===" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_8.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.23, 5;
    %jmp/1 T_8.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560e461c5b20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560e461c5b20_0, 0, 1;
    %delay 10000, 0;
    %jmp T_8.22;
T_8.23 ;
    %pop/vec4 1;
    %pushi/vec4 2818, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 208 "$display", "minstret = %d (expected 10)", v0x560e461c5840_0 {0 0 0};
    %load/vec4 v0x560e461c5840_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.24, 4;
    %jmp T_8.25;
T_8.24 ;
    %vpi_call/w 3 209 "$error", "minstret incorrect!" {0 0 0};
T_8.25 ;
    %pushi/vec4 2816, 0, 12;
    %store/vec4 v0x560e461c5700_0, 0, 12;
    %delay 10000, 0;
    %vpi_call/w 3 214 "$display", "mcycle = %d", v0x560e461c5840_0 {0 0 0};
    %vpi_call/w 3 216 "$display", "\012=== All Tests Passed! ===" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 217 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_csr_unit.v";
    "../../rtl/core/csr_unit.v";
