{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399915332398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399915332399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 14:22:12 2014 " "Processing started: Mon May 12 14:22:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399915332399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399915332399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399915332399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399915332772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332827 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "addsub.v " "Can't analyze file -- file addsub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1399915332831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332835 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier " "Found entity 2: multiplier" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332835 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder " "Found entity 3: fulladder" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part5.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332839 ""} { "Info" "ISGN_ENTITY_NAME" "2 test " "Found entity 2: test" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(17) " "Verilog HDL information at part3.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part3.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1399915332845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part1v1.v(15) " "Verilog HDL information at part1v1.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part1v1.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1399915332851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1v1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1v1 " "Found entity 1: part1v1" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part1v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399915332851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399915332851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part4.v(13) " "Verilog HDL Implicit Net warning at part4.v(13): created implicit net for \"Bt\"" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part4.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915332852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part3.v(15) " "Verilog HDL Implicit Net warning at part3.v(15): created implicit net for \"Bt\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part3.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915332852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part1v1.v(13) " "Verilog HDL Implicit Net warning at part1v1.v(13): created implicit net for \"Bt\"" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part1v1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915332852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399915332929 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part2.v(46) " "Verilog HDL Case Statement information at part2.v(46): all case item expressions in this case statement are onehot" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1399915332987 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:D0 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:D0\"" {  } { { "part2.v" "D0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399915333021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:t1 " "Elaborating entity \"test\" for hierarchy \"test:t1\"" {  } { { "part2.v" "t1" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399915333063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1399915333750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1399915333971 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1399915334127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part5.map.smsg " "Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1399915334208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399915334372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915334372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915334414 "|part2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915334414 "|part2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915334414 "|part2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915334414 "|part2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio7/part5.Verilog/part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399915334414 "|part2|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1399915334414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399915334415 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399915334415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399915334415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399915334415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399915334477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 14:22:14 2014 " "Processing ended: Mon May 12 14:22:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399915334477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399915334477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399915334477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399915334477 ""}
