/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [3:0] _02_;
  reg [4:0] _03_;
  reg [17:0] _04_;
  wire [11:0] celloutsig_0_0z;
  wire [46:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [16:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire [24:0] celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_56z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [6:0] celloutsig_0_66z;
  wire [2:0] celloutsig_0_67z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_30z | celloutsig_0_38z[21]);
  assign celloutsig_0_62z = ~(celloutsig_0_42z | celloutsig_0_25z);
  assign celloutsig_0_32z = ~(celloutsig_0_26z[2] | celloutsig_0_12z[1]);
  assign celloutsig_0_13z = _00_ ^ celloutsig_0_2z[10];
  assign celloutsig_0_30z = in_data[20] ^ celloutsig_0_11z[1];
  assign celloutsig_0_67z = { celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_7z } + { celloutsig_0_56z[7], celloutsig_0_1z, celloutsig_0_62z };
  assign celloutsig_0_26z = celloutsig_0_0z[9:5] + celloutsig_0_24z[7:3];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_0z[11:7];
  reg [3:0] _13_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 4'h0;
    else _13_ <= celloutsig_0_0z[6:3];
  assign { _02_[3:1], _00_ } = _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { in_data[128:127], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 18'h00000;
    else _04_ <= { celloutsig_1_9z[14:2], celloutsig_1_11z };
  assign celloutsig_1_7z = { celloutsig_1_5z[2:1], celloutsig_1_1z, celloutsig_1_1z } === celloutsig_1_0z[12:9];
  assign celloutsig_0_21z = { celloutsig_0_2z[9:8], celloutsig_0_5z, celloutsig_0_9z } === { _01_[4:1], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_15z[6:2], _02_[3:1], _00_ } >= { celloutsig_0_10z[8:3], celloutsig_0_16z };
  assign celloutsig_0_20z = { celloutsig_0_19z[1:0], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_1z } >= { celloutsig_0_12z[4:2], celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_24z[3:0], celloutsig_0_1z } >= celloutsig_0_15z[4:0];
  assign celloutsig_0_56z = - { celloutsig_0_38z[12:6], celloutsig_0_27z };
  assign celloutsig_0_10z = - { celloutsig_0_6z[7:3], _02_[3:1], _00_, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, _02_[3:1], _00_, _02_[3:1], _00_ };
  assign celloutsig_0_15z = - celloutsig_0_6z;
  assign celloutsig_0_19z = - { celloutsig_0_11z[3], celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_33z = in_data[74:65] !== { _01_, celloutsig_0_21z, _02_[3:1], _00_ };
  assign celloutsig_0_42z = { celloutsig_0_16z[1:0], celloutsig_0_25z } !== { celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[3:2], celloutsig_1_2z } !== celloutsig_1_5z;
  assign celloutsig_0_7z = { _02_[3:2], celloutsig_0_2z } !== { celloutsig_0_6z, celloutsig_0_1z, _02_[3:1], _00_ };
  assign celloutsig_1_16z = celloutsig_1_3z[5:3] !== _03_[4:2];
  assign celloutsig_0_0z = ~ in_data[83:72];
  assign celloutsig_0_38z = ~ { celloutsig_0_37z[4:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_20z };
  assign celloutsig_0_66z = ~ { celloutsig_0_2z[0], _01_, celloutsig_0_18z };
  assign celloutsig_1_0z = ~ in_data[148:136];
  assign celloutsig_0_5z = ~ celloutsig_0_0z[9:3];
  assign celloutsig_0_6z = ~ { _01_[3:0], _02_[3:1], _00_ };
  assign celloutsig_0_16z = ~ celloutsig_0_15z[5:3];
  assign celloutsig_1_1z = | in_data[120:114];
  assign celloutsig_0_27z = | { celloutsig_0_13z, celloutsig_0_8z[6:2] };
  assign celloutsig_1_19z = ^ { _04_[3:2], celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_1_5z = { in_data[187:186], celloutsig_1_2z } << celloutsig_1_3z[5:3];
  assign celloutsig_0_9z = { celloutsig_0_7z, _01_ } << { _01_[3:2], _02_[3:1], _00_ };
  assign celloutsig_0_34z = { celloutsig_0_17z, celloutsig_0_0z } >> { celloutsig_0_5z[5:0], celloutsig_0_2z };
  assign celloutsig_0_36z = celloutsig_0_8z[8:4] >> celloutsig_0_24z[7:3];
  assign celloutsig_1_18z = { celloutsig_1_9z[9], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z } >> { celloutsig_1_0z[11:0], celloutsig_1_15z };
  assign celloutsig_0_8z = { in_data[34], _01_, _01_ } >> in_data[41:31];
  assign celloutsig_0_11z = in_data[25:20] >> in_data[85:80];
  assign celloutsig_0_12z = celloutsig_0_6z[6:0] >> celloutsig_0_0z[6:0];
  assign celloutsig_0_17z = celloutsig_0_6z[5:1] >> celloutsig_0_5z[6:2];
  assign celloutsig_0_24z = { celloutsig_0_6z[6:0], celloutsig_0_7z } >> celloutsig_0_6z;
  assign celloutsig_1_9z = { in_data[168:162], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z } >>> { celloutsig_1_0z[4:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, _03_, celloutsig_1_8z, _03_ };
  assign celloutsig_0_2z = { in_data[86:77], celloutsig_0_1z } >>> in_data[77:67];
  assign celloutsig_0_37z = { celloutsig_0_26z[3:1], celloutsig_0_17z } ~^ { celloutsig_0_34z[6:0], celloutsig_0_33z };
  assign celloutsig_1_3z = in_data[172:163] ~^ { in_data[157:151], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z } ~^ in_data[135:132];
  assign celloutsig_1_11z = _03_ ~^ celloutsig_1_9z[20:16];
  assign celloutsig_1_15z = { celloutsig_1_9z[10:5], celloutsig_1_7z } ~^ { celloutsig_1_9z[18:13], celloutsig_1_2z };
  assign celloutsig_1_2z = ~((in_data[113] & celloutsig_1_0z[2]) | (in_data[104] & in_data[185]));
  assign celloutsig_0_1z = ~((in_data[79] & celloutsig_0_0z[10]) | (in_data[37] & in_data[22]));
  assign _02_[0] = _00_;
  assign { out_data[146:128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
