{
  "topic_title": "Asynchronous Data Transfer",
  "entry_domain": "Sequential Logic Circuits",
  "entry_subdomain": "Timing and Synchronization",
  "subdomain_title": "Digital Logic Design",
  "subdomain_folder": "001_computer-architecture-and-organization",
  "domain_title": "System Fundamentals",
  "domain_folder": "002_system-fundamentals",
  "category_title": "Software Engineering",
  "category_folder": "003_software-engineering",
  "curriculum_type": "software-engineering",
  "hierarchy": {
    "level_1_category": "Software Engineering",
    "level_2_domain": "System Fundamentals",
    "level_3_subdomain": "Digital Logic Design",
    "level_4_entry_domain": "Sequential Logic Circuits",
    "level_5_entry_subdomain": "Timing and Synchronization",
    "level_6_topic": "Asynchronous Data Transfer"
  },
  "metadata": {
    "created_at": "2025-12-31T10:01:47.096645",
    "source_file": "subdomain.json"
  }
}