<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Feb 17 20:12:53 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.
Report:   25.972MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "PIXCLK" 24.000000 MHz (0 errors)</A></LI>            624 items scored, 0 timing errors detected.
Report:  108.696MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz (0 errors)</A></LI>            2930 items scored, 0 timing errors detected.
Report:   24.402MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            642 items scored, 0 timing errors detected.
Report:  123.503MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_6' Target='right'>FREQUENCY NET "byte_clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   91.058MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_7' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_8' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            764 items scored, 0 timing errors detected.
Report:  101.968MHz is the maximum frequency for this preference.

17 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.793ns (weighted slack = 44.825ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               3.070ns  (13.3% logic, 86.7% route), 1 logic levels.

 Constraint Details:

      3.070ns physical path delay Comand/SLICE_224 to SLICE_467 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
      3.333ns delay constraint less
      0.049ns skew and
     -1.882ns feedback compensation and
      0.303ns M_SET requirement (totaling 4.863ns) by 1.793ns

 Physical Path Details:

      Data path Comand/SLICE_224 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 Comand/SLICE_224 (from w_CLK_100MHZ)
ROUTE        18     2.661     R21C18D.Q0 to     R14C20D.M0 o_test2_c (to i_clk_c)
                  --------
                    3.070   (13.3% logic, 86.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C18D.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     2.565       C8.PADDI to    R14C20D.CLK i_clk_c
                  --------
                    3.937   (34.8% logic, 65.2% route), 1 logic levels.

Report:   25.972MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            624 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 32.467ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               9.050ns  (45.6% logic, 54.4% route), 10 logic levels.

 Constraint Details:

      9.050ns physical path delay SLICE_362 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.467ns

 Physical Path Details:

      Data path SLICE_362 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C30B.CLK to     R14C30B.Q0 SLICE_362 (from PIXCLK)
ROUTE         2     1.187     R14C30B.Q0 to     R15C31D.B1 u_colorbar_gen/pixcnt_fast[6]
CTOF_DEL    ---     0.452     R15C31D.B1 to     R15C31D.F1 u_colorbar_gen/SLICE_480
ROUTE         1     0.610     R15C31D.F1 to     R15C32B.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_6
CTOF_DEL    ---     0.452     R15C32B.B0 to     R15C32B.F0 u_colorbar_gen/SLICE_412
ROUTE         1     0.851     R15C32B.F0 to     R14C32A.A1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_2
CTOF_DEL    ---     0.452     R14C32A.A1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R11C32A.FCI to     R11C32A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.904     R11C32A.F1 to     R12C32B.B0 u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R12C32B.B0 to     R12C32B.F0 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F0 to    R12C32B.DI0 u_colorbar_gen/un65_linecnt[8] (to PIXCLK)
                  --------
                    9.050   (45.6% logic, 54.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R14C30B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.526ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               8.991ns  (45.9% logic, 54.1% route), 10 logic levels.

 Constraint Details:

      8.991ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.526ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C32A.CLK to     R11C32A.Q0 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         3     1.237     R11C32A.Q0 to     R12C32D.A0 u_colorbar_gen/linecnt[7]
CTOF_DEL    ---     0.452     R12C32D.A0 to     R12C32D.F0 u_colorbar_gen/SLICE_411
ROUTE         1     0.384     R12C32D.F0 to     R12C32D.C1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_3
CTOF_DEL    ---     0.452     R12C32D.C1 to     R12C32D.F1 u_colorbar_gen/SLICE_411
ROUTE         1     0.968     R12C32D.F1 to     R14C32A.B1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_1
CTOF_DEL    ---     0.452     R14C32A.B1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R11C32A.FCI to     R11C32A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.904     R11C32A.F1 to     R12C32B.B0 u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R12C32B.B0 to     R12C32B.F0 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F0 to    R12C32B.DI0 u_colorbar_gen/un65_linecnt[8] (to PIXCLK)
                  --------
                    8.991   (45.9% logic, 54.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R11C32A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.570ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               8.947ns  (46.1% logic, 53.9% route), 10 logic levels.

 Constraint Details:

      8.947ns physical path delay u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.570ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C31D.CLK to     R11C31D.Q1 u_colorbar_gen/SLICE_2 (from PIXCLK)
ROUTE         3     1.193     R11C31D.Q1 to     R12C32D.B0 u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R12C32D.B0 to     R12C32D.F0 u_colorbar_gen/SLICE_411
ROUTE         1     0.384     R12C32D.F0 to     R12C32D.C1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_3
CTOF_DEL    ---     0.452     R12C32D.C1 to     R12C32D.F1 u_colorbar_gen/SLICE_411
ROUTE         1     0.968     R12C32D.F1 to     R14C32A.B1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_1
CTOF_DEL    ---     0.452     R14C32A.B1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R11C32A.FCI to     R11C32A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.904     R11C32A.F1 to     R12C32B.B0 u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R12C32B.B0 to     R12C32B.F0 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F0 to    R12C32B.DI0 u_colorbar_gen/un65_linecnt[8] (to PIXCLK)
                  --------
                    8.947   (46.1% logic, 53.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R11C31D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.599ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               8.918ns  (47.4% logic, 52.6% route), 11 logic levels.

 Constraint Details:

      8.918ns physical path delay SLICE_362 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.599ns

 Physical Path Details:

      Data path SLICE_362 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C30B.CLK to     R14C30B.Q0 SLICE_362 (from PIXCLK)
ROUTE         2     1.187     R14C30B.Q0 to     R15C31D.B1 u_colorbar_gen/pixcnt_fast[6]
CTOF_DEL    ---     0.452     R15C31D.B1 to     R15C31D.F1 u_colorbar_gen/SLICE_480
ROUTE         1     0.610     R15C31D.F1 to     R15C32B.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_6
CTOF_DEL    ---     0.452     R15C32B.B0 to     R15C32B.F0 u_colorbar_gen/SLICE_412
ROUTE         1     0.851     R15C32B.F0 to     R14C32A.A1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_2
CTOF_DEL    ---     0.452     R14C32A.A1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R11C32A.FCI to    R11C32A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R11C32A.FCO to    R11C32B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R11C32B.FCI to     R11C32B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.678     R11C32B.F0 to     R12C32B.C1 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R12C32B.C1 to     R12C32B.F1 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F1 to    R12C32B.DI1 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    8.918   (47.4% logic, 52.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R14C30B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.658ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               8.859ns  (47.7% logic, 52.3% route), 11 logic levels.

 Constraint Details:

      8.859ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.658ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C32A.CLK to     R11C32A.Q0 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         3     1.237     R11C32A.Q0 to     R12C32D.A0 u_colorbar_gen/linecnt[7]
CTOF_DEL    ---     0.452     R12C32D.A0 to     R12C32D.F0 u_colorbar_gen/SLICE_411
ROUTE         1     0.384     R12C32D.F0 to     R12C32D.C1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_3
CTOF_DEL    ---     0.452     R12C32D.C1 to     R12C32D.F1 u_colorbar_gen/SLICE_411
ROUTE         1     0.968     R12C32D.F1 to     R14C32A.B1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_1
CTOF_DEL    ---     0.452     R14C32A.B1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R11C32A.FCI to    R11C32A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R11C32A.FCO to    R11C32B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R11C32B.FCI to     R11C32B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.678     R11C32B.F0 to     R12C32B.C1 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R12C32B.C1 to     R12C32B.F1 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F1 to    R12C32B.DI1 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    8.859   (47.7% logic, 52.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R11C32A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.700ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[2]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               8.817ns  (46.8% logic, 53.2% route), 10 logic levels.

 Constraint Details:

      8.817ns physical path delay u_colorbar_gen/SLICE_353 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.700ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_353 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C31B.CLK to     R12C31B.Q1 u_colorbar_gen/SLICE_353 (from PIXCLK)
ROUTE         3     0.906     R12C31B.Q1 to     R12C31D.B1 u_colorbar_gen/linecnt[2]
CTOF_DEL    ---     0.452     R12C31D.B1 to     R12C31D.F1 u_colorbar_gen/SLICE_526
ROUTE         1     0.541     R12C31D.F1 to     R12C32D.D1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_4
CTOF_DEL    ---     0.452     R12C32D.D1 to     R12C32D.F1 u_colorbar_gen/SLICE_411
ROUTE         1     0.968     R12C32D.F1 to     R14C32A.B1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_1
CTOF_DEL    ---     0.452     R14C32A.B1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R11C32A.FCI to     R11C32A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.904     R11C32A.F1 to     R12C32B.B0 u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R12C32B.B0 to     R12C32B.F0 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F0 to    R12C32B.DI0 u_colorbar_gen/un65_linecnt[8] (to PIXCLK)
                  --------
                    8.817   (46.8% logic, 53.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C31B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[9]  (to PIXCLK +)

   Delay:               8.815ns  (47.9% logic, 52.1% route), 11 logic levels.

 Constraint Details:

      8.815ns physical path delay u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.702ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C31D.CLK to     R11C31D.Q1 u_colorbar_gen/SLICE_2 (from PIXCLK)
ROUTE         3     1.193     R11C31D.Q1 to     R12C32D.B0 u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R12C32D.B0 to     R12C32D.F0 u_colorbar_gen/SLICE_411
ROUTE         1     0.384     R12C32D.F0 to     R12C32D.C1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_3
CTOF_DEL    ---     0.452     R12C32D.C1 to     R12C32D.F1 u_colorbar_gen/SLICE_411
ROUTE         1     0.968     R12C32D.F1 to     R14C32A.B1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_1
CTOF_DEL    ---     0.452     R14C32A.B1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R11C32A.FCI to    R11C32A.FCO u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R11C32A.FCO to    R11C32B.FCI u_colorbar_gen/un2_linecnt_cry_8
FCITOF0_DE  ---     0.517    R11C32B.FCI to     R11C32B.F0 u_colorbar_gen/SLICE_0
ROUTE         1     0.678     R11C32B.F0 to     R12C32B.C1 u_colorbar_gen/un2_linecnt_s_9_0_S0
CTOF_DEL    ---     0.452     R12C32B.C1 to     R12C32B.F1 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F1 to    R12C32B.DI1 u_colorbar_gen/un65_linecnt[9] (to PIXCLK)
                  --------
                    8.815   (47.9% logic, 52.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R11C31D.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.719ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               8.798ns  (46.9% logic, 53.1% route), 10 logic levels.

 Constraint Details:

      8.798ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.719ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C31B.CLK to     R11C31B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         3     0.887     R11C31B.Q0 to     R12C31D.A1 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R12C31D.A1 to     R12C31D.F1 u_colorbar_gen/SLICE_526
ROUTE         1     0.541     R12C31D.F1 to     R12C32D.D1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_4
CTOF_DEL    ---     0.452     R12C32D.D1 to     R12C32D.F1 u_colorbar_gen/SLICE_411
ROUTE         1     0.968     R12C32D.F1 to     R14C32A.B1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_1
CTOF_DEL    ---     0.452     R14C32A.B1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R11C32A.FCI to     R11C32A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.904     R11C32A.F1 to     R12C32B.B0 u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R12C32B.B0 to     R12C32B.F0 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F0 to    R12C32B.DI0 u_colorbar_gen/un65_linecnt[8] (to PIXCLK)
                  --------
                    8.798   (46.9% logic, 53.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R11C31B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.786ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[8]  (to PIXCLK +)

   Delay:               8.731ns  (47.3% logic, 52.7% route), 10 logic levels.

 Constraint Details:

      8.731ns physical path delay u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_355 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.786ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_7 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C31A.CLK to     R15C31A.Q0 u_colorbar_gen/SLICE_7 (from PIXCLK)
ROUTE         2     0.868     R15C31A.Q0 to     R15C31D.A1 u_colorbar_gen/pixcnt_fast[7]
CTOF_DEL    ---     0.452     R15C31D.A1 to     R15C31D.F1 u_colorbar_gen/SLICE_480
ROUTE         1     0.610     R15C31D.F1 to     R15C32B.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_6
CTOF_DEL    ---     0.452     R15C32B.B0 to     R15C32B.F0 u_colorbar_gen/SLICE_412
ROUTE         1     0.851     R15C32B.F0 to     R14C32A.A1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_2
CTOF_DEL    ---     0.452     R14C32A.A1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R11C31C.FCI to    R11C31C.FCO u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R11C31C.FCO to    R11C31D.FCI u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R11C31D.FCI to    R11C31D.FCO u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R11C31D.FCO to    R11C32A.FCI u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R11C32A.FCI to     R11C32A.F1 u_colorbar_gen/SLICE_1
ROUTE         1     0.904     R11C32A.F1 to     R12C32B.B0 u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R12C32B.B0 to     R12C32B.F0 u_colorbar_gen/SLICE_355
ROUTE         1     0.000     R12C32B.F0 to    R12C32B.DI0 u_colorbar_gen/un65_linecnt[8] (to PIXCLK)
                  --------
                    8.731   (47.3% logic, 52.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R15C31A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C32B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[4]  (to PIXCLK +)

   Delay:               8.727ns  (44.0% logic, 56.0% route), 8 logic levels.

 Constraint Details:

      8.727ns physical path delay SLICE_362 to u_colorbar_gen/SLICE_354 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 32.790ns

 Physical Path Details:

      Data path SLICE_362 to u_colorbar_gen/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C30B.CLK to     R14C30B.Q0 SLICE_362 (from PIXCLK)
ROUTE         2     1.187     R14C30B.Q0 to     R15C31D.B1 u_colorbar_gen/pixcnt_fast[6]
CTOF_DEL    ---     0.452     R15C31D.B1 to     R15C31D.F1 u_colorbar_gen/SLICE_480
ROUTE         1     0.610     R15C31D.F1 to     R15C32B.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_6
CTOF_DEL    ---     0.452     R15C32B.B0 to     R15C32B.F0 u_colorbar_gen/SLICE_412
ROUTE         1     0.851     R15C32B.F0 to     R14C32A.A1 u_colorbar_gen/un2_linecnt_cry_0_0_RNO_2
CTOF_DEL    ---     0.452     R14C32A.A1 to     R14C32A.F1 u_colorbar_gen/SLICE_410
ROUTE         1     1.369     R14C32A.F1 to     R11C31A.B0 u_colorbar_gen/un2_linecnt_cry_0_0_RNO
C0TOFCO_DE  ---     0.905     R11C31A.B0 to    R11C31A.FCO u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R11C31A.FCO to    R11C31B.FCI u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R11C31B.FCI to    R11C31B.FCO u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R11C31B.FCO to    R11C31C.FCI u_colorbar_gen/un2_linecnt_cry_2
FCITOF1_DE  ---     0.569    R11C31C.FCI to     R11C31C.F1 u_colorbar_gen/SLICE_3
ROUTE         1     0.873     R11C31C.F1 to     R12C31A.A1 u_colorbar_gen/un2_linecnt_cry_3_0_S1
CTOF_DEL    ---     0.452     R12C31A.A1 to     R12C31A.F1 u_colorbar_gen/SLICE_354
ROUTE         1     0.000     R12C31A.F1 to    R12C31A.DI1 u_colorbar_gen/un65_linecnt[4] (to PIXCLK)
                  --------
                    8.727   (44.0% logic, 56.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R14C30B.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     1.729     RPLL.CLKOP to    R12C31A.CLK PIXCLK
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  108.696MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2930 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.804ns (weighted slack = 9.020ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               7.929ns  (22.3% logic, 77.7% route), 4 logic levels.

 Constraint Details:

      7.929ns physical path delay Comand/SLICE_208 to Serial_busP/SLICE_497 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.733ns) by 1.804ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busP/SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     3.824     R21C16A.Q0 to     R19C16D.A1 Start_w
CTOF_DEL    ---     0.452     R19C16D.A1 to     R19C16D.F1 Serial_busP/SLICE_428
ROUTE         2     0.570     R19C16D.F1 to     R17C16C.D0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R17C16C.D0 to     R17C16C.F0 SLICE_550
ROUTE         2     1.259     R17C16C.F0 to     R18C18A.A0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R18C18A.A0 to     R18C18A.F0 Serial_busP/SLICE_189
ROUTE         2     0.511     R18C18A.F0 to     R18C18B.M0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    7.929   (22.3% logic, 77.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R18C18B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.183ns (weighted slack = 10.915ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_1  (to w_CLK_20MHZ +)

   Delay:               7.550ns  (23.4% logic, 76.6% route), 4 logic levels.

 Constraint Details:

      7.550ns physical path delay Comand/SLICE_208 to Serial_busP/SLICE_491 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.733ns) by 2.183ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busP/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     3.824     R21C16A.Q0 to     R19C16D.A1 Start_w
CTOF_DEL    ---     0.452     R19C16D.A1 to     R19C16D.F1 Serial_busP/SLICE_428
ROUTE         2     0.570     R19C16D.F1 to     R17C16C.D0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R17C16C.D0 to     R17C16C.F0 SLICE_550
ROUTE         2     0.880     R17C16C.F0 to     R17C18C.A0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R17C18C.A0 to     R17C18C.F0 Serial_busP/SLICE_190
ROUTE         2     0.511     R17C18C.F0 to     R17C18D.M0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    7.550   (23.4% logic, 76.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C18D.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.460ns (weighted slack = 12.300ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_6_.II_0  (to w_CLK_20MHZ +)

   Delay:               7.426ns  (23.8% logic, 76.2% route), 4 logic levels.

 Constraint Details:

      7.426ns physical path delay Comand/SLICE_208 to Serial_busP/SLICE_189 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.886ns) by 2.460ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busP/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     3.824     R21C16A.Q0 to     R19C16D.A1 Start_w
CTOF_DEL    ---     0.452     R19C16D.A1 to     R19C16D.F1 Serial_busP/SLICE_428
ROUTE         2     0.570     R19C16D.F1 to     R17C16C.D0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R17C16C.D0 to     R17C16C.F0 SLICE_550
ROUTE         2     1.259     R17C16C.F0 to     R18C18A.A0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R18C18A.A0 to     R18C18A.F0 Serial_busP/SLICE_189
ROUTE         2     0.008     R18C18A.F0 to    R18C18A.DI0 Serial_busP/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    7.426   (23.8% logic, 76.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R18C18A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.616ns (weighted slack = 13.080ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_5_.II_1  (to w_CLK_20MHZ +)

   Delay:               7.117ns  (24.8% logic, 75.2% route), 4 logic levels.

 Constraint Details:

      7.117ns physical path delay Comand/SLICE_208 to Serial_busN/SLICE_490 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.733ns) by 2.616ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busN/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     2.190     R21C16A.Q0 to     R16C12C.A1 Start_w
CTOF_DEL    ---     0.452     R16C12C.A1 to     R16C12C.F1 Serial_busN/SLICE_421
ROUTE         2     0.961     R16C12C.F1 to     R18C13C.C1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R18C13C.C1 to     R18C13C.F1 SLICE_352
ROUTE         2     1.690     R18C13C.F1 to     R17C15A.C0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452     R17C15A.C0 to     R17C15A.F0 Serial_busN/SLICE_164
ROUTE         2     0.511     R17C15A.F0 to     R17C15B.M0 Serial_busN/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    7.117   (24.8% logic, 75.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C15B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.839ns (weighted slack = 14.195ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               7.047ns  (25.0% logic, 75.0% route), 4 logic levels.

 Constraint Details:

      7.047ns physical path delay Comand/SLICE_208 to Serial_busP/SLICE_190 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.886ns) by 2.839ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     3.824     R21C16A.Q0 to     R19C16D.A1 Start_w
CTOF_DEL    ---     0.452     R19C16D.A1 to     R19C16D.F1 Serial_busP/SLICE_428
ROUTE         2     0.570     R19C16D.F1 to     R17C16C.D0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R17C16C.D0 to     R17C16C.F0 SLICE_550
ROUTE         2     0.880     R17C16C.F0 to     R17C18C.A0 Serial_busP/un1_pars_11_c5
CTOF_DEL    ---     0.452     R17C18C.A0 to     R17C18C.F0 Serial_busP/SLICE_190
ROUTE         2     0.008     R17C18C.F0 to    R17C18C.DI0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    7.047   (25.0% logic, 75.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C18C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.173ns (weighted slack = 15.865ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_2_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.560ns  (20.0% logic, 80.0% route), 3 logic levels.

 Constraint Details:

      6.560ns physical path delay Comand/SLICE_208 to Serial_busP/SLICE_428 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.733ns) by 3.173ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busP/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     3.824     R21C16A.Q0 to     R18C16D.A1 Start_w
CTOF_DEL    ---     0.452     R18C16D.A1 to     R18C16D.F1 Serial_busP/SLICE_191
ROUTE         2     0.912     R18C16D.F1 to     R19C16A.B0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.452     R19C16A.B0 to     R19C16A.F0 Serial_busP/SLICE_185
ROUTE         2     0.511     R19C16A.F0 to     R19C16D.M0 Serial_busP/pars_5[2] (to w_CLK_20MHZ)
                  --------
                    6.560   (20.0% logic, 80.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R19C16D.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.174ns (weighted slack = 15.870ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_4_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.559ns  (20.0% logic, 80.0% route), 3 logic levels.

 Constraint Details:

      6.559ns physical path delay Comand/SLICE_208 to SLICE_550 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.733ns) by 3.174ns

 Physical Path Details:

      Data path Comand/SLICE_208 to SLICE_550:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     3.824     R21C16A.Q0 to     R19C16D.A1 Start_w
CTOF_DEL    ---     0.452     R19C16D.A1 to     R19C16D.F1 Serial_busP/SLICE_428
ROUTE         2     0.911     R19C16D.F1 to     R17C16A.B0 Serial_busP/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R17C16A.B0 to     R17C16A.F0 Serial_busP/SLICE_186
ROUTE         2     0.511     R17C16A.F0 to     R17C16C.M0 Serial_busP/un1_pars_11_axbxc4 (to w_CLK_20MHZ)
                  --------
                    6.559   (20.0% logic, 80.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_550:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C16C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.244ns (weighted slack = 16.220ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.489ns  (20.2% logic, 79.8% route), 3 logic levels.

 Constraint Details:

      6.489ns physical path delay Comand/SLICE_208 to Serial_busN/SLICE_484 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.733ns) by 3.244ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busN/SLICE_484:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     3.469     R21C16A.Q0 to     R17C16C.B1 Start_w
CTOF_DEL    ---     0.452     R17C16C.B1 to     R17C16C.F1 SLICE_550
ROUTE         2     1.196     R17C16C.F1 to     R17C14D.D0 Serial_busN/o_0_sqmuxa
CTOF_DEL    ---     0.452     R17C14D.D0 to     R17C14D.F0 Serial_busN/SLICE_163
ROUTE         2     0.511     R17C14D.F0 to     R17C14B.M0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.489   (20.2% logic, 79.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_484:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C14B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.272ns (weighted slack = 16.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               6.614ns  (26.7% logic, 73.3% route), 4 logic levels.

 Constraint Details:

      6.614ns physical path delay Comand/SLICE_208 to Serial_busN/SLICE_164 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.886ns) by 3.272ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busN/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     2.190     R21C16A.Q0 to     R16C12C.A1 Start_w
CTOF_DEL    ---     0.452     R16C12C.A1 to     R16C12C.F1 Serial_busN/SLICE_421
ROUTE         2     0.961     R16C12C.F1 to     R18C13C.C1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R18C13C.C1 to     R18C13C.F1 SLICE_352
ROUTE         2     1.690     R18C13C.F1 to     R17C15A.C0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452     R17C15A.C0 to     R17C15A.F0 Serial_busN/SLICE_164
ROUTE         2     0.008     R17C15A.F0 to    R17C15A.DI0 Serial_busN/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    6.614   (26.7% logic, 73.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C15A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.345ns (weighted slack = 16.725ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_6_.II_1  (to w_CLK_20MHZ +)

   Delay:               6.388ns  (27.6% logic, 72.4% route), 4 logic levels.

 Constraint Details:

      6.388ns physical path delay Comand/SLICE_208 to Serial_busN/SLICE_484 meets
     10.000ns delay constraint less
     -0.036ns skew and
      0.000ns feedback compensation and
      0.303ns M_SET requirement (totaling 9.733ns) by 3.345ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Serial_busN/SLICE_484:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     2.190     R21C16A.Q0 to     R16C12C.A1 Start_w
CTOF_DEL    ---     0.452     R16C12C.A1 to     R16C12C.F1 Serial_busN/SLICE_421
ROUTE         2     0.961     R16C12C.F1 to     R18C13C.C1 Serial_busN/un1_m2_0_a2_2
CTOF_DEL    ---     0.452     R18C13C.C1 to     R18C13C.F1 SLICE_352
ROUTE         2     0.961     R18C13C.F1 to     R17C14D.C0 Serial_busN/un1_pars_11_c5
CTOF_DEL    ---     0.452     R17C14D.C0 to     R17C14D.F0 Serial_busN/SLICE_163
ROUTE         2     0.511     R17C14D.F0 to     R17C14B.M0 Serial_busN/pars_5[6] (to w_CLK_20MHZ)
                  --------
                    6.388   (27.6% logic, 72.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    3.986   (34.4% logic, 65.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_484:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     1.729    RPLL.CLKOS2 to    R17C14B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

Report:   24.402MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            642 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[15]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.848ns  (34.0% logic, 66.0% route), 6 logic levels.

 Constraint Details:

      7.848ns physical path delay Comand/SLICE_29 to SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.903ns

 Physical Path Details:

      Data path Comand/SLICE_29 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16A.CLK to     R24C16A.Q0 Comand/SLICE_29 (from w_CLK_100MHZ)
ROUTE         9     1.281     R24C16A.Q0 to     R24C17B.B1 Comand/idle_start[15]
CTOF_DEL    ---     0.452     R24C17B.B1 to     R24C17B.F1 Comand/SLICE_513
ROUTE         1     0.854     R24C17B.F1 to     R24C17D.A1 Comand/idle_start_RNIV4CI[16]
CTOF_DEL    ---     0.452     R24C17D.A1 to     R24C17D.F1 Comand/SLICE_435
ROUTE         1     0.882     R24C17D.F1 to     R23C17B.B1 Comand/r_init5lto10_0_1_RNIML181
CTOF_DEL    ---     0.452     R23C17B.B1 to     R23C17B.F1 Comand/SLICE_438
ROUTE         2     0.277     R23C17B.F1 to     R23C17A.D0 Comand/un1_N_7_mux
CTOF_DEL    ---     0.452     R23C17A.D0 to     R23C17A.F0 Comand/SLICE_441
ROUTE         1     0.882     R23C17A.F0 to     R22C17B.B1 Comand/State_sd_RNO_0
CTOF_DEL    ---     0.452     R22C17B.B1 to     R22C17B.F1 Comand/SLICE_433
ROUTE         1     1.003     R22C17B.F1 to     R21C17C.CE Comand/un1_N_3_mux_i (to w_CLK_100MHZ)
                  --------
                    7.848   (34.0% logic, 66.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C17C.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.964ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[19]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.787ns  (34.3% logic, 65.7% route), 6 logic levels.

 Constraint Details:

      7.787ns physical path delay Comand/SLICE_27 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.964ns

 Physical Path Details:

      Data path Comand/SLICE_27 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16C.CLK to     R24C16C.Q0 Comand/SLICE_27 (from w_CLK_100MHZ)
ROUTE        10     1.271     R24C16C.Q0 to     R22C17C.D0 Comand/idle_start[19]
CTOF_DEL    ---     0.452     R22C17C.D0 to     R22C17C.F0 Comand/SLICE_442
ROUTE         1     0.384     R22C17C.F0 to     R22C17C.C1 Comand/un1_m7_0_a4_0_sx
CTOF_DEL    ---     0.452     R22C17C.C1 to     R22C17C.F1 Comand/SLICE_442
ROUTE         2     0.670     R22C17C.F1 to     R22C18C.C0 Comand/un1_N_6
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 Comand/SLICE_405
ROUTE         1     0.384     R22C18C.F0 to     R22C18C.C1 Comand/un1_idle_start_20lto24_0_x0
CTOF_DEL    ---     0.452     R22C18C.C1 to     R22C18C.F1 Comand/SLICE_405
ROUTE         2     1.194     R22C18C.F1 to     R23C17C.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452     R23C17C.B0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.787   (34.3% logic, 65.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C16C.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.964ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[11]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.787ns  (34.3% logic, 65.7% route), 6 logic levels.

 Constraint Details:

      7.787ns physical path delay Comand/SLICE_31 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.964ns

 Physical Path Details:

      Data path Comand/SLICE_31 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C15C.CLK to     R24C15C.Q0 Comand/SLICE_31 (from w_CLK_100MHZ)
ROUTE         5     1.271     R24C15C.Q0 to     R22C17C.A0 Comand/idle_start[11]
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 Comand/SLICE_442
ROUTE         1     0.384     R22C17C.F0 to     R22C17C.C1 Comand/un1_m7_0_a4_0_sx
CTOF_DEL    ---     0.452     R22C17C.C1 to     R22C17C.F1 Comand/SLICE_442
ROUTE         2     0.670     R22C17C.F1 to     R22C18C.C0 Comand/un1_N_6
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 Comand/SLICE_405
ROUTE         1     0.384     R22C18C.F0 to     R22C18C.C1 Comand/un1_idle_start_20lto24_0_x0
CTOF_DEL    ---     0.452     R22C18C.C1 to     R22C18C.F1 Comand/SLICE_405
ROUTE         2     1.194     R22C18C.F1 to     R23C17C.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452     R23C17C.B0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.787   (34.3% logic, 65.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C15C.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.996ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[20]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.755ns  (34.4% logic, 65.6% route), 6 logic levels.

 Constraint Details:

      7.755ns physical path delay Comand/SLICE_27 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 1.996ns

 Physical Path Details:

      Data path Comand/SLICE_27 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16C.CLK to     R24C16C.Q1 Comand/SLICE_27 (from w_CLK_100MHZ)
ROUTE         8     1.239     R24C16C.Q1 to     R22C17C.B0 Comand/idle_start[20]
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 Comand/SLICE_442
ROUTE         1     0.384     R22C17C.F0 to     R22C17C.C1 Comand/un1_m7_0_a4_0_sx
CTOF_DEL    ---     0.452     R22C17C.C1 to     R22C17C.F1 Comand/SLICE_442
ROUTE         2     0.670     R22C17C.F1 to     R22C18C.C0 Comand/un1_N_6
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 Comand/SLICE_405
ROUTE         1     0.384     R22C18C.F0 to     R22C18C.C1 Comand/un1_idle_start_20lto24_0_x0
CTOF_DEL    ---     0.452     R22C18C.C1 to     R22C18C.F1 Comand/SLICE_405
ROUTE         2     1.194     R22C18C.F1 to     R23C17C.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452     R23C17C.B0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.755   (34.4% logic, 65.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C16C.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[16]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.636ns  (29.0% logic, 71.0% route), 5 logic levels.

 Constraint Details:

      7.636ns physical path delay Comand/SLICE_29 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.115ns

 Physical Path Details:

      Data path Comand/SLICE_29 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16A.CLK to     R24C16A.Q1 Comand/SLICE_29 (from w_CLK_100MHZ)
ROUTE         5     1.659     R24C16A.Q1 to     R23C17D.B0 Comand/idle_start[16]
CTOF_DEL    ---     0.452     R23C17D.B0 to     R23C17D.F0 Comand/SLICE_511
ROUTE         1     1.028     R23C17D.F0 to     R22C17B.C0 Comand/r_init4_9_0
CTOF_DEL    ---     0.452     R22C17B.C0 to     R22C17B.F0 Comand/SLICE_433
ROUTE         3     0.678     R22C17B.F0 to     R22C16C.C1 Comand/r_init4_17
CTOF_DEL    ---     0.452     R22C16C.C1 to     R22C16C.F1 Comand/SLICE_431
ROUTE         1     0.839     R22C16C.F1 to     R23C17C.D0 Comand/Start_sd_RNO_1
CTOF_DEL    ---     0.452     R23C17C.D0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.636   (29.0% logic, 71.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[6]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               7.632ns  (35.0% logic, 65.0% route), 6 logic levels.

 Constraint Details:

      7.632ns physical path delay Comand/SLICE_34 to SLICE_209 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.119ns

 Physical Path Details:

      Data path Comand/SLICE_34 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C14D.CLK to     R24C14D.Q1 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         5     1.309     R24C14D.Q1 to     R24C17C.B1 Comand/idle_start[6]
CTOF_DEL    ---     0.452     R24C17C.B1 to     R24C17C.F1 Comand/SLICE_512
ROUTE         1     0.610     R24C17C.F1 to     R24C17D.B1 Comand/idle_start_RNIA5BE_0[6]
CTOF_DEL    ---     0.452     R24C17D.B1 to     R24C17D.F1 Comand/SLICE_435
ROUTE         1     0.882     R24C17D.F1 to     R23C17B.B1 Comand/r_init5lto10_0_1_RNIML181
CTOF_DEL    ---     0.452     R23C17B.B1 to     R23C17B.F1 Comand/SLICE_438
ROUTE         2     0.277     R23C17B.F1 to     R23C17A.D0 Comand/un1_N_7_mux
CTOF_DEL    ---     0.452     R23C17A.D0 to     R23C17A.F0 Comand/SLICE_441
ROUTE         1     0.882     R23C17A.F0 to     R22C17B.B1 Comand/State_sd_RNO_0
CTOF_DEL    ---     0.452     R22C17B.B1 to     R22C17B.F1 Comand/SLICE_433
ROUTE         1     1.003     R22C17B.F1 to     R21C17C.CE Comand/un1_N_3_mux_i (to w_CLK_100MHZ)
                  --------
                    7.632   (35.0% logic, 65.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C14D.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C17C.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[6]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.619ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      7.619ns physical path delay Comand/SLICE_34 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.132ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C14D.CLK to     R24C14D.Q1 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         5     1.688     R24C14D.Q1 to     R23C18C.B0 Comand/idle_start[6]
CTOF_DEL    ---     0.452     R23C18C.B0 to     R23C18C.F0 Comand/SLICE_440
ROUTE         2     0.921     R23C18C.F0 to     R22C18C.D0 Comand/un1_m7_0_a4_1
CTOF_DEL    ---     0.452     R22C18C.D0 to     R22C18C.F0 Comand/SLICE_405
ROUTE         1     0.384     R22C18C.F0 to     R22C18C.C1 Comand/un1_idle_start_20lto24_0_x0
CTOF_DEL    ---     0.452     R22C18C.C1 to     R22C18C.F1 Comand/SLICE_405
ROUTE         2     1.194     R22C18C.F1 to     R23C17C.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452     R23C17C.B0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.619   (29.1% logic, 70.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C14D.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[12]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.600ns  (35.1% logic, 64.9% route), 6 logic levels.

 Constraint Details:

      7.600ns physical path delay Comand/SLICE_31 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.151ns

 Physical Path Details:

      Data path Comand/SLICE_31 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C15C.CLK to     R24C15C.Q1 Comand/SLICE_31 (from w_CLK_100MHZ)
ROUTE         5     1.084     R24C15C.Q1 to     R22C17C.C0 Comand/idle_start[12]
CTOF_DEL    ---     0.452     R22C17C.C0 to     R22C17C.F0 Comand/SLICE_442
ROUTE         1     0.384     R22C17C.F0 to     R22C17C.C1 Comand/un1_m7_0_a4_0_sx
CTOF_DEL    ---     0.452     R22C17C.C1 to     R22C17C.F1 Comand/SLICE_442
ROUTE         2     0.670     R22C17C.F1 to     R22C18C.C0 Comand/un1_N_6
CTOF_DEL    ---     0.452     R22C18C.C0 to     R22C18C.F0 Comand/SLICE_405
ROUTE         1     0.384     R22C18C.F0 to     R22C18C.C1 Comand/un1_idle_start_20lto24_0_x0
CTOF_DEL    ---     0.452     R22C18C.C1 to     R22C18C.F1 Comand/SLICE_405
ROUTE         2     1.194     R22C18C.F1 to     R23C17C.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452     R23C17C.B0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.600   (35.1% logic, 64.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C15C.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[7]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.588ns  (29.2% logic, 70.8% route), 5 logic levels.

 Constraint Details:

      7.588ns physical path delay Comand/SLICE_33 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.163ns

 Physical Path Details:

      Data path Comand/SLICE_33 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C15A.CLK to     R24C15A.Q0 Comand/SLICE_33 (from w_CLK_100MHZ)
ROUTE         5     1.657     R24C15A.Q0 to     R23C18C.A0 Comand/idle_start[7]
CTOF_DEL    ---     0.452     R23C18C.A0 to     R23C18C.F0 Comand/SLICE_440
ROUTE         2     0.921     R23C18C.F0 to     R22C18C.D0 Comand/un1_m7_0_a4_1
CTOF_DEL    ---     0.452     R22C18C.D0 to     R22C18C.F0 Comand/SLICE_405
ROUTE         1     0.384     R22C18C.F0 to     R22C18C.C1 Comand/un1_idle_start_20lto24_0_x0
CTOF_DEL    ---     0.452     R22C18C.C1 to     R22C18C.F1 Comand/SLICE_405
ROUTE         2     1.194     R22C18C.F1 to     R23C17C.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452     R23C17C.B0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.588   (29.2% logic, 70.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C15A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[10]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               7.575ns  (29.3% logic, 70.7% route), 5 logic levels.

 Constraint Details:

      7.575ns physical path delay Comand/SLICE_32 to Comand/SLICE_208 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 9.751ns) by 2.176ns

 Physical Path Details:

      Data path Comand/SLICE_32 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C15B.CLK to     R24C15B.Q1 Comand/SLICE_32 (from w_CLK_100MHZ)
ROUTE         5     1.377     R24C15B.Q1 to     R23C17D.B1 Comand/idle_start[10]
CTOF_DEL    ---     0.452     R23C17D.B1 to     R23C17D.F1 Comand/SLICE_511
ROUTE         2     1.188     R23C17D.F1 to     R22C18C.B0 Comand/un1_m7_0_a4_sx
CTOF_DEL    ---     0.452     R22C18C.B0 to     R22C18C.F0 Comand/SLICE_405
ROUTE         1     0.384     R22C18C.F0 to     R22C18C.C1 Comand/un1_idle_start_20lto24_0_x0
CTOF_DEL    ---     0.452     R22C18C.C1 to     R22C18C.F1 Comand/SLICE_405
ROUTE         2     1.194     R22C18C.F1 to     R23C17C.B0 Comand/un1_idle_start_20
CTOF_DEL    ---     0.452     R23C17C.B0 to     R23C17C.F0 Comand/SLICE_548
ROUTE         1     1.215     R23C17C.F0 to     R21C16A.CE Comand/Start_sd_1_sqmuxa_i (to w_CLK_100MHZ)
                  --------
                    7.575   (29.3% logic, 70.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R24C15B.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.693     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

Report:  123.503MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.769ns  (40.8% logic, 59.2% route), 13 logic levels.

 Constraint Details:

     10.769ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 2.351ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C23A.CLK to     R23C23A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_71 (from byte_clk)
ROUTE         6     2.144     R23C23A.Q1 to     R18C24A.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R18C24A.B1 to    R18C24A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.904     R18C25D.F0 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C25A.B1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.769   (40.8% logic, 59.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C23A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.368ns  (40.7% logic, 59.3% route), 11 logic levels.

 Constraint Details:

     10.368ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_94 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 2.716ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_94 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C24C.CLK to     R17C24C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_94 (from byte_clk)
ROUTE         2     1.916     R17C24C.Q0 to     R18C24C.B0 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[3]
C0TOFCO_DE  ---     0.905     R18C24C.B0 to    R18C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.904     R18C25D.F0 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C25A.B1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.368   (40.7% logic, 59.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.835ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[4]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.249ns  (40.0% logic, 60.0% route), 11 logic levels.

 Constraint Details:

     10.249ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_94 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 2.835ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_94 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C24C.CLK to     R17C24C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_94 (from byte_clk)
ROUTE         2     1.916     R17C24C.Q1 to     R18C24C.B1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[4]
C1TOFCO_DE  ---     0.786     R18C24C.B1 to    R18C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.904     R18C25D.F0 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C25A.B1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.249   (40.0% logic, 60.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.284ns  (35.6% logic, 64.4% route), 8 logic levels.

 Constraint Details:

     10.284ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 2.836ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C23A.CLK to     R23C23A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_71 (from byte_clk)
ROUTE         6     2.144     R23C23A.Q1 to     R18C24A.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R18C24A.B1 to    R18C24A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF0_DE  ---     0.517    R18C24C.FCI to     R18C24C.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     1.149     R18C24C.F0 to     R19C25A.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_3
CTOF_DEL    ---     0.452     R19C25A.A1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.284   (35.6% logic, 64.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C23A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.890ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[2]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.194ns  (41.7% logic, 58.3% route), 12 logic levels.

 Constraint Details:

     10.194ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 2.890ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_95 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C24B.CLK to     R17C24B.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_95 (from byte_clk)
ROUTE         2     1.715     R17C24B.Q1 to     R18C24B.A1 u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt[2]
C1TOFCO_DE  ---     0.786     R18C24B.A1 to    R18C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.904     R18C25D.F0 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C25A.B1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.194   (41.7% logic, 58.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C24B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.979ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.141ns  (36.7% logic, 63.3% route), 8 logic levels.

 Constraint Details:

     10.141ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 2.979ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C23A.CLK to     R23C23A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_71 (from byte_clk)
ROUTE         6     2.144     R23C23A.Q1 to     R18C24A.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R18C24A.B1 to    R18C24A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOF1_DE  ---     0.569    R18C24C.FCI to     R18C24C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.954     R18C24C.F1 to     R19C25A.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_4
CTOF_DEL    ---     0.452     R19C25A.C1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.141   (36.7% logic, 63.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C23A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[1]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.058ns  (41.2% logic, 58.8% route), 13 logic levels.

 Constraint Details:

     10.058ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
     -0.036ns skew and
      0.249ns CE_SET requirement (totaling 13.120ns) by 3.062ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_71 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C23A.CLK to     R23C23A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_71 (from byte_clk)
ROUTE         6     2.144     R23C23A.Q1 to     R18C24A.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[1]
C1TOFCO_DE  ---     0.786     R18C24A.B1 to    R18C24A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_87
ROUTE         1     0.000    R18C24A.FCO to    R18C24B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0
FCITOFCO_D  ---     0.146    R18C24B.FCI to    R18C24B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_86
ROUTE         1     0.000    R18C24B.FCO to    R18C24C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R18C24C.FCI to    R18C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOFCO_D  ---     0.146    R18C25D.FCI to    R18C25D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.000    R18C25D.FCO to    R18C26A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_14
FCITOF1_DE  ---     0.569    R18C26A.FCI to     R18C26A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_79
ROUTE         1     1.057     R18C26A.F1 to     R19C25A.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_i[16]
CTOF_DEL    ---     0.452     R19C25A.C0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.058   (41.2% logic, 58.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.675    LPLL.CLKOS2 to    R23C23A.CLK byte_clk
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[6]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.988ns  (40.8% logic, 59.2% route), 10 logic levels.

 Constraint Details:

      9.988ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.096ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C23C.CLK to     R18C23C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_470 (from byte_clk)
ROUTE         4     1.682     R18C23C.Q0 to     R18C24D.B0 u_BYTE_PACKETIZER/u_packetheader/q_wc[6]
C0TOFCO_DE  ---     0.905     R18C24D.B0 to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.904     R18C25D.F0 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C25A.B1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.988   (40.8% logic, 59.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R18C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[5]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.945ns  (41.3% logic, 58.7% route), 11 logic levels.

 Constraint Details:

      9.945ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_505 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.139ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_505 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C22C.CLK to     R19C22C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_505 (from byte_clk)
ROUTE         4     1.612     R19C22C.Q1 to     R18C24C.A1 u_BYTE_PACKETIZER/u_packetheader/q_wc[5]
C1TOFCO_DE  ---     0.786     R18C24C.A1 to    R18C24C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_85
ROUTE         1     0.000    R18C24C.FCO to    R18C24D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C24D.FCI to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.904     R18C25D.F0 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C25A.B1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.945   (41.3% logic, 58.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R19C22C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[7]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:               9.869ns  (40.1% logic, 59.9% route), 10 logic levels.

 Constraint Details:

      9.869ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 3.215ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C23C.CLK to     R18C23C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_470 (from byte_clk)
ROUTE         5     1.682     R18C23C.Q1 to     R18C24D.B1 u_BYTE_PACKETIZER/u_packetheader/q_wc[7]
C1TOFCO_DE  ---     0.786     R18C24D.B1 to    R18C24D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_84
ROUTE         1     0.000    R18C24D.FCO to    R18C25A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C25A.FCI to    R18C25A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_83
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C25B.FCI to    R18C25B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_82
ROUTE         1     0.000    R18C25B.FCO to    R18C25C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C25C.FCI to    R18C25C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_81
ROUTE         1     0.000    R18C25C.FCO to    R18C25D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C25D.FCI to     R18C25D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_80
ROUTE         1     0.904     R18C25D.F0 to     R19C25A.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R19C25A.B1 to     R19C25A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.610     R19C25A.F1 to     R19C25A.B0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R19C25A.B0 to     R19C25A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_477
ROUTE         1     0.854     R19C25A.F0 to     R19C25C.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R19C25C.A1 to     R19C25C.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.291     R19C25C.F1 to     R17C23D.B1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R17C23D.B1 to     R17C23D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R17C23D.F1 to     R17C23D.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                    9.869   (40.1% logic, 59.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R18C23C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.711    LPLL.CLKOS2 to    R17C23D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   91.058MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.587   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.587   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.254ns meets timing requirement of 6.691ns by 5.437ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.613   (23.9% logic, 76.1% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.359   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.713   (25.5% logic, 74.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.740   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_8"></A>Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            764 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.526ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.741ns  (22.6% logic, 77.4% route), 5 logic levels.

 Constraint Details:

     10.741ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.526ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.289      R24C9B.Q1 to     R21C10C.D1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R21C10C.D1 to     R21C10C.F1 SLICE_514
ROUTE        64     1.873     R21C10C.F1 to     R22C10A.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R22C10A.C0 to     R22C10A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     1.324     R22C10A.F0 to     R23C10D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_11
CTOOFX_DEL  ---     0.661     R23C10D.A0 to   R23C10D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_389
ROUTE         1     1.393   R23C10D.OFX0 to     R22C14A.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452     R22C14A.D1 to     R22C14A.F1 DataSPDT/SLICE_532
ROUTE         1     2.436     R22C14A.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.741   (22.6% logic, 77.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.545ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.722ns  (22.6% logic, 77.4% route), 5 logic levels.

 Constraint Details:

     10.722ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.545ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9C.CLK to      R24C9C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     1.387      R24C9C.Q0 to     R21C10C.A0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R21C10C.A0 to     R21C10C.F0 SLICE_514
ROUTE        64     1.756     R21C10C.F0 to     R22C10A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R22C10A.D0 to     R22C10A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     1.324     R22C10A.F0 to     R23C10D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_11
CTOOFX_DEL  ---     0.661     R23C10D.A0 to   R23C10D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_389
ROUTE         1     1.393   R23C10D.OFX0 to     R22C14A.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452     R22C14A.D1 to     R22C14A.F1 DataSPDT/SLICE_532
ROUTE         1     2.436     R22C14A.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.722   (22.6% logic, 77.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9C.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.617ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.650ns  (22.8% logic, 77.2% route), 5 logic levels.

 Constraint Details:

     10.650ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.617ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.193      R24C9B.Q0 to     R21C10A.C1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C10A.C1 to     R21C10A.F1 u_LP_HS_DELAY_CNTRL/SLICE_333
ROUTE        64     2.410     R21C10A.F1 to     R21C11B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R21C11B.B0 to     R21C11B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_128
ROUTE         1     0.659     R21C11B.F0 to     R21C11D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_25
CTOOFX_DEL  ---     0.661     R21C11D.C1 to   R21C11D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_391
ROUTE         1     1.674   R21C11D.OFX0 to     R16C15B.D1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452     R16C15B.D1 to     R16C15B.F1 DataSPDT/SLICE_530
ROUTE         1     2.288     R16C15B.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.650   (22.8% logic, 77.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.645ns  (22.8% logic, 77.2% route), 5 logic levels.

 Constraint Details:

     10.645ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.622ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.193      R24C9B.Q0 to     R21C10C.C1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C10C.C1 to     R21C10C.F1 SLICE_514
ROUTE        64     1.873     R21C10C.F1 to     R22C10A.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R22C10A.C0 to     R22C10A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     1.324     R22C10A.F0 to     R23C10D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_11
CTOOFX_DEL  ---     0.661     R23C10D.A0 to   R23C10D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_389
ROUTE         1     1.393   R23C10D.OFX0 to     R22C14A.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452     R22C14A.D1 to     R22C14A.F1 DataSPDT/SLICE_532
ROUTE         1     2.436     R22C14A.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.645   (22.8% logic, 77.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.641ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.626ns  (22.8% logic, 77.2% route), 5 logic levels.

 Constraint Details:

     10.626ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.641ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.193      R24C9B.Q0 to     R21C10A.C1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C10A.C1 to     R21C10A.F1 u_LP_HS_DELAY_CNTRL/SLICE_333
ROUTE        64     1.650     R21C10A.F1 to      R23C8A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R23C8A.B0 to      R23C8A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_121
ROUTE         1     1.283      R23C8A.F0 to     R21C10B.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_31
CTOOFX_DEL  ---     0.661     R21C10B.B0 to   R21C10B.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4/SLICE_385
ROUTE         1     1.129   R21C10B.OFX0 to     R21C14C.C1 w_byte_D0_a[0]
CTOF_DEL    ---     0.452     R21C14C.C1 to     R21C14C.F1 DataSPDT/mux_byte_D0/SLICE_536
ROUTE         1     2.945     R21C14C.F1 to  IOL_T16A.TXD0 byte_D0_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.626   (22.8% logic, 77.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.643ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.624ns  (22.8% logic, 77.2% route), 5 logic levels.

 Constraint Details:

     10.624ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.643ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.289      R24C9B.Q1 to     R21C10C.D0 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R21C10C.D0 to     R21C10C.F0 SLICE_514
ROUTE        64     1.756     R21C10C.F0 to     R22C10A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R22C10A.D0 to     R22C10A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     1.324     R22C10A.F0 to     R23C10D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_11
CTOOFX_DEL  ---     0.661     R23C10D.A0 to   R23C10D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_389
ROUTE         1     1.393   R23C10D.OFX0 to     R22C14A.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452     R22C14A.D1 to     R22C14A.F1 DataSPDT/SLICE_532
ROUTE         1     2.436     R22C14A.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.624   (22.8% logic, 77.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.647ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.620ns  (22.8% logic, 77.2% route), 5 logic levels.

 Constraint Details:

     10.620ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.647ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.289      R24C9B.Q1 to     R21C10C.D1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R21C10C.D1 to     R21C10C.F1 SLICE_514
ROUTE        64     1.858     R21C10C.F1 to     R23C10B.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R23C10B.C1 to     R23C10B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_101
ROUTE         1     1.180     R23C10B.F1 to      R22C9D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_62
CTOOFX_DEL  ---     0.661      R22C9D.B1 to    R22C9D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_2/SLICE_386
ROUTE         1     1.431    R22C9D.OFX0 to     R21C13C.D1 w_byte_D1_a[7]
CTOF_DEL    ---     0.452     R21C13C.D1 to     R21C13C.F1 DataSPDT/SLICE_535
ROUTE         1     2.436     R21C13C.F1 to  IOL_T14A.TXD7 byte_D1_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.620   (22.8% logic, 77.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.560ns  (23.0% logic, 77.0% route), 5 logic levels.

 Constraint Details:

     10.560ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.707ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        21     1.289      R24C9B.Q1 to     R21C10C.D1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R21C10C.D1 to     R21C10C.F1 SLICE_514
ROUTE        64     1.488     R21C10C.F1 to      R23C8A.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452      R23C8A.C0 to      R23C8A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_121
ROUTE         1     1.283      R23C8A.F0 to     R21C10B.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_31
CTOOFX_DEL  ---     0.661     R21C10B.B0 to   R21C10B.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4/SLICE_385
ROUTE         1     1.129   R21C10B.OFX0 to     R21C14C.C1 w_byte_D0_a[0]
CTOF_DEL    ---     0.452     R21C14C.C1 to     R21C14C.F1 DataSPDT/mux_byte_D0/SLICE_536
ROUTE         1     2.945     R21C14C.F1 to  IOL_T16A.TXD0 byte_D0_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.560   (23.0% logic, 77.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.720ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.547ns  (23.0% logic, 77.0% route), 5 logic levels.

 Constraint Details:

     10.547ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.720ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9C.CLK to      R24C9C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     1.387      R24C9C.Q0 to     R21C10C.A0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R21C10C.A0 to     R21C10C.F0 SLICE_514
ROUTE        64     1.377     R21C10C.F0 to      R23C8A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R23C8A.D0 to      R23C8A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_121
ROUTE         1     1.283      R23C8A.F0 to     R21C10B.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_31
CTOOFX_DEL  ---     0.661     R21C10B.B0 to   R21C10B.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4/SLICE_385
ROUTE         1     1.129   R21C10B.OFX0 to     R21C14C.C1 w_byte_D0_a[0]
CTOF_DEL    ---     0.452     R21C14C.C1 to     R21C14C.F1 DataSPDT/mux_byte_D0/SLICE_536
ROUTE         1     2.945     R21C14C.F1 to  IOL_T16A.TXD0 byte_D0_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.547   (23.0% logic, 77.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9C.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.528ns  (23.0% logic, 77.0% route), 5 logic levels.

 Constraint Details:

     10.528ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.098ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.267ns) by 3.739ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C9B.CLK to      R24C9B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     1.193      R24C9B.Q0 to     R21C10C.C0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R21C10C.C0 to     R21C10C.F0 SLICE_514
ROUTE        64     1.756     R21C10C.F0 to     R22C10A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R22C10A.D0 to     R22C10A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_136
ROUTE         1     1.324     R22C10A.F0 to     R23C10D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_11
CTOOFX_DEL  ---     0.661     R23C10D.A0 to   R23C10D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_389
ROUTE         1     1.393   R23C10D.OFX0 to     R22C14A.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.452     R22C14A.D1 to     R22C14A.F1 DataSPDT/SLICE_532
ROUTE         1     2.436     R22C14A.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.528   (23.0% logic, 77.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     1.675    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    5.850   (23.5% logic, 76.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:  101.968MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |   12.000 MHz|   25.972 MHz|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |   24.000 MHz|  108.696 MHz|  10  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |   20.000 MHz|   24.402 MHz|   4  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |  100.000 MHz|  123.503 MHz|   6  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   91.058 MHz|  13  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|  101.968 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 27 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_496.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_494.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_492.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 212
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 1

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_493.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_492.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_499.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_491.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_485.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_483.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_490.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: Serial_busN/SLICE_489.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 24
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9264 paths, 10 nets, and 3937 connections (97.14% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Feb 17 20:12:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "PIXCLK" 24.000000 MHz (0 errors)</A></LI>            624 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz (0 errors)</A></LI>            2930 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            642 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "byte_clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            766 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        r_globalRST  (to i_clk_c +)

   Delay:               0.945ns  (14.1% logic, 85.9% route), 1 logic levels.

 Constraint Details:

      0.945ns physical path delay Comand/SLICE_224 to SLICE_467 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 83.333ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.113ns skew less
     -0.761ns feedback compensation requirement (totaling 0.629ns) by 0.316ns

 Physical Path Details:

      Data path Comand/SLICE_224 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q0 Comand/SLICE_224 (from w_CLK_100MHZ)
ROUTE        18     0.812     R21C18D.Q0 to     R14C20D.M0 o_test2_c (to i_clk_c)
                  --------
                    0.945   (14.1% logic, 85.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     0.689     RPLL.CLKOS to    R21C18D.CLK w_CLK_100MHZ
                  --------
                    1.522   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20D.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            624 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[1]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_4 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C31B.CLK to     R11C31B.Q0 u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         3     0.132     R11C31B.Q0 to     R11C31B.A0 u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.101     R11C31B.A0 to     R11C31B.F0 u_colorbar_gen/SLICE_4
ROUTE         1     0.000     R11C31B.F0 to    R11C31B.DI0 u_colorbar_gen/un2_linecnt[1] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C31B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C31B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[7]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[7]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_1 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C32A.CLK to     R11C32A.Q0 u_colorbar_gen/SLICE_1 (from PIXCLK)
ROUTE         3     0.132     R11C32A.Q0 to     R11C32A.A0 u_colorbar_gen/linecnt[7]
CTOF_DEL    ---     0.101     R11C32A.A0 to     R11C32A.F0 u_colorbar_gen/SLICE_1
ROUTE         1     0.000     R11C32A.F0 to    R11C32A.DI0 u_colorbar_gen/un2_linecnt[7] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C32A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C32A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[5]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[5]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C31D.CLK to     R11C31D.Q0 u_colorbar_gen/SLICE_2 (from PIXCLK)
ROUTE         3     0.132     R11C31D.Q0 to     R11C31D.A0 u_colorbar_gen/linecnt[5]
CTOF_DEL    ---     0.101     R11C31D.A0 to     R11C31D.F0 u_colorbar_gen/SLICE_2
ROUTE         1     0.000     R11C31D.F0 to    R11C31D.DI0 u_colorbar_gen/un2_linecnt[5] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C31D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C31D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt_fast[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[0]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_361 to SLICE_361 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_361 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C31C.CLK to     R16C31C.Q0 SLICE_361 (from PIXCLK)
ROUTE         3     0.132     R16C31C.Q0 to     R16C31C.A0 u_colorbar_gen/pixcnt_fast[0]
CTOF_DEL    ---     0.101     R16C31C.A0 to     R16C31C.F0 SLICE_361
ROUTE         1     0.000     R16C31C.F0 to    R16C31C.DI0 u_colorbar_gen/pixcnt_fast_i[0] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R16C31C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R16C31C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/linecnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_2 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C31D.CLK to     R11C31D.Q1 u_colorbar_gen/SLICE_2 (from PIXCLK)
ROUTE         3     0.133     R11C31D.Q1 to     R11C31D.A1 u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.101     R11C31D.A1 to     R11C31D.F1 u_colorbar_gen/SLICE_2
ROUTE         1     0.000     R11C31D.F1 to    R11C31D.DI1 u_colorbar_gen/un2_linecnt[6] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C31D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R11C31D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[0]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[0]  (to PIXCLK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_356 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_356 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C30A.CLK to     R14C30A.Q0 u_colorbar_gen/SLICE_356 (from PIXCLK)
ROUTE         4     0.133     R14C30A.Q0 to     R14C30A.A0 u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.101     R14C30A.A0 to     R14C30A.F0 u_colorbar_gen/SLICE_356
ROUTE         1     0.000     R14C30A.F0 to    R14C30A.DI0 u_colorbar_gen/pixcnt_i[0] (to PIXCLK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R14C30A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R14C30A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[6]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[6]  (to PIXCLK +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay u_colorbar_gen/SLICE_8 to u_colorbar_gen/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_8 to u_colorbar_gen/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30D.CLK to     R15C30D.Q1 u_colorbar_gen/SLICE_8 (from PIXCLK)
ROUTE         4     0.133     R15C30D.Q1 to     R15C30D.A1 u_colorbar_gen/pixcnt[6]
CTOF_DEL    ---     0.101     R15C30D.A1 to     R15C30D.F1 u_colorbar_gen/SLICE_8
ROUTE         2     0.002     R15C30D.F1 to    R15C30D.DI1 u_colorbar_gen/un7_pixcnt[6] (to PIXCLK)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R15C30D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R15C30D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt[4]  (to PIXCLK +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path u_colorbar_gen/SLICE_9 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C30C.CLK to     R15C30C.Q1 u_colorbar_gen/SLICE_9 (from PIXCLK)
ROUTE         3     0.133     R15C30C.Q1 to     R15C30C.A1 u_colorbar_gen/pixcnt[4]
CTOF_DEL    ---     0.101     R15C30C.A1 to     R15C30C.F1 u_colorbar_gen/SLICE_9
ROUTE         2     0.002     R15C30C.F1 to    R15C30C.DI1 u_colorbar_gen/un7_pixcnt[4] (to PIXCLK)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R15C30C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R15C30C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.464ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[3]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[3]  (to PIXCLK +)

   Delay:               0.451ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.451ns physical path delay SLICE_357 to u_colorbar_gen/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.464ns

 Physical Path Details:

      Data path SLICE_357 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C30D.CLK to     R16C30D.Q1 SLICE_357 (from PIXCLK)
ROUTE         3     0.215     R16C30D.Q1 to     R15C30C.A0 u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.101     R15C30C.A0 to     R15C30C.F0 u_colorbar_gen/SLICE_9
ROUTE         2     0.002     R15C30C.F0 to    R15C30C.DI0 u_colorbar_gen/un7_pixcnt[3] (to PIXCLK)
                  --------
                    0.451   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R16C30D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R15C30C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_colorbar_gen/pixcnt[2]  (from PIXCLK +)
   Destination:    FF         Data in        u_colorbar_gen/pixcnt_fast[2]  (to PIXCLK +)

   Delay:               0.461ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay SLICE_357 to u_colorbar_gen/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.474ns

 Physical Path Details:

      Data path SLICE_357 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C30D.CLK to     R16C30D.Q0 SLICE_357 (from PIXCLK)
ROUTE         3     0.225     R16C30D.Q0 to     R15C30B.B1 u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.101     R15C30B.B1 to     R15C30B.F1 u_colorbar_gen/SLICE_10
ROUTE         2     0.002     R15C30B.F1 to    R15C30B.DI1 u_colorbar_gen/un7_pixcnt[2] (to PIXCLK)
                  --------
                    0.461   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R16C30D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.707     RPLL.CLKOP to    R15C30B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            2930 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.512ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/State_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/o.II_0  (to w_CLK_20MHZ +)

   Delay:               0.517ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.517ns physical path delay SLICE_209 to Serial_busP/SLICE_188 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.018ns skew less
      0.000ns feedback compensation requirement (totaling 0.005ns) by 0.512ns

 Physical Path Details:

      Data path SLICE_209 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17C.CLK to     R21C17C.Q0 SLICE_209 (from w_CLK_100MHZ)
ROUTE         4     0.281     R21C17C.Q0 to     R16C17C.D0 State_w
CTOF_DEL    ---     0.101     R16C17C.D0 to     R16C17C.F0 Serial_busP/SLICE_188
ROUTE         2     0.002     R16C17C.F0 to    R16C17C.DI0 Serial_busP/o_11 (to w_CLK_20MHZ)
                  --------
                    0.517   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     0.689     RPLL.CLKOS to    R21C17C.CLK w_CLK_100MHZ
                  --------
                    1.522   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C17C.CLK w_CLK_20MHZ
                  --------
                    1.540   (31.3% logic, 68.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.533ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/rst_d  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_2_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (43.9% logic, 56.1% route), 2 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busN/SLICE_485 to Serial_busN/SLICE_160 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.000ns) by 0.533ns

 Physical Path Details:

      Data path Serial_busN/SLICE_485 to Serial_busN/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C12D.CLK to     R15C12D.Q0 Serial_busN/SLICE_485 (from w_CLK_20MHZ)
ROUTE        34     0.152     R15C12D.Q0 to     R17C12D.C1 Serial_busN.rst_d
CTOF_DEL    ---     0.101     R17C12D.C1 to     R17C12D.F1 Serial_busN/SLICE_488
ROUTE         2     0.147     R17C12D.F1 to    R17C13D.LSR Serial_busN/un1_rst_14_0 (to w_CLK_20MHZ)
                  --------
                    0.533   (43.9% logic, 56.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R15C12D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C13D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_5_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.530ns  (63.2% logic, 36.8% route), 3 logic levels.

 Constraint Details:

      0.530ns physical path delay Serial_busP/SLICE_190 to Serial_busP/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.543ns

 Physical Path Details:

      Data path Serial_busP/SLICE_190 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18C.CLK to     R17C18C.Q0 Serial_busP/SLICE_190 (from w_CLK_20MHZ)
ROUTE         1     0.133     R17C18C.Q0 to     R17C18C.D1 Serial_busP/o1_6
CTOF_DEL    ---     0.101     R17C18C.D1 to     R17C18C.F1 Serial_busP/SLICE_190
ROUTE         8     0.060     R17C18C.F1 to     R17C18C.C0 Serial_busP/pars[5]
CTOF_DEL    ---     0.101     R17C18C.C0 to     R17C18C.F0 Serial_busP/SLICE_190
ROUTE         2     0.002     R17C18C.F0 to    R17C18C.DI0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    0.530   (63.2% logic, 36.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C18C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C18C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/eocd.II_0  (to w_CLK_20MHZ +)

   Delay:               0.530ns  (63.2% logic, 36.8% route), 3 logic levels.

 Constraint Details:

      0.530ns physical path delay Serial_busP/SLICE_187 to Serial_busP/SLICE_187 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.543ns

 Physical Path Details:

      Data path Serial_busP/SLICE_187 to Serial_busP/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17C.CLK to     R19C17C.Q0 Serial_busP/SLICE_187 (from w_CLK_20MHZ)
ROUTE         1     0.133     R19C17C.Q0 to     R19C17C.D1 Serial_busP/o1_3
CTOF_DEL    ---     0.101     R19C17C.D1 to     R19C17C.F1 Serial_busP/SLICE_187
ROUTE         4     0.060     R19C17C.F1 to     R19C17C.C0 w_eoc
CTOF_DEL    ---     0.101     R19C17C.C0 to     R19C17C.F0 Serial_busP/SLICE_187
ROUTE         2     0.002     R19C17C.F0 to    R19C17C.DI0 Serial_busP/fb (to w_CLK_20MHZ)
                  --------
                    0.530   (63.2% logic, 36.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R19C17C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R19C17C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.530ns  (63.2% logic, 36.8% route), 3 logic levels.

 Constraint Details:

      0.530ns physical path delay Serial_busN/SLICE_157 to Serial_busN/SLICE_166 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.543ns

 Physical Path Details:

      Data path Serial_busN/SLICE_157 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C13C.CLK to     R16C13C.Q0 Serial_busN/SLICE_157 (from w_CLK_20MHZ)
ROUTE         2     0.135     R16C13C.Q0 to     R16C13B.D1 Serial_busN/o1
CTOF_DEL    ---     0.101     R16C13B.D1 to     R16C13B.F1 Serial_busN/SLICE_166
ROUTE         2     0.058     R16C13B.F1 to     R16C13B.C0 Serial_busN/un1_pars_11_c1
CTOF_DEL    ---     0.101     R16C13B.C0 to     R16C13B.F0 Serial_busN/SLICE_166
ROUTE         2     0.002     R16C13B.F0 to    R16C13B.DI0 Serial_busN/un1_pars_11_axbxc3_0 (to w_CLK_20MHZ)
                  --------
                    0.530   (63.2% logic, 36.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C13C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C13B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_0_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_3_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.531ns  (63.1% logic, 36.9% route), 3 logic levels.

 Constraint Details:

      0.531ns physical path delay Serial_busP/SLICE_426 to Serial_busP/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.544ns

 Physical Path Details:

      Data path Serial_busP/SLICE_426 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17D.CLK to     R18C17D.Q0 Serial_busP/SLICE_426 (from w_CLK_20MHZ)
ROUTE         2     0.136     R18C17D.Q0 to     R18C16D.D1 Serial_busP/o2_0
CTOF_DEL    ---     0.101     R18C16D.D1 to     R18C16D.F1 Serial_busP/SLICE_191
ROUTE         2     0.058     R18C16D.F1 to     R18C16D.C0 Serial_busP/un1_pars_11_c1
CTOF_DEL    ---     0.101     R18C16D.C0 to     R18C16D.F0 Serial_busP/SLICE_191
ROUTE         2     0.002     R18C16D.F0 to    R18C16D.DI0 Serial_busP/un1_pars_11_axbxc3 (to w_CLK_20MHZ)
                  --------
                    0.531   (63.1% logic, 36.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R18C17D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R18C16D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_0_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busN/SLICE_401 to Serial_busN/SLICE_157 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busN/SLICE_401 to Serial_busN/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C13A.CLK to     R16C13A.Q0 Serial_busN/SLICE_401 (from w_CLK_20MHZ)
ROUTE         2     0.138     R16C13A.Q0 to     R16C13D.D0 Serial_busN/o2
CTOF_DEL    ---     0.101     R16C13D.D0 to     R16C13D.F0 Serial_busN/SLICE_422
ROUTE        20     0.058     R16C13D.F0 to     R16C13C.D0 Serial_busN/pars[0]
CTOF_DEL    ---     0.101     R16C13C.D0 to     R16C13C.F0 Serial_busN/SLICE_157
ROUTE         2     0.002     R16C13C.F0 to    R16C13C.DI0 Serial_busN/un1_pars_11_axbxc0_0 (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C13A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C13C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars_5_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars_5_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busP/SLICE_491 to Serial_busP/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busP/SLICE_491 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18D.CLK to     R17C18D.Q0 Serial_busP/SLICE_491 (from w_CLK_20MHZ)
ROUTE         1     0.136     R17C18D.Q0 to     R17C18C.C1 Serial_busP/o2_6
CTOF_DEL    ---     0.101     R17C18C.C1 to     R17C18C.F1 Serial_busP/SLICE_190
ROUTE         8     0.060     R17C18C.F1 to     R17C18C.C0 Serial_busP/pars[5]
CTOF_DEL    ---     0.101     R17C18C.C0 to     R17C18C.F0 Serial_busP/SLICE_190
ROUTE         2     0.002     R17C18C.F0 to    R17C18C.DI0 Serial_busP/pars_5[5] (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C18D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C18C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_0_.II_0  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_0_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busN/SLICE_157 to Serial_busN/SLICE_157 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busN/SLICE_157 to Serial_busN/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C13C.CLK to     R16C13C.Q0 Serial_busN/SLICE_157 (from w_CLK_20MHZ)
ROUTE         2     0.138     R16C13C.Q0 to     R16C13D.C0 Serial_busN/o1
CTOF_DEL    ---     0.101     R16C13D.C0 to     R16C13D.F0 Serial_busN/SLICE_422
ROUTE        20     0.058     R16C13D.F0 to     R16C13C.D0 Serial_busN/pars[0]
CTOF_DEL    ---     0.101     R16C13C.D0 to     R16C13C.F0 Serial_busN/SLICE_157
ROUTE         2     0.002     R16C13C.F0 to    R16C13C.DI0 Serial_busN/un1_pars_11_axbxc0_0 (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C13C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R16C13C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.546ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars_2_.II_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars_4_.II_0  (to w_CLK_20MHZ +)

   Delay:               0.533ns  (62.9% logic, 37.1% route), 3 logic levels.

 Constraint Details:

      0.533ns physical path delay Serial_busN/SLICE_420 to Serial_busN/SLICE_165 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.546ns

 Physical Path Details:

      Data path Serial_busN/SLICE_420 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C13C.CLK to     R17C13C.Q0 Serial_busN/SLICE_420 (from w_CLK_20MHZ)
ROUTE         2     0.138     R17C13C.Q0 to     R17C13B.D1 Serial_busN/o2_0
CTOF_DEL    ---     0.101     R17C13B.D1 to     R17C13B.F1 Serial_busN/SLICE_165
ROUTE         2     0.058     R17C13B.F1 to     R17C13B.C0 Serial_busN/un1_m2_0_a2_1
CTOF_DEL    ---     0.101     R17C13B.C0 to     R17C13B.F0 Serial_busN/SLICE_165
ROUTE         2     0.002     R17C13B.F0 to    R17C13B.DI0 Serial_busN/un1_pars_11_axbxc4_0 (to w_CLK_20MHZ)
                  --------
                    0.533   (62.9% logic, 37.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C13C.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        35     0.707    RPLL.CLKOS2 to    R17C13B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            642 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/State_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_209 to SLICE_209 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_209 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17C.CLK to     R21C17C.Q0 SLICE_209 (from w_CLK_100MHZ)
ROUTE         4     0.132     R21C17C.Q0 to     R21C17C.A0 State_w
CTOF_DEL    ---     0.101     R21C17C.A0 to     R21C17C.F0 SLICE_209
ROUTE         1     0.000     R21C17C.F0 to    R21C17C.DI0 Comand/State_sd_ldmx (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R21C17C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R21C17C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[20]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[20]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_27 to Comand/SLICE_27 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_27 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C16C.CLK to     R24C16C.Q1 Comand/SLICE_27 (from w_CLK_100MHZ)
ROUTE         8     0.132     R24C16C.Q1 to     R24C16C.A1 Comand/idle_start[20]
CTOF_DEL    ---     0.101     R24C16C.A1 to     R24C16C.F1 Comand/SLICE_27
ROUTE         1     0.000     R24C16C.F1 to    R24C16C.DI1 Comand/idle_start_s[20] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C16C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C16C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[3]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[3]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_35 to Comand/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C14C.CLK to     R24C14C.Q0 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         3     0.132     R24C14C.Q0 to     R24C14C.A0 Comand/idle_start[3]
CTOF_DEL    ---     0.101     R24C14C.A0 to     R24C14C.F0 Comand/SLICE_35
ROUTE         1     0.000     R24C14C.F0 to    R24C14C.DI0 Comand/idle_start_s[3] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[23]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[23]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_25 to Comand/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_25 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C17A.CLK to     R24C17A.Q0 Comand/SLICE_25 (from w_CLK_100MHZ)
ROUTE         5     0.132     R24C17A.Q0 to     R24C17A.A0 Comand/idle_start[23]
CTOF_DEL    ---     0.101     R24C17A.A0 to     R24C17A.F0 Comand/SLICE_25
ROUTE         1     0.000     R24C17A.F0 to    R24C17A.DI0 Comand/idle_start_s[23] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C17A.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C17A.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_208 to Comand/SLICE_208 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_208 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16A.CLK to     R21C16A.Q0 Comand/SLICE_208 (from w_CLK_100MHZ)
ROUTE        16     0.132     R21C16A.Q0 to     R21C16A.A0 Start_w
CTOF_DEL    ---     0.101     R21C16A.A0 to     R21C16A.F0 Comand/SLICE_208
ROUTE         1     0.000     R21C16A.F0 to    R21C16A.DI0 Comand/Start_sd_ldmx (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R21C16A.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[5]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[5]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_34 to Comand/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_34 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C14D.CLK to     R24C14D.Q0 Comand/SLICE_34 (from w_CLK_100MHZ)
ROUTE         3     0.132     R24C14D.Q0 to     R24C14D.A0 Comand/idle_start[5]
CTOF_DEL    ---     0.101     R24C14D.A0 to     R24C14D.F0 Comand/SLICE_34
ROUTE         1     0.000     R24C14D.F0 to    R24C14D.DI0 Comand/idle_start_s[5] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14D.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14D.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[12]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[12]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_31 to Comand/SLICE_31 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_31 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C15C.CLK to     R24C15C.Q1 Comand/SLICE_31 (from w_CLK_100MHZ)
ROUTE         5     0.132     R24C15C.Q1 to     R24C15C.A1 Comand/idle_start[12]
CTOF_DEL    ---     0.101     R24C15C.A1 to     R24C15C.F1 Comand/SLICE_31
ROUTE         1     0.000     R24C15C.F1 to    R24C15C.DI1 Comand/idle_start_s[12] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C15C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C15C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[4]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_35 to Comand/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_35 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C14C.CLK to     R24C14C.Q1 Comand/SLICE_35 (from w_CLK_100MHZ)
ROUTE         3     0.132     R24C14C.Q1 to     R24C14C.A1 Comand/idle_start[4]
CTOF_DEL    ---     0.101     R24C14C.A1 to     R24C14C.F1 Comand/SLICE_35
ROUTE         1     0.000     R24C14C.F1 to    R24C14C.DI1 Comand/idle_start_s[4] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14C.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[1]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[1]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_36 to Comand/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_36 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C14B.CLK to     R24C14B.Q0 Comand/SLICE_36 (from w_CLK_100MHZ)
ROUTE         3     0.132     R24C14B.Q0 to     R24C14B.A0 Comand/idle_start[1]
CTOF_DEL    ---     0.101     R24C14B.A0 to     R24C14B.F0 Comand/SLICE_36
ROUTE         1     0.000     R24C14B.F0 to    R24C14B.DI0 Comand/idle_start_s[1] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14B.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C14B.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[13]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[13]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_30 to Comand/SLICE_30 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_30 to Comand/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C15D.CLK to     R24C15D.Q0 Comand/SLICE_30 (from w_CLK_100MHZ)
ROUTE         6     0.132     R24C15D.Q0 to     R24C15D.A0 Comand/idle_start[13]
CTOF_DEL    ---     0.101     R24C15D.A0 to     R24C15D.F0 Comand/SLICE_30
ROUTE         1     0.000     R24C15D.F0 to    R24C15D.DI0 Comand/idle_start_s[13] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C15D.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.689     RPLL.CLKOS to    R24C15D.CLK w_CLK_100MHZ
                  --------
                    0.689   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM0

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9C.CLK to      R24C9C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.138      R24C9C.Q0 to      R23C9C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000      R23C9C.D0 to   R23C9C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_111
ROUTE         2     0.000   R23C9C.WADO3 to    R23C9A.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/WAD3_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9C.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R23C9A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_113 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_58 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9C.CLK to      R24C9C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_58 (from byte_clk)
ROUTE        20     0.138      R24C9C.Q0 to      R23C9C.D0 u_LP_HS_DELAY_CNTRL/tmp1[3]
ZERO_DEL    ---     0.000      R23C9C.D0 to   R23C9C.WADO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_111
ROUTE         2     0.000   R23C9C.WADO3 to    R23C9B.WAD3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/WAD3_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9C.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R23C9B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][10]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1

   Delay:               0.276ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      0.276ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10A.CLK to     R21C10A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_333 (from byte_clk)
ROUTE         4     0.143     R21C10A.Q0 to     R21C12C.C1 u_LP_HS_DELAY_CNTRL/hold_data[0][10]
ZERO_DEL    ---     0.000     R21C12C.C1 to   R21C12C.WDO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_102
ROUTE         1     0.000   R21C12C.WDO2 to    R21C12B.WD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/WD2_INT (to byte_clk)
                  --------
                    0.276   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R21C10A.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R21C12B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][10]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1

   Delay:               0.276ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      0.276ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_128 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10A.CLK to     R21C10A.Q0 u_LP_HS_DELAY_CNTRL/SLICE_333 (from byte_clk)
ROUTE         4     0.143     R21C10A.Q0 to     R21C11C.C1 u_LP_HS_DELAY_CNTRL/hold_data[0][10]
ZERO_DEL    ---     0.000     R21C11C.C1 to   R21C11C.WDO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_126
ROUTE         1     0.000   R21C11C.WDO2 to    R21C11B.WD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/WD2_INT (to byte_clk)
                  --------
                    0.276   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R21C10A.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R21C11B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.232ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM1

   Delay:               0.363ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_125 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.232ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9A.CLK to      R24C9A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_60 (from byte_clk)
ROUTE        81     0.230      R24C9A.Q1 to      R22C9C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000      R22C9C.A0 to   R22C9C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_123
ROUTE         2     0.000   R22C9C.WADO0 to    R22C9B.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/WAD0_INT (to byte_clk)
                  --------
                    0.363   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9A.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R22C9B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.232ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM1

   Delay:               0.363ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_113 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.232ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9A.CLK to      R24C9A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_60 (from byte_clk)
ROUTE        81     0.230      R24C9A.Q1 to      R23C9C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000      R23C9C.A0 to   R23C9C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_111
ROUTE         2     0.000   R23C9C.WADO0 to    R23C9B.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/WAD0_INT (to byte_clk)
                  --------
                    0.363   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9A.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R23C9B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.232ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM0

   Delay:               0.363ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.232ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9A.CLK to      R24C9A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_60 (from byte_clk)
ROUTE        81     0.230      R24C9A.Q1 to      R23C9C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000      R23C9C.A0 to   R23C9C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_111
ROUTE         2     0.000   R23C9C.WADO0 to    R23C9A.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/WAD0_INT (to byte_clk)
                  --------
                    0.363   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9A.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R23C9A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.232ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM0

   Delay:               0.363ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_124 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.232ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_60 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9A.CLK to      R24C9A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_60 (from byte_clk)
ROUTE        81     0.230      R24C9A.Q1 to      R22C9C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000      R22C9C.A0 to   R22C9C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_123
ROUTE         2     0.000   R22C9C.WADO0 to    R22C9A.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/WAD0_INT (to byte_clk)
                  --------
                    0.363   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9A.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R22C9A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1

   Delay:               0.364ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_143 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.233ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9B.CLK to      R24C9B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     0.231      R24C9B.Q0 to     R24C11C.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
ZERO_DEL    ---     0.000     R24C11C.B0 to  R24C11C.WADO1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_141
ROUTE         2     0.000  R24C11C.WADO1 to   R24C11B.WAD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD1_INT (to byte_clk)
                  --------
                    0.364   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R24C11B.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0

   Delay:               0.364ns  (36.5% logic, 63.5% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_142 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.233ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_59 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R24C9B.CLK to      R24C9B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_59 (from byte_clk)
ROUTE        22     0.231      R24C9B.Q0 to     R24C11C.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
ZERO_DEL    ---     0.000     R24C11C.B0 to  R24C11C.WADO1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_141
ROUTE         2     0.000  R24C11C.WADO1 to   R24C11A.WAD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD1_INT (to byte_clk)
                  --------
                    0.364   (36.5% logic, 63.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to     R24C9B.CLK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     0.680    LPLL.CLKOS2 to    R24C11A.WCK byte_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            766 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_514 to SLICE_514 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10C.CLK to     R21C10C.Q1 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R21C10C.Q1 to     R21C10C.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_481 to SLICE_481 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_481 to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10D.CLK to     R21C10D.Q1 SLICE_481 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R21C10D.Q1 to     R21C10D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_481 to SLICE_514 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_481 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10D.CLK to     R21C10D.Q0 SLICE_481 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R21C10D.Q0 to     R21C10C.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_514 to SLICE_481 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10C.CLK to     R21C10C.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.154     R21C10C.Q0 to     R21C10D.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_514 to SLICE_481 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10C.CLK to     R21C10C.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R21C10C.Q0 to     R21C10D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_514 to SLICE_514 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_514 to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C10C.CLK to     R21C10C.Q0 SLICE_514 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R21C10C.Q0 to     R21C10C.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.695 TCLKDIV0.CDIVX to    R21C10C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.695   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.004ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.401ns  (16.7% logic, 83.3% route), 2 logic levels.

 Constraint Details:

      1.401ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_367 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 1.004ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_367 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R18C8C.CLK to      R18C8C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_367 (from byte_clk)
ROUTE         1     0.505      R18C8C.Q0 to     R10C14A.B0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101     R10C14A.B0 to     R10C14A.F0 DataSPDT/SLICE_529
ROUTE         4     0.662     R10C14A.F0 to  IOL_T21A.TXD4 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.401   (16.7% logic, 83.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to     R18C8C.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.256ns  (18.6% logic, 81.4% route), 2 logic levels.

 Constraint Details:

      1.256ns physical path delay SLICE_467 to D1_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.304ns skew less
      1.076ns feedback compensation requirement (totaling 0.204ns) by 1.052ns

 Physical Path Details:

      Data path SLICE_467 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q0 SLICE_467 (from i_clk_c)
ROUTE        42     0.429     R14C20D.Q0 to     R18C14C.C1 r_globalRST
CTOF_DEL    ---     0.101     R18C14C.C1 to     R18C14C.F1 DataSPDT/SLICE_528
ROUTE         1     0.593     R18C14C.F1 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.256   (18.6% logic, 81.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20D.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.077ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_globalRST  (from i_clk_c +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.281ns  (18.3% logic, 81.7% route), 2 logic levels.

 Constraint Details:

      1.281ns physical path delay SLICE_467 to D1_MGIOL meets
      (delay constraint based on source clock period of 83.333ns and destination clock period of 13.333ns)
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -1.304ns skew less
      1.076ns feedback compensation requirement (totaling 0.204ns) by 1.077ns

 Physical Path Details:

      Data path SLICE_467 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q0 SLICE_467 (from i_clk_c)
ROUTE        42     0.633     R14C20D.Q0 to     R10C14A.A1 r_globalRST
CTOF_DEL    ---     0.101     R10C14A.A1 to     R10C14A.F1 DataSPDT/SLICE_529
ROUTE         1     0.414     R10C14A.F1 to  IOL_T14A.TXD1 byte_D1_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.281   (18.3% logic, 81.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.927       C8.PADDI to    R14C20D.CLK i_clk_c
                  --------
                    1.409   (34.2% logic, 65.8% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.522ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      1.522ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_367 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 1.125ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_367 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R18C8C.CLK to      R18C8C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_367 (from byte_clk)
ROUTE         1     0.505      R18C8C.Q0 to     R10C14A.B0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101     R10C14A.B0 to     R10C14A.F0 DataSPDT/SLICE_529
ROUTE         4     0.783     R10C14A.F0 to  IOL_T21A.TXD6 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.522   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       212     0.698    LPLL.CLKOS2 to     R18C8C.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.585   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.585   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.054ns meets timing requirement of 6.653ns by 6.707ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.596   (23.4% logic, 76.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.650   (49.5% logic, 50.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.558   (23.6% logic, 76.4% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         2     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.780   (47.3% logic, 52.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        24     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |     0.000 ns|     0.316 ns|   1  
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.512 ns|   2  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.140 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 27 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 35
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_496.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_495.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_494.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_492.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

   Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 1

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 6

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "i_clk_c" 12.000000 MHz ;   Transfers: 1

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 212
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 1

Clock Domain: Serial_busP/un1_rst_9   Source: Serial_busP/SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_8   Source: Serial_busP/SLICE_495.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_7   Source: Serial_busP/SLICE_494.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_6   Source: Serial_busP/SLICE_493.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_5   Source: Serial_busP/SLICE_492.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_2   Source: Serial_busP/SLICE_499.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_11   Source: Serial_busP/SLICE_498.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_10   Source: Serial_busP/SLICE_497.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busP/un1_rst_1   Source: Serial_busP/SLICE_491.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_9_0   Source: Serial_busN/SLICE_488.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_8_0   Source: Serial_busN/SLICE_487.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_7_0   Source: Serial_busN/SLICE_486.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_6_0   Source: Serial_busN/SLICE_485.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_5_0   Source: Serial_busN/SLICE_484.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_1_0   Source: Serial_busN/SLICE_483.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_11_0   Source: Serial_busN/SLICE_490.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: Serial_busN/un1_rst_10_0   Source: Serial_busN/SLICE_489.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 24
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: i_clk_c   Source: i_clk.PAD
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9264 paths, 10 nets, and 3937 connections (97.14% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
