// Seed: 207168710
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1 ? 1'b0 : id_1)
  else $display(1);
  assign id_1 = 1 & id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1#(.id_6(1)) [(1)] = id_3;
  wire id_9;
  xor (id_1, id_2, id_3, id_6, id_8, id_9);
  module_0();
endmodule
