# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI_DDR_ZC706.srcs/sources_1/new/fifo.vhd" \
"../../../../AXI_DDR_ZC706.srcs/sources_1/new/fsm_v3.vhd" \

# Do not sort compile order
nosort
