Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto d39ff004de4a426bbc18e3a3e528519f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Test_behav xil_defaultlib.ALU_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavior of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.B1ALU [b1alu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_test
Built simulation snapshot ALU_Test_behav
