// Seed: 934022981
module module_0 (
    input supply0 id_0,
    input wire id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri1 id_3
    , id_9,
    output tri1 id_4,
    output tri1 id_5,
    input wire id_6,
    output uwire id_7
);
  assign id_9 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    output tri id_2,
    output wand id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    output uwire id_7,
    output supply0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output wor id_11,
    input tri0 id_12,
    output wand id_13,
    input wire id_14,
    input tri id_15,
    output supply1 id_16,
    input supply0 id_17,
    input tri id_18,
    input uwire id_19,
    output supply0 id_20,
    input supply1 id_21,
    input tri id_22,
    input uwire id_23,
    input tri1 id_24,
    input wor id_25,
    output supply1 id_26,
    input uwire id_27
    , id_35,
    output wor id_28,
    input supply1 id_29,
    input tri id_30,
    input wor id_31,
    input tri id_32,
    input tri1 id_33
);
  id_36(
      .id_0(1'b0), .id_1(1)
  );
  tri1 id_37;
  wire id_38;
  wire id_39;
  assign id_28 = id_37;
  assign id_39 = id_17;
  id_40 :
  assert property (@(posedge !1) 1)
  else;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
