

================================================================
== Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_282_4'
================================================================
* Date:           Thu May  8 10:10:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.697 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        2|     1923|  8.000 ns|  7.692 us|    2|  1923|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_282_4  |        0|     1921|         3|          1|          1|  0 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      16|      87|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_134_p2              |         +|   0|  0|  18|          11|           1|
    |icmp_ln282_fu_128_p2       |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          24|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1     |   9|          2|   11|         22|
    |imgGamma_blk_n           |   9|          2|    1|          2|
    |imgRgb_blk_n             |   9|          2|    1|          2|
    |x_fu_58                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |x_fu_58                           |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|imgRgb_dout              |   in|   30|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    5|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    5|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|                           imgRgb|       pointer|
|imgGamma_din             |  out|   30|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|    5|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|    5|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_full_n          |   in|    1|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_write           |  out|    1|     ap_fifo|                         imgGamma|       pointer|
|width_load_cast          |   in|   11|   ap_stable|                  width_load_cast|        scalar|
|lut_1_V_0_address0       |  out|   10|   ap_memory|                        lut_1_V_0|         array|
|lut_1_V_0_ce0            |  out|    1|   ap_memory|                        lut_1_V_0|         array|
|lut_1_V_0_q0             |   in|   10|   ap_memory|                        lut_1_V_0|         array|
|lut_2_V_0_address0       |  out|   10|   ap_memory|                        lut_2_V_0|         array|
|lut_2_V_0_ce0            |  out|    1|   ap_memory|                        lut_2_V_0|         array|
|lut_2_V_0_q0             |   in|   10|   ap_memory|                        lut_2_V_0|         array|
|lut_0_V_0_address0       |  out|   10|   ap_memory|                        lut_0_V_0|         array|
|lut_0_V_0_ce0            |  out|    1|   ap_memory|                        lut_0_V_0|         array|
|lut_0_V_0_q0             |   in|   10|   ap_memory|                        lut_0_V_0|         array|
+-------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgGamma, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%width_load_cast_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width_load_cast"   --->   Operation 9 'read' 'width_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc122"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_1 = load i11 %x" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:282]   --->   Operation 12 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln282 = icmp_eq  i11 %x_1, i11 %width_load_cast_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:282]   --->   Operation 13 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%x_2 = add i11 %x_1, i11 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:282]   --->   Operation 15 'add' 'x_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void %for.inc122.split, void %for.inc130.loopexit.exitStub" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:282]   --->   Operation 16 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln282 = store i11 %x_2, i11 %x" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:282]   --->   Operation 17 'store' 'store_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 18 [1/1] (1.46ns)   --->   "%imgRgb_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %imgRgb" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:288]   --->   Operation 18 'read' 'imgRgb_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%g_V = trunc i30 %imgRgb_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:288]   --->   Operation 19 'trunc' 'g_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%b_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %imgRgb_read, i32 10, i32 19" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:288]   --->   Operation 20 'partselect' 'b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %imgRgb_read, i32 20, i32 29" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:288]   --->   Operation 21 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i10 %g_V"   --->   Operation 22 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lut_1_V_0_addr = getelementptr i10 %lut_1_V_0, i64 0, i64 %zext_ln541" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:296]   --->   Operation 23 'getelementptr' 'lut_1_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.23ns)   --->   "%lut_1_V_0_load = load i10 %lut_1_V_0_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:296]   --->   Operation 24 'load' 'lut_1_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i10 %b_V"   --->   Operation 25 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lut_2_V_0_addr = getelementptr i10 %lut_2_V_0, i64 0, i64 %zext_ln541_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:297]   --->   Operation 26 'getelementptr' 'lut_2_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%lut_2_V_0_load = load i10 %lut_2_V_0_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:297]   --->   Operation 27 'load' 'lut_2_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i10 %r_V"   --->   Operation 28 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lut_0_V_0_addr = getelementptr i10 %lut_0_V_0, i64 0, i64 %zext_ln541_2" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:298]   --->   Operation 29 'getelementptr' 'lut_0_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.23ns)   --->   "%lut_0_V_0_load = load i10 %lut_0_V_0_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:298]   --->   Operation 30 'load' 'lut_0_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln282)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln286 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:286]   --->   Operation 31 'specpipeline' 'specpipeline_ln286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:258]   --->   Operation 32 'specloopname' 'specloopname_ln258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (1.23ns)   --->   "%lut_1_V_0_load = load i10 %lut_1_V_0_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:296]   --->   Operation 33 'load' 'lut_1_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/2] (1.23ns)   --->   "%lut_2_V_0_load = load i10 %lut_2_V_0_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:297]   --->   Operation 34 'load' 'lut_2_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 35 [1/2] (1.23ns)   --->   "%lut_0_V_0_load = load i10 %lut_0_V_0_addr" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:298]   --->   Operation 35 'load' 'lut_0_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %lut_0_V_0_load, i10 %lut_2_V_0_load, i10 %lut_1_V_0_load" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:300]   --->   Operation 36 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.46ns)   --->   "%write_ln300 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %imgGamma, i30 %p_0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:300]   --->   Operation 37 'write' 'write_ln300' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln282 = br void %for.inc122" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:282]   --->   Operation 38 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ imgRgb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lut_1_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lut_2_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lut_0_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgGamma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
width_load_cast_read  (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
x_1                   (load             ) [ 0000]
icmp_ln282            (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
x_2                   (add              ) [ 0000]
br_ln282              (br               ) [ 0000]
store_ln282           (store            ) [ 0000]
imgRgb_read           (read             ) [ 0000]
g_V                   (trunc            ) [ 0000]
b_V                   (partselect       ) [ 0000]
r_V                   (partselect       ) [ 0000]
zext_ln541            (zext             ) [ 0000]
lut_1_V_0_addr        (getelementptr    ) [ 0101]
zext_ln541_1          (zext             ) [ 0000]
lut_2_V_0_addr        (getelementptr    ) [ 0101]
zext_ln541_2          (zext             ) [ 0000]
lut_0_V_0_addr        (getelementptr    ) [ 0101]
specpipeline_ln286    (specpipeline     ) [ 0000]
specloopname_ln258    (specloopname     ) [ 0000]
lut_1_V_0_load        (load             ) [ 0000]
lut_2_V_0_load        (load             ) [ 0000]
lut_0_V_0_load        (load             ) [ 0000]
p_0                   (bitconcatenate   ) [ 0000]
write_ln300           (write            ) [ 0000]
br_ln282              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width_load_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_load_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgRgb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRgb"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut_1_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_1_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lut_2_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lut_0_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_0_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imgGamma">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgGamma"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="x_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="width_load_cast_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_load_cast_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="imgRgb_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="30" slack="0"/>
<pin id="70" dir="0" index="1" bw="30" slack="0"/>
<pin id="71" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgRgb_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln300_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="30" slack="0"/>
<pin id="77" dir="0" index="2" bw="30" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln300/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="lut_1_V_0_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="10" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_1_V_0_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_1_V_0_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lut_2_V_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_2_V_0_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_2_V_0_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="lut_0_V_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_0_V_0_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_0_V_0_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="x_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln282_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln282_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="g_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="30" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="g_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="b_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="30" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="0" index="3" bw="6" slack="0"/>
<pin id="154" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_V/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="30" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln541_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln541_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln541_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_0_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="30" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="0" index="3" bw="10" slack="0"/>
<pin id="189" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="x_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln282_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln282 "/>
</bind>
</comp>

<comp id="206" class="1005" name="lut_1_V_0_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="1"/>
<pin id="208" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_1_V_0_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="lut_2_V_0_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_2_V_0_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="lut_0_V_0_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_0_V_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="62" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="68" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="68" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="68" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="145" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="177"><net_src comp="149" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="182"><net_src comp="159" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="114" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="101" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="88" pin="3"/><net_sink comp="184" pin=3"/></net>

<net id="194"><net_src comp="184" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="198"><net_src comp="58" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="205"><net_src comp="128" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="81" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="214"><net_src comp="94" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="219"><net_src comp="107" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgRgb | {}
	Port: imgGamma | {3 }
 - Input state : 
	Port: Gamma_Pipeline_VITIS_LOOP_282_4 : width_load_cast | {1 }
	Port: Gamma_Pipeline_VITIS_LOOP_282_4 : imgRgb | {2 }
	Port: Gamma_Pipeline_VITIS_LOOP_282_4 : lut_1_V_0 | {2 3 }
	Port: Gamma_Pipeline_VITIS_LOOP_282_4 : lut_2_V_0 | {2 3 }
	Port: Gamma_Pipeline_VITIS_LOOP_282_4 : lut_0_V_0 | {2 3 }
	Port: Gamma_Pipeline_VITIS_LOOP_282_4 : imgGamma | {}
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln282 : 2
		x_2 : 2
		br_ln282 : 3
		store_ln282 : 3
	State 2
		zext_ln541 : 1
		lut_1_V_0_addr : 2
		lut_1_V_0_load : 3
		zext_ln541_1 : 1
		lut_2_V_0_addr : 2
		lut_2_V_0_load : 3
		zext_ln541_2 : 1
		lut_0_V_0_addr : 2
		lut_0_V_0_load : 3
	State 3
		p_0 : 1
		write_ln300 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |            x_2_fu_134           |    0    |    18   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln282_fu_128        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|   read   | width_load_cast_read_read_fu_62 |    0    |    0    |
|          |      imgRgb_read_read_fu_68     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln300_write_fu_74     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |            g_V_fu_145           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|            b_V_fu_149           |    0    |    0    |
|          |            r_V_fu_159           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln541_fu_169        |    0    |    0    |
|   zext   |       zext_ln541_1_fu_174       |    0    |    0    |
|          |       zext_ln541_2_fu_179       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            p_0_fu_184           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    29   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln282_reg_202  |    1   |
|lut_0_V_0_addr_reg_216|   10   |
|lut_1_V_0_addr_reg_206|   10   |
|lut_2_V_0_addr_reg_211|   10   |
|       x_reg_195      |   11   |
+----------------------+--------+
|         Total        |   42   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   42   |   56   |
+-----------+--------+--------+--------+
