<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › c6x › platforms › cache.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2011 Texas Instruments Incorporated</span>
<span class="cm"> *  Author: Mark Salter &lt;msalter@redhat.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/cache.h&gt;</span>
<span class="cp">#include &lt;asm/soc.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Internal Memory Control Registers for caches</span>
<span class="cm"> */</span>
<span class="cp">#define IMCR_CCFG	  0x0000</span>
<span class="cp">#define IMCR_L1PCFG	  0x0020</span>
<span class="cp">#define IMCR_L1PCC	  0x0024</span>
<span class="cp">#define IMCR_L1DCFG	  0x0040</span>
<span class="cp">#define IMCR_L1DCC	  0x0044</span>
<span class="cp">#define IMCR_L2ALLOC0	  0x2000</span>
<span class="cp">#define IMCR_L2ALLOC1	  0x2004</span>
<span class="cp">#define IMCR_L2ALLOC2	  0x2008</span>
<span class="cp">#define IMCR_L2ALLOC3	  0x200c</span>
<span class="cp">#define IMCR_L2WBAR	  0x4000</span>
<span class="cp">#define IMCR_L2WWC	  0x4004</span>
<span class="cp">#define IMCR_L2WIBAR	  0x4010</span>
<span class="cp">#define IMCR_L2WIWC	  0x4014</span>
<span class="cp">#define IMCR_L2IBAR	  0x4018</span>
<span class="cp">#define IMCR_L2IWC	  0x401c</span>
<span class="cp">#define IMCR_L1PIBAR	  0x4020</span>
<span class="cp">#define IMCR_L1PIWC	  0x4024</span>
<span class="cp">#define IMCR_L1DWIBAR	  0x4030</span>
<span class="cp">#define IMCR_L1DWIWC	  0x4034</span>
<span class="cp">#define IMCR_L1DWBAR	  0x4040</span>
<span class="cp">#define IMCR_L1DWWC	  0x4044</span>
<span class="cp">#define IMCR_L1DIBAR	  0x4048</span>
<span class="cp">#define IMCR_L1DIWC	  0x404c</span>
<span class="cp">#define IMCR_L2WB	  0x5000</span>
<span class="cp">#define IMCR_L2WBINV	  0x5004</span>
<span class="cp">#define IMCR_L2INV	  0x5008</span>
<span class="cp">#define IMCR_L1PINV	  0x5028</span>
<span class="cp">#define IMCR_L1DWB	  0x5040</span>
<span class="cp">#define IMCR_L1DWBINV	  0x5044</span>
<span class="cp">#define IMCR_L1DINV	  0x5048</span>
<span class="cp">#define IMCR_MAR_BASE	  0x8000</span>
<span class="cp">#define IMCR_MAR96_111	  0x8180</span>
<span class="cp">#define IMCR_MAR128_191   0x8200</span>
<span class="cp">#define IMCR_MAR224_239   0x8380</span>
<span class="cp">#define IMCR_L2MPFAR	  0xa000</span>
<span class="cp">#define IMCR_L2MPFSR	  0xa004</span>
<span class="cp">#define IMCR_L2MPFCR	  0xa008</span>
<span class="cp">#define IMCR_L2MPLK0	  0xa100</span>
<span class="cp">#define IMCR_L2MPLK1	  0xa104</span>
<span class="cp">#define IMCR_L2MPLK2	  0xa108</span>
<span class="cp">#define IMCR_L2MPLK3	  0xa10c</span>
<span class="cp">#define IMCR_L2MPLKCMD	  0xa110</span>
<span class="cp">#define IMCR_L2MPLKSTAT   0xa114</span>
<span class="cp">#define IMCR_L2MPPA_BASE  0xa200</span>
<span class="cp">#define IMCR_L1PMPFAR	  0xa400</span>
<span class="cp">#define IMCR_L1PMPFSR	  0xa404</span>
<span class="cp">#define IMCR_L1PMPFCR	  0xa408</span>
<span class="cp">#define IMCR_L1PMPLK0	  0xa500</span>
<span class="cp">#define IMCR_L1PMPLK1	  0xa504</span>
<span class="cp">#define IMCR_L1PMPLK2	  0xa508</span>
<span class="cp">#define IMCR_L1PMPLK3	  0xa50c</span>
<span class="cp">#define IMCR_L1PMPLKCMD   0xa510</span>
<span class="cp">#define IMCR_L1PMPLKSTAT  0xa514</span>
<span class="cp">#define IMCR_L1PMPPA_BASE 0xa600</span>
<span class="cp">#define IMCR_L1DMPFAR	  0xac00</span>
<span class="cp">#define IMCR_L1DMPFSR	  0xac04</span>
<span class="cp">#define IMCR_L1DMPFCR	  0xac08</span>
<span class="cp">#define IMCR_L1DMPLK0	  0xad00</span>
<span class="cp">#define IMCR_L1DMPLK1	  0xad04</span>
<span class="cp">#define IMCR_L1DMPLK2	  0xad08</span>
<span class="cp">#define IMCR_L1DMPLK3	  0xad0c</span>
<span class="cp">#define IMCR_L1DMPLKCMD   0xad10</span>
<span class="cp">#define IMCR_L1DMPLKSTAT  0xad14</span>
<span class="cp">#define IMCR_L1DMPPA_BASE 0xae00</span>
<span class="cp">#define IMCR_L2PDWAKE0	  0xc040</span>
<span class="cp">#define IMCR_L2PDWAKE1	  0xc044</span>
<span class="cp">#define IMCR_L2PDSLEEP0   0xc050</span>
<span class="cp">#define IMCR_L2PDSLEEP1   0xc054</span>
<span class="cp">#define IMCR_L2PDSTAT0	  0xc060</span>
<span class="cp">#define IMCR_L2PDSTAT1	  0xc064</span>

<span class="cm">/*</span>
<span class="cm"> * CCFG register values and bits</span>
<span class="cm"> */</span>
<span class="cp">#define L2MODE_0K_CACHE   0x0</span>
<span class="cp">#define L2MODE_32K_CACHE  0x1</span>
<span class="cp">#define L2MODE_64K_CACHE  0x2</span>
<span class="cp">#define L2MODE_128K_CACHE 0x3</span>
<span class="cp">#define L2MODE_256K_CACHE 0x7</span>

<span class="cp">#define L2PRIO_URGENT     0x0</span>
<span class="cp">#define L2PRIO_HIGH       0x1</span>
<span class="cp">#define L2PRIO_MEDIUM     0x2</span>
<span class="cp">#define L2PRIO_LOW        0x3</span>

<span class="cp">#define CCFG_ID           0x100   </span><span class="cm">/* Invalidate L1P bit */</span><span class="cp"></span>
<span class="cp">#define CCFG_IP           0x200   </span><span class="cm">/* Invalidate L1D bit */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cache_base</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * L1 &amp; L2 caches generic functions</span>
<span class="cm"> */</span>
<span class="cp">#define imcr_get(reg) soc_readl(cache_base + (reg))</span>
<span class="cp">#define imcr_set(reg, value) \</span>
<span class="cp">do {								\</span>
<span class="cp">	soc_writel((value), cache_base + (reg));		\</span>
<span class="cp">	soc_readl(cache_base + (reg));				\</span>
<span class="cp">} while (0)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cache_block_operation_wait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wc_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Wait for completion */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">wc_reg</span><span class="p">))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">cache_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Generic function to perform a block cache operation as</span>
<span class="cm"> * invalidate or writeback/invalidate</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cache_block_operation</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">start</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">end</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bar_reg</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wc_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wcnt</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">L2_CACHE_ALIGN_CNT</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">)</span>
		 <span class="o">-</span> <span class="n">L2_CACHE_ALIGN_LOW</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">start</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">wcnt</span><span class="p">;</span> <span class="n">wcnt</span> <span class="o">-=</span> <span class="n">wc</span><span class="p">,</span> <span class="n">start</span> <span class="o">+=</span> <span class="n">wc</span><span class="p">)</span> <span class="p">{</span>
<span class="nl">loop:</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cache_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * If another cache operation is occuring</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">wc_reg</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cache_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

			<span class="cm">/* Wait for previous operation completion */</span>
			<span class="n">cache_block_operation_wait</span><span class="p">(</span><span class="n">wc_reg</span><span class="p">);</span>

			<span class="cm">/* Try again */</span>
			<span class="k">goto</span> <span class="n">loop</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">imcr_set</span><span class="p">(</span><span class="n">bar_reg</span><span class="p">,</span> <span class="n">L2_CACHE_ALIGN_LOW</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">start</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">wcnt</span> <span class="o">&gt;</span> <span class="mh">0xffff</span><span class="p">)</span>
			<span class="n">wc</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">wc</span> <span class="o">=</span> <span class="n">wcnt</span><span class="p">;</span>

		<span class="cm">/* Set word count value in the WC register */</span>
		<span class="n">imcr_set</span><span class="p">(</span><span class="n">wc_reg</span><span class="p">,</span> <span class="n">wc</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cache_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="cm">/* Wait for completion */</span>
		<span class="n">cache_block_operation_wait</span><span class="p">(</span><span class="n">wc_reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cache_block_operation_nowait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">start</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">end</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bar_reg</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wc_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wcnt</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">L2_CACHE_ALIGN_CNT</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">end</span><span class="p">)</span>
		 <span class="o">-</span> <span class="n">L2_CACHE_ALIGN_LOW</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">start</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">wcnt</span><span class="p">;</span> <span class="n">wcnt</span> <span class="o">-=</span> <span class="n">wc</span><span class="p">,</span> <span class="n">start</span> <span class="o">+=</span> <span class="n">wc</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cache_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">imcr_set</span><span class="p">(</span><span class="n">bar_reg</span><span class="p">,</span> <span class="n">L2_CACHE_ALIGN_LOW</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">start</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">wcnt</span> <span class="o">&gt;</span> <span class="mh">0xffff</span><span class="p">)</span>
			<span class="n">wc</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">wc</span> <span class="o">=</span> <span class="n">wcnt</span><span class="p">;</span>

		<span class="cm">/* Set word count value in the WC register */</span>
		<span class="n">imcr_set</span><span class="p">(</span><span class="n">wc_reg</span><span class="p">,</span> <span class="n">wc</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cache_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="cm">/* Don&#39;t wait for completion on last cache operation */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wcnt</span> <span class="o">&gt;</span> <span class="mh">0xffff</span><span class="p">)</span>
			<span class="n">cache_block_operation_wait</span><span class="p">(</span><span class="n">wc_reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * L1 caches management</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Disable L1 caches</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L1_cache_off</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1PCFG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">dummy</span> <span class="o">=</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1PCFG</span><span class="p">);</span>

	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1DCFG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">dummy</span> <span class="o">=</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1DCFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable L1 caches</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L1_cache_on</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1PCFG</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">dummy</span> <span class="o">=</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1PCFG</span><span class="p">);</span>

	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1DCFG</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">dummy</span> <span class="o">=</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1DCFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  L1P global-invalidate all</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L1P_cache_global_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1PINV</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1PINV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  L1D global-invalidate all</span>
<span class="cm"> *</span>
<span class="cm"> * Warning: this operation causes all updated data in L1D to</span>
<span class="cm"> * be discarded rather than written back to the lower levels of</span>
<span class="cm"> * memory</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L1D_cache_global_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1DINV</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1DINV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L1D_cache_global_writeback</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1DWB</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1DWB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L1D_cache_global_writeback_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L1DWBINV</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L1DWBINV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * L2 caches management</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Set L2 operation mode</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L2_cache_set_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccfg</span> <span class="o">=</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_CCFG</span><span class="p">);</span>

	<span class="cm">/* Clear and set the L2MODE bits in CCFG */</span>
	<span class="n">ccfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">ccfg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_CCFG</span><span class="p">,</span> <span class="n">ccfg</span><span class="p">);</span>
	<span class="n">ccfg</span> <span class="o">=</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_CCFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  L2 global-writeback and global-invalidate all</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L2_cache_global_writeback_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L2WBINV</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L2WBINV</span><span class="p">))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  L2 global-writeback all</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L2_cache_global_writeback</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">imcr_set</span><span class="p">(</span><span class="n">IMCR_L2WB</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">imcr_get</span><span class="p">(</span><span class="n">IMCR_L2WB</span><span class="p">))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Cacheability controls</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">enable_caching</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mar</span> <span class="o">=</span> <span class="n">IMCR_MAR_BASE</span> <span class="o">+</span> <span class="p">((</span><span class="n">start</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mar_e</span> <span class="o">=</span> <span class="n">IMCR_MAR_BASE</span> <span class="o">+</span> <span class="p">((</span><span class="n">end</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">mar</span> <span class="o">&lt;=</span> <span class="n">mar_e</span><span class="p">;</span> <span class="n">mar</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">imcr_set</span><span class="p">(</span><span class="n">mar</span><span class="p">,</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">mar</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">disable_caching</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mar</span> <span class="o">=</span> <span class="n">IMCR_MAR_BASE</span> <span class="o">+</span> <span class="p">((</span><span class="n">start</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mar_e</span> <span class="o">=</span> <span class="n">IMCR_MAR_BASE</span> <span class="o">+</span> <span class="p">((</span><span class="n">end</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">mar</span> <span class="o">&lt;=</span> <span class="n">mar_e</span><span class="p">;</span> <span class="n">mar</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">imcr_set</span><span class="p">(</span><span class="n">mar</span><span class="p">,</span> <span class="n">imcr_get</span><span class="p">(</span><span class="n">mar</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> *  L1 block operations</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L1P_cache_block_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
			      <span class="n">IMCR_L1PIBAR</span><span class="p">,</span> <span class="n">IMCR_L1PIWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L1D_cache_block_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
			      <span class="n">IMCR_L1DIBAR</span><span class="p">,</span> <span class="n">IMCR_L1DIWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L1D_cache_block_writeback_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
			      <span class="n">IMCR_L1DWIBAR</span><span class="p">,</span> <span class="n">IMCR_L1DWIWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L1D_cache_block_writeback</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
			      <span class="n">IMCR_L1DWBAR</span><span class="p">,</span> <span class="n">IMCR_L1DWWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  L2 block operations</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">L2_cache_block_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
			      <span class="n">IMCR_L2IBAR</span><span class="p">,</span> <span class="n">IMCR_L2IWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L2_cache_block_writeback</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
			      <span class="n">IMCR_L2WBAR</span><span class="p">,</span> <span class="n">IMCR_L2WWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L2_cache_block_writeback_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
			      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
			      <span class="n">IMCR_L2WIBAR</span><span class="p">,</span> <span class="n">IMCR_L2WIWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L2_cache_block_invalidate_nowait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation_nowait</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
				     <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
				     <span class="n">IMCR_L2IBAR</span><span class="p">,</span> <span class="n">IMCR_L2IWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L2_cache_block_writeback_nowait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation_nowait</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
				     <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
				     <span class="n">IMCR_L2WBAR</span><span class="p">,</span> <span class="n">IMCR_L2WWC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">L2_cache_block_writeback_invalidate_nowait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span>
						<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cache_block_operation_nowait</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">start</span><span class="p">,</span>
				     <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">end</span><span class="p">,</span>
				     <span class="n">IMCR_L2WIBAR</span><span class="p">,</span> <span class="n">IMCR_L2WIWC</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * L1 and L2 caches configuration</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">c6x_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ti,c64x+cache&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cache_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">of_node_put</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cache_base</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Set L2 caches on the the whole L2 SRAM memory */</span>
	<span class="n">L2_cache_set_mode</span><span class="p">(</span><span class="n">L2MODE_SIZE</span><span class="p">);</span>

	<span class="cm">/* Enable L1 */</span>
	<span class="n">L1_cache_on</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
