{
  "Top": "gcnconv_kernel",
  "RtlTop": "gcnconv_kernel_gcnconv_kernel",
  "RtlPrefix": "gcnconv_kernel_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=xocc",
      "config_export -vivado_optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_export -format=ip_catalog",
      "config_export -ipname=gcnconv_kernel",
      "config_compile -pipeline_loops=64",
      "config_compile -name_max_length=256",
      "config_compile -unsafe_math_optimizations=1",
      "config_schedule -enable_dsp_full_reg=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -module_auto_prefix=1",
      "config_rtl -kernel_profile=1",
      "config_interface -m_axi_addr64=1",
      "config_dataflow -strict_mode=warning",
      "config_debug -enable=1"
    ]},
  "Args": {
    "x": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "merlin_uint_512",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "unsigned",
            "dataWidth": "8",
            "arraySizes": ["64"],
            "interfaceRef": "m_axi_gmem",
            "bitMap": "511:0",
            "structImpl": "field",
            "dataPack": true
          }}
      }
    },
    "weight": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "merlin_uint_512",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "unsigned",
            "dataWidth": "8",
            "arraySizes": ["64"],
            "interfaceRef": "m_axi_gmem",
            "bitMap": "511:0",
            "structImpl": "field",
            "dataPack": true
          }}
      }
    },
    "edge_index": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "8",
        "arraySizes": ["216730"],
        "interfaceRef": "m_axi_gmem"
      }
    },
    "result": {
      "index": "3",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "merlin_uint_512",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "unsigned",
            "dataWidth": "8",
            "arraySizes": ["64"],
            "interfaceRef": "m_axi_gmem",
            "bitMap": "511:0",
            "structImpl": "field",
            "dataPack": true
          }}
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1118936106",
    "Uncertainty": "1.08"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gcnconv_kernel",
    "Version": "1.0",
    "DisplayName": "Gcnconv_kernel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["\/home\/centos\/CS_259\/Project\/GCN_FPGA\/src\/merlin\/.merlin_prj\/run\/implement\/exec\/hls\/__merlinkernel_gcnconv_kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_control_s_axi.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_deg_inv_sqrt.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_edge_index_buf_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_edge_index_buf_2.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_edge_index_buf_3.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_frsqrt_32ns_32ns_32_13_full_dsp_1.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_gmem_m_axi.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_mux_832_32_1_1.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_weight_buf_0_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_x_buf_0_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_x_buf_0_4.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel_x_mul_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_merlin_memcpy_0_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_merlin_memcpy_1_0_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_merlin_memcpy_2_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_merlin_memcpy_3_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_merlin_memcpy_4_0.vhd",
      "impl\/vhdl\/gcnconv_kernel_gcnconv_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_control_s_axi.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_deg_inv_sqrt.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_edge_index_buf_0.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_edge_index_buf_2.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_edge_index_buf_3.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_frsqrt_32ns_32ns_32_13_full_dsp_1.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_gmem_m_axi.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_mux_832_32_1_1.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_weight_buf_0_0.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_x_buf_0_0.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_x_buf_0_4.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel_x_mul_0.v",
      "impl\/verilog\/gcnconv_kernel_merlin_memcpy_0_0.v",
      "impl\/verilog\/gcnconv_kernel_merlin_memcpy_1_0_0.v",
      "impl\/verilog\/gcnconv_kernel_merlin_memcpy_2_0.v",
      "impl\/verilog\/gcnconv_kernel_merlin_memcpy_3_0.v",
      "impl\/verilog\/gcnconv_kernel_merlin_memcpy_4_0.v",
      "impl\/verilog\/gcnconv_kernel_gcnconv_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/data\/gcnconv_kernel_gcnconv_kernel.mdd",
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/data\/gcnconv_kernel_gcnconv_kernel.tcl",
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/src\/xgcnconv_kernel_gcnconv_kernel.c",
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/src\/xgcnconv_kernel_gcnconv_kernel.h",
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/src\/xgcnconv_kernel_gcnconv_kernel_hw.h",
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/src\/xgcnconv_kernel_gcnconv_kernel_linux.c",
      "impl\/misc\/drivers\/gcnconv_kernel_gcnconv_kernel_v1_0\/src\/xgcnconv_kernel_gcnconv_kernel_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/gcnconv_kernel_gcnconv_kernel_ap_fadd_5_full_dsp_32_ip.tcl",
      "impl\/misc\/gcnconv_kernel_gcnconv_kernel_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/gcnconv_kernel_gcnconv_kernel_ap_frsqrt_11_full_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/centos\/CS_259\/Project\/GCN_FPGA\/src\/merlin\/.merlin_prj\/run\/implement\/exec\/hls\/_x\/gcnconv_kernel\/gcnconv_kernel\/gcnconv_kernel\/solution\/.autopilot\/db\/gcnconv_kernel.design.xml",
    "DebugDir": "\/home\/centos\/CS_259\/Project\/GCN_FPGA\/src\/merlin\/.merlin_prj\/run\/implement\/exec\/hls\/_x\/gcnconv_kernel\/gcnconv_kernel\/gcnconv_kernel\/solution\/.debug",
    "ProtoInst": ["\/home\/centos\/CS_259\/Project\/GCN_FPGA\/src\/merlin\/.merlin_prj\/run\/implement\/exec\/hls\/_x\/gcnconv_kernel\/gcnconv_kernel\/gcnconv_kernel\/solution\/.debug\/gcnconv_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "gcnconv_kernel_gcnconv_kernel_ap_fadd_5_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gcnconv_kernel_gcnconv_kernel_ap_fadd_5_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "gcnconv_kernel_gcnconv_kernel_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gcnconv_kernel_gcnconv_kernel_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "gcnconv_kernel_gcnconv_kernel_ap_frsqrt_11_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gcnconv_kernel_gcnconv_kernel_ap_frsqrt_11_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Rec_Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "event_done": {
      "type": "data",
      "dir": "out",
      "width": "",
      "ctype": {"DATA": {"Type": "bool"}},
      "bundle_name": "event_done",
      "bundle_role": "default"
    },
    "event_start": {
      "type": "data",
      "dir": "out",
      "width": "",
      "ctype": {"DATA": {"Type": "bool"}},
      "bundle_name": "event_start",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "512",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "512"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "512"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_control",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "512",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "512",
        "WID": "1",
        "WSTRB": "64",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "x_data_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of x_data",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x_data",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of x_data"
            }]
        },
        {
          "offset": "0x14",
          "name": "x_data_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of x_data",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x_data",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of x_data"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weight_data_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of weight_data",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_data",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of weight_data"
            }]
        },
        {
          "offset": "0x20",
          "name": "weight_data_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of weight_data",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_data",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of weight_data"
            }]
        },
        {
          "offset": "0x28",
          "name": "edge_index_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of edge_index",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_index",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of edge_index"
            }]
        },
        {
          "offset": "0x2c",
          "name": "edge_index_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of edge_index",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_index",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of edge_index"
            }]
        },
        {
          "offset": "0x34",
          "name": "result_data_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of result_data",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "result_data",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of result_data"
            }]
        },
        {
          "offset": "0x38",
          "name": "result_data_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of result_data",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "result_data",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of result_data"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "event_done": {
      "dir": "out",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "event_start": {
      "dir": "out",
      "width": "1"
    },
    "stall_start_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gcnconv_kernel",
      "Instances": [
        {
          "ModuleName": "merlin_memcpy_1_0_0",
          "InstanceName": "grp_merlin_memcpy_1_0_0_fu_2470"
        },
        {
          "ModuleName": "merlin_memcpy_0_0",
          "InstanceName": "grp_merlin_memcpy_0_0_fu_2478"
        },
        {
          "ModuleName": "merlin_memcpy_3_0",
          "InstanceName": "grp_merlin_memcpy_3_0_fu_2486"
        },
        {
          "ModuleName": "merlin_memcpy_4_0",
          "InstanceName": "grp_merlin_memcpy_4_0_fu_2494"
        },
        {
          "ModuleName": "merlin_memcpy_2_0",
          "InstanceName": "grp_merlin_memcpy_2_0_fu_2502"
        }
      ]
    },
    "Info": {
      "merlin_memcpy_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merlin_memcpy_1_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merlin_memcpy_2_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merlin_memcpy_3_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merlin_memcpy_4_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gcnconv_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "merlin_memcpy_0_0": {
        "Latency": {
          "LatencyBest": "128092",
          "LatencyAvg": "128092",
          "LatencyWorst": "128092",
          "PipelineII": "128092",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "merlinL0",
            "TripCount": "128082",
            "Latency": "128090",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "816",
          "LUT": "2554",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "merlin_memcpy_1_0_0": {
        "Latency": {
          "LatencyBest": "1921232",
          "LatencyAvg": "1921232",
          "LatencyWorst": "1921232",
          "PipelineII": "1921232",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "merlinL1",
            "TripCount": "128082",
            "Latency": "1921230",
            "PipelineII": "15",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "1232",
          "LUT": "6269",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "merlin_memcpy_2_0": {
        "Latency": {
          "LatencyBest": "108375",
          "LatencyAvg": "108375",
          "LatencyWorst": "108375",
          "PipelineII": "108375",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "merlinL2",
            "TripCount": "108365",
            "Latency": "108373",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "747",
          "LUT": "2424",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "merlin_memcpy_3_0": {
        "Latency": {
          "LatencyBest": "216740",
          "LatencyAvg": "216740",
          "LatencyWorst": "216740",
          "PipelineII": "216740",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "merlinL3",
            "TripCount": "216730",
            "Latency": "216738",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "749",
          "LUT": "2425",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "merlin_memcpy_4_0": {
        "Latency": {
          "LatencyBest": "216740",
          "LatencyAvg": "216740",
          "LatencyWorst": "216740",
          "PipelineII": "216740",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "merlinL4",
            "TripCount": "216730",
            "Latency": "216738",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "749",
          "LUT": "2425",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "gcnconv_kernel": {
        "Latency": {
          "LatencyBest": "1118936106",
          "LatencyAvg": "",
          "LatencyWorst": "1119291012",
          "PipelineIIMin": "1118936107",
          "PipelineIIMax": "1119291013",
          "PipelineII": "1118936107 ~ 1119291013",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [
          {
            "Name": "L2",
            "TripCount": "500",
            "Latency": "501",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "matrixumului0",
            "TripCount": "19717",
            "LatencyMin": "1112728895",
            "LatencyMax": "1113083801",
            "Latency": "1112728895 ~ 1113083801",
            "PipelineII": "",
            "PipelineDepthMin": "56435",
            "PipelineDepthMax": "56453",
            "PipelineDepth": "56435 ~ 56453",
            "Loops": [
              {
                "Name": "L2",
                "TripCount": "",
                "LatencyMin": "287",
                "LatencyMax": "305",
                "Latency": "287 ~ 305",
                "PipelineII": "9",
                "PipelineDepth": "18"
              },
              {
                "Name": "matrixumuluj0",
                "TripCount": "16",
                "Latency": "56144",
                "PipelineII": "",
                "PipelineDepth": "3509",
                "Loops": [{
                    "Name": "matrixumuluk0",
                    "TripCount": "500",
                    "Latency": "3505",
                    "PipelineII": "7",
                    "PipelineDepth": "13"
                  }]
              }
            ]
          },
          {
            "Name": "assignuindexui0",
            "TripCount": "19717",
            "Latency": "19717",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "assignuweight0",
            "TripCount": "108365",
            "Latency": "108365",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "incudegree0",
            "TripCount": "108365",
            "Latency": "1083650",
            "PipelineII": "10",
            "PipelineDepth": "11"
          },
          {
            "Name": "invert",
            "TripCount": "19717",
            "Latency": "19731",
            "PipelineII": "1",
            "PipelineDepth": "16"
          },
          {
            "Name": "assignunorm0",
            "TripCount": "108365",
            "Latency": "108375",
            "PipelineII": "1",
            "PipelineDepth": "12"
          },
          {
            "Name": "calcuresultui0",
            "TripCount": "108365",
            "Latency": "2275666",
            "PipelineII": "21",
            "PipelineDepth": "23"
          }
        ],
        "Area": {
          "BRAM_18K": "2462",
          "DSP48E": "53",
          "FF": "19431",
          "LUT": "27513",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "xocc",
    "ProfileOption": "0",
    "ProfileType": "stall",
    "XO": "",
    "KernelName": "gcnconv_kernel",
    "EnableXoSwEmu": "1",
    "KernelData": {
      "preferredWorkGroupSizeMultiple": "1",
      "workGroupSize": "1",
      "interrupt": "true",
      "debug": "true",
      "compileOptions": "-DXILINX -I \/home\/centos\/CS_259\/Project\/GCN_FPGA\/src\/merlin -I \/home\/centos\/CS_259\/Project\/GCN_FPGA\/src\/merlin -I \/opt\/merlin\/mars-gen\/lib\/merlin -I \/home\/centos\/CS_259\/Project\/GCN_FPGA\/src\/merlin\/.merlin_prj\/run\/implement\/exec\/hls",
      "name": "gcnconv_kernel",
      "vlnv": "xilinx.com:hls:gcnconv_kernel:1.0"
    },
    "compileWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "maxWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "Args": [
      {
        "id": "0",
        "name": "x",
        "addressQualifier": "1",
        "port": "M_AXI_GMEM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x10",
        "size": "0x8",
        "type": "merlin_uint_512*"
      },
      {
        "id": "1",
        "name": "weight",
        "addressQualifier": "1",
        "port": "M_AXI_GMEM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x1C",
        "size": "0x8",
        "type": "merlin_uint_512*"
      },
      {
        "id": "2",
        "name": "edge_index",
        "addressQualifier": "1",
        "port": "M_AXI_GMEM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x28",
        "size": "0x8",
        "type": "int*"
      },
      {
        "id": "3",
        "name": "result",
        "addressQualifier": "1",
        "port": "M_AXI_GMEM",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x34",
        "size": "0x8",
        "type": "merlin_uint_512*"
      }
    ],
    "Ports": [
      {
        "name": "M_AXI_GMEM",
        "portType": "addressable",
        "mode": "master",
        "base": "0x0",
        "range": "0xFFFFFFFF",
        "dataWidth": "512"
      },
      {
        "name": "S_AXI_CONTROL",
        "portType": "addressable",
        "mode": "slave",
        "base": "0x0",
        "range": "0x1000",
        "dataWidth": "32"
      }
    ]
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-12-12 01:07:49 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1.op"
  }
}
