
---------- Begin Simulation Statistics ----------
final_tick                                  137611000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26072                       # Simulator instruction rate (inst/s)
host_mem_usage                                4364000                       # Number of bytes of host memory used
host_op_rate                                    51012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.29                       # Real time elapsed on the host
host_tick_rate                              106829874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       33581                       # Number of instructions simulated
sim_ops                                         65709                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000138                       # Number of seconds simulated
sim_ticks                                   137611000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9407                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1369                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8999                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2360                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9407                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7047                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11147                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     910                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1142                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     39447                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    21495                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1509                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7560                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3025                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           22264                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                33581                       # Number of instructions committed
system.cpu.commit.committedOps                  65709                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        82993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.791741                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.870205                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        64189     77.34%     77.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4906      5.91%     83.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3227      3.89%     87.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4144      4.99%     92.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1444      1.74%     93.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          846      1.02%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          773      0.93%     95.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          439      0.53%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3025      3.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        82993                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2888                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  636                       # Number of function calls committed.
system.cpu.commit.int_insts                     63337                       # Number of committed integer instructions.
system.cpu.commit.loads                          8207                       # Number of loads committed
system.cpu.commit.membars                           6                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          167      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            50404     76.71%     76.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             109      0.17%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              161      0.25%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             31      0.05%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.57%     77.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             226      0.34%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             332      0.51%     78.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            477      0.73%     79.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.28%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8007     12.19%     92.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4592      6.99%     99.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          200      0.30%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          443      0.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             65709                       # Class of committed instruction
system.cpu.commit.refs                          13242                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       33581                       # Number of Instructions Simulated
system.cpu.committedOps                         65709                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.195795                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.195795                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 11416                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  94075                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    59697                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     13741                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1520                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   582                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9823                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            71                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5745                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.fetch.Branches                       11147                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6679                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         22132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1078                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          49069                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           915                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3040                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.040502                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              62209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3270                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.178288                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              86956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.113586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.626342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    72024     82.83%     82.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      956      1.10%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      595      0.68%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      869      1.00%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      737      0.85%     86.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      924      1.06%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      773      0.89%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      750      0.86%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     9328     10.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                86956                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5464                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2347                       # number of floating regfile writes
system.cpu.idleCycles                          188267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1848                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8658                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.288780                       # Inst execution rate
system.cpu.iew.exec_refs                        15599                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5743                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2627                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10908                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                67                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6709                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               87965                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9856                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2059                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 79479                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   873                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1520                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   883                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1473                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2701                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1674                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1710                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            138                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     81993                       # num instructions consuming a value
system.cpu.iew.wb_count                         78328                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656568                       # average fanout of values written-back
system.cpu.iew.wb_producers                     53834                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.284598                       # insts written-back per cycle
system.cpu.iew.wb_sent                          78789                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   110360                       # number of integer regfile reads
system.cpu.int_regfile_writes                   61598                       # number of integer regfile writes
system.cpu.ipc                               0.122014                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.122014                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               674      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 62747     76.95%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  111      0.14%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   166      0.20%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.04%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.46%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  238      0.29%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  332      0.41%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 477      0.59%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.23%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9908     12.15%     92.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5453      6.69%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             335      0.41%     99.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            499      0.61%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  81538                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3151                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6254                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2956                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3538                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         536                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006574                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     441     82.28%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      1.87%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      1.31%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      1.12%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     45      8.40%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      0.19%     95.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      1.31%     96.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      3.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  78249                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             244440                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        75372                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            106694                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      87840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     81538                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 125                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           22255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             85                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         86956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.937693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.901086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               63704     73.26%     73.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5738      6.60%     79.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3715      4.27%     84.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2899      3.33%     87.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3190      3.67%     91.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2517      2.89%     94.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2979      3.43%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1258      1.45%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 956      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           86956                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.296262                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6840                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           211                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               549                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               81                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10908                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6709                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   34717                       # number of misc regfile reads
system.cpu.numCycles                           275223                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3742                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 71937                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    194                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    60090                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    552                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                227676                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  91872                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              100033                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     13870                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4781                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1520                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5634                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28096                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5629                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           132745                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2100                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 64                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2048                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             63                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       167941                       # The number of ROB reads
system.cpu.rob.rob_writes                      179962                       # The number of ROB writes
system.cpu.timesIdled                            2031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2636                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadExReq               118                       # Transaction distribution
system.membus.trans_dist::ReadExResp              118                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           161                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       338432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       338432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        18496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        18496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  356928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2933                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001364                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036911                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2929     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2933                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16395500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13915250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1495250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         169728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             187584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       169728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        169728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 10                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1233389773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         129757069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1363146841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1233389773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1233389773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4650791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4650791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4650791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1233389773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        129757069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1367797632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000037761750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7227                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2210                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2642                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    493                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   266                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              294                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30747250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                76478500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12606.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31356.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2642                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    499.728926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   329.576975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.732264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          110     18.18%     18.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          100     16.53%     34.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           63     10.41%     45.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67     11.07%     56.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      7.27%     63.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      2.98%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      4.79%     71.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      4.46%     75.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          147     24.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          605                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.779310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.012652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.084283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              5      3.45%      3.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            71     48.97%     52.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            51     35.17%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23             7      4.83%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             4      2.76%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             3      2.07%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             2      1.38%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.209557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              132     91.03%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.07%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      2.76%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.07%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.38%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 156096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  150592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  187648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               169088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1134.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1094.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1363.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1228.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     137606000                       # Total gap between requests
system.mem_ctrls.avgGap                      24687.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       138304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       150592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1005035934.627319097519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 129291989.739192366600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1094331121.785322427750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2642                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     67540250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8938250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3353453750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25458.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32036.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1269286.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2013480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1039830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9417660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            6765120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         61723590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           864960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           92273520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        670.538838                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1781250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    131409750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2399040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1256145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7996800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5517540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         61671150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           909120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           90198675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.461228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1896250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    131294750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       137611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3661                       # number of overall hits
system.cpu.icache.overall_hits::total            3661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3018                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3018                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3018                       # number of overall misses
system.cpu.icache.overall_misses::total          3018                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    170180499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    170180499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    170180499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    170180499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6679                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.451864                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.451864                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.451864                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.451864                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56388.501988                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56388.501988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56388.501988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56388.501988                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2636                       # number of writebacks
system.cpu.icache.writebacks::total              2636                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          365                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          365                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          365                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          365                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2653                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151329000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151329000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.397215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.397215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.397215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.397215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57040.708632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57040.708632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57040.708632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57040.708632                       # average overall mshr miss latency
system.cpu.icache.replacements                   2636                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3018                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3018                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    170180499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    170180499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.451864                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.451864                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56388.501988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56388.501988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          365                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          365                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.397215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.397215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57040.708632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57040.708632                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.945106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6313                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2652                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.380468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.945106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996569                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996569                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9331                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9331                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12906                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12906                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12906                       # number of overall hits
system.cpu.dcache.overall_hits::total           12906                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          415                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            415                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          415                       # number of overall misses
system.cpu.dcache.overall_misses::total           415                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25994499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25994499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25994499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25994499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        13321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        13321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        13321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        13321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031154                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031154                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62637.346988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62637.346988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62637.346988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62637.346988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          669                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.450000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17854500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17854500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17854500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17854500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020944                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63994.623656                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63994.623656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63994.623656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63994.623656                       # average overall mshr miss latency
system.cpu.dcache.replacements                     47                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62282.312925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62282.312925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10423000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64739.130435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64739.130435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7683499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7683499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63499.991736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63499.991736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62978.813559                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62978.813559                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_miss_latency::.cpu.data        10000                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_miss_latency::total        10000                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::.cpu.data          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::total          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data            1                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total            1                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data         9000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total         9000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data         9000                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total         9000                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    137611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           177.383073                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               13186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.261649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   177.383073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.346451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.346451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.451172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             13601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            13601                       # Number of data accesses

---------- End Simulation Statistics   ----------
