#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe966c200 .scope module, "banco_initial_logic" "banco_initial_logic" 2 4;
 .timescale 0 0;
P_0x7fffe96be7d0 .param/l "address_width" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x7fffe96be810 .param/l "data_width" 0 2 7, +C4<00000000000000000000000000000110>;
v0x7fffe96e4120_0 .net "clk", 0 0, v0x7fffe96e3730_0;  1 drivers
v0x7fffe96e41e0_0 .net "data_in", 5 0, v0x7fffe96e37d0_0;  1 drivers
v0x7fffe96e42a0_0 .net "data_out_demux_initial_vc0", 5 0, v0x7fffe96dffa0_0;  1 drivers
v0x7fffe96e4340_0 .net "data_out_demux_initial_vc1", 5 0, v0x7fffe96e0090_0;  1 drivers
v0x7fffe96e4400_0 .net "pause_vc0", 0 0, v0x7fffe96e3a90_0;  1 drivers
v0x7fffe96e44f0_0 .net "pause_vc1", 0 0, v0x7fffe96e3bd0_0;  1 drivers
v0x7fffe96e4590_0 .net "push_vc0", 0 0, v0x7fffe96e0170_0;  1 drivers
v0x7fffe96e4630_0 .net "push_vc1", 0 0, v0x7fffe96e0280_0;  1 drivers
v0x7fffe96e46d0_0 .net "reset", 0 0, v0x7fffe96e3ea0_0;  1 drivers
v0x7fffe96e4800_0 .net "wr_enable", 0 0, v0x7fffe96e3f40_0;  1 drivers
S_0x7fffe96a2a60 .scope module, "initial_logic1" "initial_logic" 2 17, 3 5 0, S_0x7fffe966c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 6 "data_in"
    .port_info 4 /INPUT 1 "pause_vc0"
    .port_info 5 /INPUT 1 "pause_vc1"
    .port_info 6 /OUTPUT 6 "data_out_demux_initial_vc0"
    .port_info 7 /OUTPUT 6 "data_out_demux_initial_vc1"
    .port_info 8 /OUTPUT 1 "push_vc0"
    .port_info 9 /OUTPUT 1 "push_vc1"
P_0x7fffe96be860 .param/l "address_width" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x7fffe96be8a0 .param/l "data_width" 0 3 6, +C4<00000000000000000000000000000110>;
v0x7fffe96e23d0_0 .net "almost_empty_fifo", 0 0, L_0x7fffe96f5170;  1 drivers
v0x7fffe96e24c0_0 .net "almost_full_fifo", 0 0, L_0x7fffe96f54d0;  1 drivers
v0x7fffe96e2590_0 .net "clk", 0 0, v0x7fffe96e3730_0;  alias, 1 drivers
v0x7fffe96e2660_0 .net "data_in", 5 0, v0x7fffe96e37d0_0;  alias, 1 drivers
v0x7fffe96e2730_0 .net "data_in_demux_initial", 5 0, v0x7fffe96e1b30_0;  1 drivers
v0x7fffe96e2870_0 .net "data_out_demux_initial_vc0", 5 0, v0x7fffe96dffa0_0;  alias, 1 drivers
v0x7fffe96e2910_0 .net "data_out_demux_initial_vc1", 5 0, v0x7fffe96e0090_0;  alias, 1 drivers
v0x7fffe96e29b0_0 .net "empty_main_fifo", 0 0, L_0x7fffe96f4bf0;  1 drivers
v0x7fffe96e2aa0_0 .net "error", 0 0, L_0x7fffe96f4e70;  1 drivers
v0x7fffe96e2b40_0 .net "full_fifo", 0 0, L_0x7fffe96f4970;  1 drivers
v0x7fffe96e2c10_0 .net "pause_vc0", 0 0, v0x7fffe96e3a90_0;  alias, 1 drivers
v0x7fffe96e2ce0_0 .net "pause_vc1", 0 0, v0x7fffe96e3bd0_0;  alias, 1 drivers
v0x7fffe96e2db0_0 .net "pop_main_fifo", 0 0, v0x7fffe969e370_0;  1 drivers
v0x7fffe96e2e50_0 .net "push_vc0", 0 0, v0x7fffe96e0170_0;  alias, 1 drivers
v0x7fffe96e2ef0_0 .net "push_vc1", 0 0, v0x7fffe96e0280_0;  alias, 1 drivers
v0x7fffe96e2fc0_0 .net "reset", 0 0, v0x7fffe96e3ea0_0;  alias, 1 drivers
v0x7fffe96e30b0_0 .net "valid_pop_out", 0 0, v0x7fffe96a0ca0_0;  1 drivers
v0x7fffe96e32b0_0 .net "wr_enable", 0 0, v0x7fffe96e3f40_0;  alias, 1 drivers
S_0x7fffe96a2c80 .scope module, "comb_initial_1" "comb_initial" 3 26, 4 1 0, S_0x7fffe96a2a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "pause_vc0"
    .port_info 2 /INPUT 1 "pause_vc1"
    .port_info 3 /INPUT 1 "empty_main_fifo"
    .port_info 4 /OUTPUT 1 "pop_main_fifo"
    .port_info 5 /OUTPUT 1 "valid_pop_out"
v0x7fffe96c1f40_0 .net "clk", 0 0, v0x7fffe96e3730_0;  alias, 1 drivers
v0x7fffe96c2150_0 .net "empty_main_fifo", 0 0, L_0x7fffe96f4bf0;  alias, 1 drivers
v0x7fffe969c700_0 .net "pause_vc0", 0 0, v0x7fffe96e3a90_0;  alias, 1 drivers
v0x7fffe969d3f0_0 .net "pause_vc1", 0 0, v0x7fffe96e3bd0_0;  alias, 1 drivers
v0x7fffe969e370_0 .var "pop_main_fifo", 0 0;
v0x7fffe96a0ca0_0 .var "valid_pop_out", 0 0;
E_0x7fffe96bd740 .event posedge, v0x7fffe96c1f40_0;
E_0x7fffe96c1160 .event edge, v0x7fffe969c700_0, v0x7fffe969d3f0_0, v0x7fffe96c2150_0;
S_0x7fffe96dfb30 .scope module, "demux_initial_1" "demux_initial" 3 29, 5 1 0, S_0x7fffe96a2a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "data_in_demux_initial"
    .port_info 2 /INPUT 1 "valid_pop_out"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 6 "data_out_demux_initial_vc0"
    .port_info 5 /OUTPUT 6 "data_out_demux_initial_vc1"
    .port_info 6 /OUTPUT 1 "push_vc0"
    .port_info 7 /OUTPUT 1 "push_vc1"
v0x7fffe96dfe40_0 .net "clk", 0 0, v0x7fffe96e3730_0;  alias, 1 drivers
v0x7fffe96dfee0_0 .net "data_in_demux_initial", 5 0, v0x7fffe96e1b30_0;  alias, 1 drivers
v0x7fffe96dffa0_0 .var "data_out_demux_initial_vc0", 5 0;
v0x7fffe96e0090_0 .var "data_out_demux_initial_vc1", 5 0;
v0x7fffe96e0170_0 .var "push_vc0", 0 0;
v0x7fffe96e0280_0 .var "push_vc1", 0 0;
v0x7fffe96e0340_0 .net "reset", 0 0, v0x7fffe96e3ea0_0;  alias, 1 drivers
v0x7fffe96e0400_0 .net "valid_pop_out", 0 0, v0x7fffe96a0ca0_0;  alias, 1 drivers
S_0x7fffe96e05d0 .scope module, "fifo_main" "fifo" 3 22, 6 1 0, S_0x7fffe96a2a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo"
    .port_info 6 /OUTPUT 1 "empty_fifo"
    .port_info 7 /OUTPUT 1 "almost_full_fifo"
    .port_info 8 /OUTPUT 1 "almost_empty_fifo"
    .port_info 9 /OUTPUT 1 "error"
    .port_info 10 /OUTPUT 6 "data_out"
P_0x7fffe96e0780 .param/l "address_width" 0 6 3, +C4<00000000000000000000000000000010>;
P_0x7fffe96e07c0 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000000110>;
P_0x7fffe96e0800 .param/l "size_fifo" 0 6 16, +C4<00000000000000000000000000000100>;
v0x7fffe96e09d0_0 .net *"_s0", 31 0, L_0x7fffe96e48a0;  1 drivers
L_0x7ff75c9400a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e0ab0_0 .net *"_s11", 28 0, L_0x7ff75c9400a8;  1 drivers
L_0x7ff75c9400f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e0b90_0 .net/2u *"_s12", 31 0, L_0x7ff75c9400f0;  1 drivers
v0x7fffe96e0c80_0 .net *"_s16", 31 0, L_0x7fffe96f4d30;  1 drivers
L_0x7ff75c940138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e0d60_0 .net *"_s19", 28 0, L_0x7ff75c940138;  1 drivers
L_0x7ff75c940180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e0e90_0 .net/2u *"_s20", 31 0, L_0x7ff75c940180;  1 drivers
v0x7fffe96e0f70_0 .net *"_s24", 31 0, L_0x7fffe96f5040;  1 drivers
L_0x7ff75c9401c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e1050_0 .net *"_s27", 28 0, L_0x7ff75c9401c8;  1 drivers
L_0x7ff75c940210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e1130_0 .net/2u *"_s28", 31 0, L_0x7ff75c940210;  1 drivers
L_0x7ff75c940018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e1210_0 .net *"_s3", 28 0, L_0x7ff75c940018;  1 drivers
v0x7fffe96e12f0_0 .net *"_s32", 31 0, L_0x7fffe96f5350;  1 drivers
L_0x7ff75c940258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e13d0_0 .net *"_s35", 28 0, L_0x7ff75c940258;  1 drivers
L_0x7ff75c9402a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e14b0_0 .net/2u *"_s36", 31 0, L_0x7ff75c9402a0;  1 drivers
L_0x7ff75c940060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe96e1590_0 .net/2u *"_s4", 31 0, L_0x7ff75c940060;  1 drivers
v0x7fffe96e1670_0 .net *"_s8", 31 0, L_0x7fffe96f4ab0;  1 drivers
v0x7fffe96e1750_0 .net "almost_empty_fifo", 0 0, L_0x7fffe96f5170;  alias, 1 drivers
v0x7fffe96e1810_0 .net "almost_full_fifo", 0 0, L_0x7fffe96f54d0;  alias, 1 drivers
v0x7fffe96e18d0_0 .net "clk", 0 0, v0x7fffe96e3730_0;  alias, 1 drivers
v0x7fffe96e1970_0 .var "cnt", 2 0;
v0x7fffe96e1a50_0 .net "data_in", 5 0, v0x7fffe96e37d0_0;  alias, 1 drivers
v0x7fffe96e1b30_0 .var "data_out", 5 0;
v0x7fffe96e1bf0_0 .net "empty_fifo", 0 0, L_0x7fffe96f4bf0;  alias, 1 drivers
v0x7fffe96e1c90_0 .net "error", 0 0, L_0x7fffe96f4e70;  alias, 1 drivers
v0x7fffe96e1d30_0 .net "full_fifo", 0 0, L_0x7fffe96f4970;  alias, 1 drivers
v0x7fffe96e1dd0 .array "mem", 3 0, 5 0;
v0x7fffe96e1e90_0 .net "rd_enable", 0 0, v0x7fffe969e370_0;  alias, 1 drivers
v0x7fffe96e1f60_0 .var "rd_ptr", 1 0;
v0x7fffe96e2020_0 .net "reset", 0 0, v0x7fffe96e3ea0_0;  alias, 1 drivers
v0x7fffe96e20f0_0 .net "wr_enable", 0 0, v0x7fffe96e3f40_0;  alias, 1 drivers
v0x7fffe96e2190_0 .var "wr_ptr", 1 0;
L_0x7fffe96e48a0 .concat [ 3 29 0 0], v0x7fffe96e1970_0, L_0x7ff75c940018;
L_0x7fffe96f4970 .cmp/eq 32, L_0x7fffe96e48a0, L_0x7ff75c940060;
L_0x7fffe96f4ab0 .concat [ 3 29 0 0], v0x7fffe96e1970_0, L_0x7ff75c9400a8;
L_0x7fffe96f4bf0 .cmp/eq 32, L_0x7fffe96f4ab0, L_0x7ff75c9400f0;
L_0x7fffe96f4d30 .concat [ 3 29 0 0], v0x7fffe96e1970_0, L_0x7ff75c940138;
L_0x7fffe96f4e70 .cmp/gt 32, L_0x7fffe96f4d30, L_0x7ff75c940180;
L_0x7fffe96f5040 .concat [ 3 29 0 0], v0x7fffe96e1970_0, L_0x7ff75c9401c8;
L_0x7fffe96f5170 .cmp/eq 32, L_0x7fffe96f5040, L_0x7ff75c940210;
L_0x7fffe96f5350 .concat [ 3 29 0 0], v0x7fffe96e1970_0, L_0x7ff75c940258;
L_0x7fffe96f54d0 .cmp/eq 32, L_0x7fffe96f5350, L_0x7ff75c9402a0;
S_0x7fffe96e3370 .scope module, "probador_initial_logic_1" "probador_initial_logic" 2 31, 7 1 0, S_0x7fffe966c200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "wr_enable"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "pause_vc0"
    .port_info 4 /OUTPUT 1 "pause_vc1"
    .port_info 5 /OUTPUT 6 "data_in"
    .port_info 6 /INPUT 6 "data_out_demux_initial_vc0"
    .port_info 7 /INPUT 6 "data_out_demux_initial_vc1"
    .port_info 8 /INPUT 1 "push_vc0"
    .port_info 9 /INPUT 1 "push_vc1"
P_0x7fffe96be8f0 .param/l "address_width" 0 7 3, +C4<00000000000000000000000000000010>;
P_0x7fffe96be930 .param/l "data_width" 0 7 2, +C4<00000000000000000000000000000110>;
v0x7fffe96e3730_0 .var "clk", 0 0;
v0x7fffe96e37d0_0 .var "data_in", 5 0;
v0x7fffe96e3890_0 .net "data_out_demux_initial_vc0", 5 0, v0x7fffe96dffa0_0;  alias, 1 drivers
v0x7fffe96e3980_0 .net "data_out_demux_initial_vc1", 5 0, v0x7fffe96e0090_0;  alias, 1 drivers
v0x7fffe96e3a90_0 .var "pause_vc0", 0 0;
v0x7fffe96e3bd0_0 .var "pause_vc1", 0 0;
v0x7fffe96e3cc0_0 .net "push_vc0", 0 0, v0x7fffe96e0170_0;  alias, 1 drivers
v0x7fffe96e3db0_0 .net "push_vc1", 0 0, v0x7fffe96e0280_0;  alias, 1 drivers
v0x7fffe96e3ea0_0 .var "reset", 0 0;
v0x7fffe96e3f40_0 .var "wr_enable", 0 0;
    .scope S_0x7fffe96e05d0;
T_0 ;
    %wait E_0x7fffe96bd740;
    %load/vec4 v0x7fffe96e2020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe96e2190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe96e20f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fffe96e1a50_0;
    %load/vec4 v0x7fffe96e2190_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe96e1dd0, 0, 4;
    %load/vec4 v0x7fffe96e2190_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffe96e2190_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe96e05d0;
T_1 ;
    %wait E_0x7fffe96bd740;
    %load/vec4 v0x7fffe96e2020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe96e1f60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe96e1b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe96e1e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fffe96e1f60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fffe96e1dd0, 4;
    %assign/vec4 v0x7fffe96e1b30_0, 0;
    %load/vec4 v0x7fffe96e1f60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffe96e1f60_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe96e05d0;
T_2 ;
    %wait E_0x7fffe96bd740;
    %load/vec4 v0x7fffe96e2020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe96e1970_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe96e20f0_0;
    %load/vec4 v0x7fffe96e1e90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %load/vec4 v0x7fffe96e1970_0;
    %assign/vec4 v0x7fffe96e1970_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7fffe96e1970_0;
    %assign/vec4 v0x7fffe96e1970_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7fffe96e1970_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7fffe96e1970_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7fffe96e1970_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffe96e1970_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7fffe96e1970_0;
    %assign/vec4 v0x7fffe96e1970_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe96a2c80;
T_3 ;
    %wait E_0x7fffe96c1160;
    %load/vec4 v0x7fffe969c700_0;
    %load/vec4 v0x7fffe969d3f0_0;
    %or;
    %nor/r;
    %load/vec4 v0x7fffe96c2150_0;
    %nor/r;
    %and;
    %store/vec4 v0x7fffe969e370_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffe96a2c80;
T_4 ;
    %wait E_0x7fffe96bd740;
    %load/vec4 v0x7fffe969e370_0;
    %assign/vec4 v0x7fffe96a0ca0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe96dfb30;
T_5 ;
    %wait E_0x7fffe96bd740;
    %load/vec4 v0x7fffe96e0340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffe96e0400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe96dffa0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe96e0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe96e0170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe96e0280_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffe96e0340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fffe96e0400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fffe96dfee0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7fffe96dfee0_0;
    %assign/vec4 v0x7fffe96dffa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe96e0170_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fffe96dfee0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x7fffe96dfee0_0;
    %assign/vec4 v0x7fffe96e0090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe96e0280_0, 0;
T_5.8 ;
T_5.7 ;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe96e3370;
T_6 ;
    %vpi_call 7 14 "$dumpfile", "prueba_initial_logic.vcd" {0 0 0};
    %vpi_call 7 15 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x7fffe96e3ea0_0, 0;
    %assign/vec4 v0x7fffe96e3f40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffe96e37d0_0, 0;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe96e3f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe96e3ea0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7fffe96e37d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe96e3a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe96e3bd0_0, 0;
    %wait E_0x7fffe96bd740;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fffe96e37d0_0, 0;
    %wait E_0x7fffe96bd740;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7fffe96e37d0_0, 0;
    %wait E_0x7fffe96bd740;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7fffe96e37d0_0, 0;
    %wait E_0x7fffe96bd740;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7fffe96e37d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe96e3a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe96e3bd0_0, 0;
    %wait E_0x7fffe96bd740;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7fffe96e37d0_0, 0;
    %wait E_0x7fffe96bd740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe96e3f40_0, 0;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %wait E_0x7fffe96bd740;
    %vpi_call 7 66 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffe96e3370;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe96e3730_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fffe96e3370;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0x7fffe96e3730_0;
    %inv;
    %assign/vec4 v0x7fffe96e3730_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "banco_initial_logic.v";
    "./initial_logic.v";
    "./comb_initial.v";
    "./demux_initial.v";
    "./fifo.v";
    "./probador_initial_logic.v";
