-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal shl_ln_fu_104_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_1_fu_116_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_2_fu_128_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_3_fu_140_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_4_fu_152_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_5_fu_164_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_6_fu_176_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_7_fu_188_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_8_fu_200_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln728_9_fu_212_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln728_fu_112_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_1_fu_124_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_2_fu_136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_3_fu_148_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_4_fu_160_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_5_fu_172_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_6_fu_184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_7_fu_196_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_8_fu_208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_9_fu_220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg(6) <= '0';
                ap_return_0_preg(7) <= '0';
                ap_return_0_preg(8) <= '0';
                ap_return_0_preg(9) <= '0';
                ap_return_0_preg(10) <= '0';
                ap_return_0_preg(11) <= '0';
                ap_return_0_preg(12) <= '0';
                ap_return_0_preg(13) <= '0';
                ap_return_0_preg(14) <= '0';
                ap_return_0_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_0_preg(15 downto 6) <= sext_ln728_fu_112_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg(6) <= '0';
                ap_return_1_preg(7) <= '0';
                ap_return_1_preg(8) <= '0';
                ap_return_1_preg(9) <= '0';
                ap_return_1_preg(10) <= '0';
                ap_return_1_preg(11) <= '0';
                ap_return_1_preg(12) <= '0';
                ap_return_1_preg(13) <= '0';
                ap_return_1_preg(14) <= '0';
                ap_return_1_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_1_preg(15 downto 6) <= sext_ln728_1_fu_124_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg(6) <= '0';
                ap_return_2_preg(7) <= '0';
                ap_return_2_preg(8) <= '0';
                ap_return_2_preg(9) <= '0';
                ap_return_2_preg(10) <= '0';
                ap_return_2_preg(11) <= '0';
                ap_return_2_preg(12) <= '0';
                ap_return_2_preg(13) <= '0';
                ap_return_2_preg(14) <= '0';
                ap_return_2_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_2_preg(15 downto 6) <= sext_ln728_2_fu_136_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg(6) <= '0';
                ap_return_3_preg(7) <= '0';
                ap_return_3_preg(8) <= '0';
                ap_return_3_preg(9) <= '0';
                ap_return_3_preg(10) <= '0';
                ap_return_3_preg(11) <= '0';
                ap_return_3_preg(12) <= '0';
                ap_return_3_preg(13) <= '0';
                ap_return_3_preg(14) <= '0';
                ap_return_3_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_3_preg(15 downto 6) <= sext_ln728_3_fu_148_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg(6) <= '0';
                ap_return_4_preg(7) <= '0';
                ap_return_4_preg(8) <= '0';
                ap_return_4_preg(9) <= '0';
                ap_return_4_preg(10) <= '0';
                ap_return_4_preg(11) <= '0';
                ap_return_4_preg(12) <= '0';
                ap_return_4_preg(13) <= '0';
                ap_return_4_preg(14) <= '0';
                ap_return_4_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_4_preg(15 downto 6) <= sext_ln728_4_fu_160_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg(6) <= '0';
                ap_return_5_preg(7) <= '0';
                ap_return_5_preg(8) <= '0';
                ap_return_5_preg(9) <= '0';
                ap_return_5_preg(10) <= '0';
                ap_return_5_preg(11) <= '0';
                ap_return_5_preg(12) <= '0';
                ap_return_5_preg(13) <= '0';
                ap_return_5_preg(14) <= '0';
                ap_return_5_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_5_preg(15 downto 6) <= sext_ln728_5_fu_172_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg(6) <= '0';
                ap_return_6_preg(7) <= '0';
                ap_return_6_preg(8) <= '0';
                ap_return_6_preg(9) <= '0';
                ap_return_6_preg(10) <= '0';
                ap_return_6_preg(11) <= '0';
                ap_return_6_preg(12) <= '0';
                ap_return_6_preg(13) <= '0';
                ap_return_6_preg(14) <= '0';
                ap_return_6_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_6_preg(15 downto 6) <= sext_ln728_6_fu_184_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg(6) <= '0';
                ap_return_7_preg(7) <= '0';
                ap_return_7_preg(8) <= '0';
                ap_return_7_preg(9) <= '0';
                ap_return_7_preg(10) <= '0';
                ap_return_7_preg(11) <= '0';
                ap_return_7_preg(12) <= '0';
                ap_return_7_preg(13) <= '0';
                ap_return_7_preg(14) <= '0';
                ap_return_7_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_7_preg(15 downto 6) <= sext_ln728_7_fu_196_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg(6) <= '0';
                ap_return_8_preg(7) <= '0';
                ap_return_8_preg(8) <= '0';
                ap_return_8_preg(9) <= '0';
                ap_return_8_preg(10) <= '0';
                ap_return_8_preg(11) <= '0';
                ap_return_8_preg(12) <= '0';
                ap_return_8_preg(13) <= '0';
                ap_return_8_preg(14) <= '0';
                ap_return_8_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_8_preg(15 downto 6) <= sext_ln728_8_fu_208_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg(6) <= '0';
                ap_return_9_preg(7) <= '0';
                ap_return_9_preg(8) <= '0';
                ap_return_9_preg(9) <= '0';
                ap_return_9_preg(10) <= '0';
                ap_return_9_preg(11) <= '0';
                ap_return_9_preg(12) <= '0';
                ap_return_9_preg(13) <= '0';
                ap_return_9_preg(14) <= '0';
                ap_return_9_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        ap_return_9_preg(15 downto 6) <= sext_ln728_9_fu_220_p1(15 downto 6);
                end if; 
            end if;
        end if;
    end process;

    ap_return_0_preg(5 downto 0) <= "000000";
    ap_return_1_preg(5 downto 0) <= "000000";
    ap_return_2_preg(5 downto 0) <= "000000";
    ap_return_3_preg(5 downto 0) <= "000000";
    ap_return_4_preg(5 downto 0) <= "000000";
    ap_return_5_preg(5 downto 0) <= "000000";
    ap_return_6_preg(5 downto 0) <= "000000";
    ap_return_7_preg(5 downto 0) <= "000000";
    ap_return_8_preg(5 downto 0) <= "000000";
    ap_return_9_preg(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_fu_112_p1, ap_return_0_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_0 <= sext_ln728_fu_112_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_1_fu_124_p1, ap_return_1_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_1 <= sext_ln728_1_fu_124_p1;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_2_fu_136_p1, ap_return_2_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_2 <= sext_ln728_2_fu_136_p1;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_3_fu_148_p1, ap_return_3_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_3 <= sext_ln728_3_fu_148_p1;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_4_fu_160_p1, ap_return_4_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_4 <= sext_ln728_4_fu_160_p1;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_5_fu_172_p1, ap_return_5_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_5 <= sext_ln728_5_fu_172_p1;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_6_fu_184_p1, ap_return_6_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_6 <= sext_ln728_6_fu_184_p1;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_7_fu_196_p1, ap_return_7_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_7 <= sext_ln728_7_fu_196_p1;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_8_fu_208_p1, ap_return_8_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_8 <= sext_ln728_8_fu_208_p1;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, sext_ln728_9_fu_220_p1, ap_return_9_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_9 <= sext_ln728_9_fu_220_p1;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;

        sext_ln728_1_fu_124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_1_fu_116_p3),16));

        sext_ln728_2_fu_136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_2_fu_128_p3),16));

        sext_ln728_3_fu_148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_3_fu_140_p3),16));

        sext_ln728_4_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_4_fu_152_p3),16));

        sext_ln728_5_fu_172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_5_fu_164_p3),16));

        sext_ln728_6_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_6_fu_176_p3),16));

        sext_ln728_7_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_7_fu_188_p3),16));

        sext_ln728_8_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_8_fu_200_p3),16));

        sext_ln728_9_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln728_9_fu_212_p3),16));

        sext_ln728_fu_112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_104_p3),16));

    shl_ln728_1_fu_116_p3 <= (data_1_V_read & ap_const_lv6_0);
    shl_ln728_2_fu_128_p3 <= (data_2_V_read & ap_const_lv6_0);
    shl_ln728_3_fu_140_p3 <= (data_3_V_read & ap_const_lv6_0);
    shl_ln728_4_fu_152_p3 <= (data_4_V_read & ap_const_lv6_0);
    shl_ln728_5_fu_164_p3 <= (data_5_V_read & ap_const_lv6_0);
    shl_ln728_6_fu_176_p3 <= (data_6_V_read & ap_const_lv6_0);
    shl_ln728_7_fu_188_p3 <= (data_7_V_read & ap_const_lv6_0);
    shl_ln728_8_fu_200_p3 <= (data_8_V_read & ap_const_lv6_0);
    shl_ln728_9_fu_212_p3 <= (data_9_V_read & ap_const_lv6_0);
    shl_ln_fu_104_p3 <= (data_0_V_read & ap_const_lv6_0);
end behav;
