

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x0'
================================================================
* Date:           Thu Sep 15 03:09:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2183813|  2183813|  7.279 ms|  7.279 ms|  2183813|  2183813|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_cov_x0_loop_1     |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_2    |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x0_loop_3     |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_4    |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x0_loop_5     |    16512|    16512|       258|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_6    |      256|      256|         4|          -|          -|    64|        no|
        |- nondf_kernel_cov_x0_loop_7     |  2130048|  2130048|     33282|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_8    |    33280|    33280|       520|          -|          -|    64|        no|
        |  ++ nondf_kernel_cov_x0_loop_9  |      512|      512|         8|          -|          -|    64|        no|
        |- nondf_kernel_cov_x0_loop_10    |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x0_loop_11   |      192|      192|         3|          -|          -|    64|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 10 
7 --> 8 6 
8 --> 9 
9 --> 7 
10 --> 11 15 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 31 
16 --> 17 15 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 17 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 16 
31 --> 32 
32 --> 33 31 
33 --> 34 
34 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:25]   --->   Operation 35 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:26]   --->   Operation 36 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:27]   --->   Operation 37 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln29 = br void" [./dut.cpp:29]   --->   Operation 38 'br' 'br_ln29' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln29, void, i7 0, void" [./dut.cpp:29]   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln29 = add i7 %i, i7 1" [./dut.cpp:29]   --->   Operation 40 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %i" [./dut.cpp:31]   --->   Operation 41 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0" [./dut.cpp:29]   --->   Operation 42 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i, i7 64" [./dut.cpp:29]   --->   Operation 43 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split20, void %.preheader2.preheader" [./dut.cpp:29]   --->   Operation 45 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_742" [./dut.cpp:24]   --->   Operation 46 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln30 = br void" [./dut.cpp:30]   --->   Operation 47 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln35 = br void %.preheader2" [./dut.cpp:35]   --->   Operation 48 'br' 'br_ln35' <Predicate = (icmp_ln29)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_5 = phi i7 %add_ln30, void %.split18, i7 0, void %.split20" [./dut.cpp:30]   --->   Operation 49 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln30 = add i7 %j_5, i7 1" [./dut.cpp:30]   --->   Operation 50 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %j_5" [./dut.cpp:31]   --->   Operation 51 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.74ns)   --->   "%add_ln31 = add i12 %tmp_cast, i12 %zext_ln31" [./dut.cpp:31]   --->   Operation 52 'add' 'add_ln31' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %add_ln31" [./dut.cpp:31]   --->   Operation 53 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln31_1" [./dut.cpp:31]   --->   Operation 54 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.59ns)   --->   "%icmp_ln30 = icmp_eq  i7 %j_5, i7 64" [./dut.cpp:30]   --->   Operation 55 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split18, void" [./dut.cpp:30]   --->   Operation 57 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln31_1"   --->   Operation 58 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 59 'load' 'xout_load' <Predicate = (!icmp_ln30)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 61 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 61 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i512 %xout_load"   --->   Operation 62 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_844" [./dut.cpp:24]   --->   Operation 63 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.64ns)   --->   "%store_ln31 = store i128 %trunc_ln208, i12 %data_V_addr" [./dut.cpp:31]   --->   Operation 64 'store' 'store_ln31' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln35, void, i7 0, void %.preheader2.preheader" [./dut.cpp:35]   --->   Operation 66 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln35 = add i7 %j, i7 1" [./dut.cpp:35]   --->   Operation 67 'add' 'add_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %j" [./dut.cpp:35]   --->   Operation 68 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i7 %j" [./dut.cpp:35]   --->   Operation 69 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.59ns)   --->   "%icmp_ln35 = icmp_eq  i7 %j, i7 64" [./dut.cpp:35]   --->   Operation 70 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split16, void %.preheader1.preheader" [./dut.cpp:35]   --->   Operation 72 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_740" [./dut.cpp:24]   --->   Operation 73 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln35" [./dut.cpp:37]   --->   Operation 74 'getelementptr' 'mean_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln38 = br void" [./dut.cpp:38]   --->   Operation 75 'br' 'br_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.38>
ST_6 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln692 = br void %.preheader1"   --->   Operation 76 'br' 'br_ln692' <Predicate = (icmp_ln35)> <Delay = 0.38>

State 7 <SV = 3> <Delay = 2.39>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%i_6 = phi i7 %add_ln38, void %.split14, i7 0, void %.split16" [./dut.cpp:38]   --->   Operation 77 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%add_i3113 = phi i128 %add_ln691, void %.split14, i128 0, void %.split16"   --->   Operation 78 'phi' 'add_i3113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln38 = add i7 %i_6, i7 1" [./dut.cpp:38]   --->   Operation 79 'add' 'add_ln38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %i_6"   --->   Operation 80 'trunc' 'trunc_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 81 'bitconcatenate' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.74ns)   --->   "%add_ln691_3 = add i12 %tmp_14_cast, i12 %zext_ln35_1"   --->   Operation 82 'add' 'add_ln691_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i12 %add_ln691_3"   --->   Operation 83 'zext' 'zext_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%data_V_addr_5 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691"   --->   Operation 84 'getelementptr' 'data_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln38 = icmp_eq  i7 %i_6, i7 64" [./dut.cpp:38]   --->   Operation 85 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split14, void" [./dut.cpp:38]   --->   Operation 87 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_5"   --->   Operation 88 'load' 'data_V_load' <Predicate = (!icmp_ln38)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_i3113, i32 10, i32 127"   --->   Operation 89 'partselect' 'trunc_ln1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.73ns)   --->   "%store_ln693 = store i118 %trunc_ln1, i6 %mean_V_addr"   --->   Operation 90 'store' 'store_ln693' <Predicate = (icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.64>
ST_8 : Operation 92 [1/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_5"   --->   Operation 92 'load' 'data_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.49>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_764" [./dut.cpp:24]   --->   Operation 93 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.49ns)   --->   "%add_ln691 = add i128 %data_V_load, i128 %add_i3113"   --->   Operation 94 'add' 'add_ln691' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.70>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%i_5 = phi i7 %add_ln43, void, i7 0, void %.preheader1.preheader" [./dut.cpp:43]   --->   Operation 96 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln43 = add i7 %i_5, i7 1" [./dut.cpp:43]   --->   Operation 97 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %i_5"   --->   Operation 98 'trunc' 'trunc_ln692' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:43]   --->   Operation 99 'bitconcatenate' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.59ns)   --->   "%icmp_ln43 = icmp_eq  i7 %i_5, i7 64" [./dut.cpp:43]   --->   Operation 100 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split12, void %.preheader25.preheader" [./dut.cpp:43]   --->   Operation 102 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_820" [./dut.cpp:24]   --->   Operation 103 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln44 = br void" [./dut.cpp:44]   --->   Operation 104 'br' 'br_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_10 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln50 = br void %.preheader25" [./dut.cpp:50]   --->   Operation 105 'br' 'br_ln50' <Predicate = (icmp_ln43)> <Delay = 0.38>

State 11 <SV = 4> <Delay = 2.39>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%j_6 = phi i7 %add_ln44, void %.split10, i7 0, void %.split12" [./dut.cpp:44]   --->   Operation 106 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln44 = add i7 %j_6, i7 1" [./dut.cpp:44]   --->   Operation 107 'add' 'add_ln44' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %j_6" [./dut.cpp:44]   --->   Operation 108 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %j_6"   --->   Operation 109 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_13_cast, i12 %zext_ln692"   --->   Operation 110 'add' 'add_ln692' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln692_2 = zext i12 %add_ln692"   --->   Operation 111 'zext' 'zext_ln692_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%data_V_addr_6 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_2"   --->   Operation 112 'getelementptr' 'data_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.59ns)   --->   "%icmp_ln44 = icmp_eq  i7 %j_6, i7 64" [./dut.cpp:44]   --->   Operation 113 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split10, void" [./dut.cpp:44]   --->   Operation 115 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [2/2] (1.64ns)   --->   "%data_V_load_4 = load i12 %data_V_addr_6"   --->   Operation 116 'load' 'data_V_load_4' <Predicate = (!icmp_ln44)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.64>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%mean_V_addr_2 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln44"   --->   Operation 118 'getelementptr' 'mean_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [2/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_2"   --->   Operation 119 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_12 : Operation 120 [1/2] (1.64ns)   --->   "%data_V_load_4 = load i12 %data_V_addr_6"   --->   Operation 120 'load' 'data_V_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 13 <SV = 6> <Delay = 2.22>
ST_13 : Operation 121 [1/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_2"   --->   Operation 121 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 122 'zext' 'mean_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %data_V_load_4, i128 %mean_V_load_cast"   --->   Operation 123 'sub' 'sub_ln692' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 1.64>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_738" [./dut.cpp:24]   --->   Operation 124 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.64ns)   --->   "%store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_6"   --->   Operation 125 'store' 'store_ln692' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 0.70>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%i_7 = phi i7 %add_ln47, void, i7 0, void %.preheader25.preheader" [./dut.cpp:47]   --->   Operation 127 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.70ns)   --->   "%add_ln47 = add i7 %i_7, i7 1" [./dut.cpp:47]   --->   Operation 128 'add' 'add_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %i_7" [./dut.cpp:50]   --->   Operation 129 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %i_7" [./dut.cpp:50]   --->   Operation 130 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln50, i6 0" [./dut.cpp:47]   --->   Operation 131 'bitconcatenate' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.59ns)   --->   "%icmp_ln47 = icmp_eq  i7 %i_7, i7 64" [./dut.cpp:47]   --->   Operation 132 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split8, void %.preheader.preheader" [./dut.cpp:47]   --->   Operation 134 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_902" [./dut.cpp:24]   --->   Operation 135 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln48 = br void" [./dut.cpp:48]   --->   Operation 136 'br' 'br_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_15 : Operation 137 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 137 'br' 'br_ln208' <Predicate = (icmp_ln47)> <Delay = 0.38>

State 16 <SV = 5> <Delay = 0.74>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%j_7 = phi i7 %add_ln48, void, i7 0, void %.split8" [./dut.cpp:48]   --->   Operation 138 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %j_7, i7 1" [./dut.cpp:48]   --->   Operation 139 'add' 'add_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i7 %j_7" [./dut.cpp:50]   --->   Operation 140 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.74ns)   --->   "%add_ln50 = add i12 %tmp_15_cast, i12 %zext_ln50_1" [./dut.cpp:50]   --->   Operation 141 'add' 'add_ln50' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i12 %add_ln50" [./dut.cpp:50]   --->   Operation 142 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln50_2" [./dut.cpp:50]   --->   Operation 143 'getelementptr' 'cov_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i7 %j_7" [./dut.cpp:54]   --->   Operation 144 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_17_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln54, i6 0" [./dut.cpp:54]   --->   Operation 145 'bitconcatenate' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.74ns)   --->   "%add_ln54 = add i12 %tmp_17_cast, i12 %zext_ln50" [./dut.cpp:54]   --->   Operation 146 'add' 'add_ln54' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %add_ln54" [./dut.cpp:54]   --->   Operation 147 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%cov_V_addr_4 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln54" [./dut.cpp:54]   --->   Operation 148 'getelementptr' 'cov_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.59ns)   --->   "%icmp_ln48 = icmp_eq  i7 %j_7, i7 64" [./dut.cpp:48]   --->   Operation 149 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split6, void" [./dut.cpp:48]   --->   Operation 151 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_810" [./dut.cpp:24]   --->   Operation 152 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.38ns)   --->   "%br_ln51 = br void" [./dut.cpp:51]   --->   Operation 153 'br' 'br_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25"   --->   Operation 154 'br' 'br_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.39>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln51, void %.split4, i7 0, void %.split6" [./dut.cpp:51]   --->   Operation 155 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%conv3_i2112 = phi i128 %add_ln691_2, void %.split4, i128 0, void %.split6"   --->   Operation 156 'phi' 'conv3_i2112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.70ns)   --->   "%add_ln51 = add i7 %k, i7 1" [./dut.cpp:51]   --->   Operation 157 'add' 'add_ln51' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %k"   --->   Operation 158 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_20_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 159 'bitconcatenate' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_20_cast, i12 %zext_ln50"   --->   Operation 160 'add' 'add_ln215' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 161 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%data_V_addr_7 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 162 'getelementptr' 'data_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.74ns)   --->   "%add_ln215_2 = add i12 %tmp_20_cast, i12 %zext_ln50_1"   --->   Operation 163 'add' 'add_ln215_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i12 %add_ln215_2"   --->   Operation 164 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%data_V_addr_8 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_2"   --->   Operation 165 'getelementptr' 'data_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.59ns)   --->   "%icmp_ln51 = icmp_eq  i7 %k, i7 64" [./dut.cpp:51]   --->   Operation 166 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split4, void" [./dut.cpp:51]   --->   Operation 168 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [2/2] (1.64ns)   --->   "%data_V_load_5 = load i12 %data_V_addr_7"   --->   Operation 169 'load' 'data_V_load_5' <Predicate = (!icmp_ln51)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_17 : Operation 170 [2/2] (1.64ns)   --->   "%data_V_load_6 = load i12 %data_V_addr_8"   --->   Operation 170 'load' 'data_V_load_6' <Predicate = (!icmp_ln51)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %conv3_i2112"   --->   Operation 171 'zext' 'zext_ln693' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 172 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 172 'mul' 'mul_ln693' <Predicate = (icmp_ln51)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 1.64>
ST_18 : Operation 173 [1/2] (1.64ns)   --->   "%data_V_load_5 = load i12 %data_V_addr_7"   --->   Operation 173 'load' 'data_V_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_18 : Operation 174 [1/2] (1.64ns)   --->   "%data_V_load_6 = load i12 %data_V_addr_8"   --->   Operation 174 'load' 'data_V_load_6' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 19 <SV = 8> <Delay = 2.15>
ST_19 : Operation 175 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 175 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 2.15>
ST_20 : Operation 176 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 176 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 2.15>
ST_21 : Operation 177 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 177 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 2.15>
ST_22 : Operation 178 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 178 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 2.15>
ST_23 : Operation 179 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 179 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 1.49>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_828" [./dut.cpp:24]   --->   Operation 180 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (1.49ns)   --->   "%add_ln691_2 = add i128 %mul_ln691, i128 %conv3_i2112"   --->   Operation 181 'add' 'add_ln691_2' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 182 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 2.15>
ST_25 : Operation 183 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 183 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 2.15>
ST_26 : Operation 184 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 184 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 2.15>
ST_27 : Operation 185 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 185 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 2.15>
ST_28 : Operation 186 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 186 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln693_2 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 187 'partselect' 'trunc_ln693_2' <Predicate = true> <Delay = 0.00>

State 29 <SV = 11> <Delay = 1.64>
ST_29 : Operation 188 [1/1] (1.64ns)   --->   "%store_ln693 = store i119 %trunc_ln693_2, i12 %cov_V_addr"   --->   Operation 188 'store' 'store_ln693' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 30 <SV = 12> <Delay = 1.64>
ST_30 : Operation 189 [1/1] (1.64ns)   --->   "%store_ln54 = store i119 %trunc_ln693_2, i12 %cov_V_addr_4" [./dut.cpp:54]   --->   Operation 189 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 190 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 5> <Delay = 0.70>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%i_8 = phi i7 %add_ln57, void, i7 0, void %.preheader.preheader" [./dut.cpp:57]   --->   Operation 191 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.70ns)   --->   "%add_ln57 = add i7 %i_8, i7 1" [./dut.cpp:57]   --->   Operation 192 'add' 'add_ln57' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln208_1 = trunc i7 %i_8"   --->   Operation 193 'trunc' 'trunc_ln208_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208_1, i6 0" [./dut.cpp:57]   --->   Operation 194 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.59ns)   --->   "%icmp_ln57 = icmp_eq  i7 %i_8, i7 64" [./dut.cpp:57]   --->   Operation 195 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 196 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %.split2, void" [./dut.cpp:57]   --->   Operation 197 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_808" [./dut.cpp:24]   --->   Operation 198 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.38ns)   --->   "%br_ln58 = br void" [./dut.cpp:58]   --->   Operation 199 'br' 'br_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [./dut.cpp:62]   --->   Operation 200 'ret' 'ret_ln62' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 32 <SV = 6> <Delay = 2.39>
ST_32 : Operation 201 [1/1] (0.00ns)   --->   "%j_8 = phi i7 %add_ln58, void %.split, i7 0, void %.split2" [./dut.cpp:58]   --->   Operation 201 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 202 [1/1] (0.70ns)   --->   "%add_ln58 = add i7 %j_8, i7 1" [./dut.cpp:58]   --->   Operation 202 'add' 'add_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %j_8"   --->   Operation 203 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 204 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_16_cast, i12 %zext_ln208"   --->   Operation 204 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i12 %add_ln208"   --->   Operation 205 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%cov_V_addr_3 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_2"   --->   Operation 206 'getelementptr' 'cov_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.59ns)   --->   "%icmp_ln58 = icmp_eq  i7 %j_8, i7 64" [./dut.cpp:58]   --->   Operation 207 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 208 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split, void" [./dut.cpp:58]   --->   Operation 209 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 210 [2/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_3"   --->   Operation 210 'load' 'cov_V_load' <Predicate = (!icmp_ln58)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 211 'br' 'br_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 33 <SV = 7> <Delay = 1.64>
ST_33 : Operation 212 [1/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_3"   --->   Operation 212 'load' 'cov_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 34 <SV = 8> <Delay = 1.64>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_827" [./dut.cpp:24]   --->   Operation 213 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_2" [./dut.cpp:59]   --->   Operation 214 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 215 [1/1] (1.64ns)   --->   "%store_ln59 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:59]   --->   Operation 215 'store' 'store_ln59' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 216 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [8]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [8]  (0 ns)
	'add' operation ('add_ln29', ./dut.cpp:29) [9]  (0.706 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:30) with incoming values : ('add_ln30', ./dut.cpp:30) [19]  (0 ns)
	'add' operation ('add_ln31', ./dut.cpp:31) [22]  (0.745 ns)
	'getelementptr' operation ('xout_addr') [30]  (0 ns)
	'load' operation ('xout_load') on array 'xout' [31]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('xout_load') on array 'xout' [31]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln31', ./dut.cpp:31) of variable 'trunc_ln208' on array 'data.V', ./dut.cpp:26 [33]  (1.65 ns)

 <State 6>: 0.706ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:35) with incoming values : ('add_ln35', ./dut.cpp:35) [40]  (0 ns)
	'add' operation ('add_ln35', ./dut.cpp:35) [41]  (0.706 ns)

 <State 7>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:38) with incoming values : ('add_ln38', ./dut.cpp:38) [52]  (0 ns)
	'add' operation ('add_ln691_3') [57]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_5') [59]  (0 ns)
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:26 [65]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:26 [65]  (1.65 ns)

 <State 9>: 1.5ns
The critical path consists of the following:
	'add' operation ('add_ln691') [66]  (1.5 ns)

 <State 10>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:43) with incoming values : ('add_ln43', ./dut.cpp:43) [75]  (0 ns)
	'add' operation ('add_ln43', ./dut.cpp:43) [76]  (0.706 ns)

 <State 11>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:44) with incoming values : ('add_ln44', ./dut.cpp:44) [86]  (0 ns)
	'add' operation ('add_ln692') [90]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_6') [92]  (0 ns)
	'load' operation ('data_V_load_4') on array 'data.V', ./dut.cpp:26 [101]  (1.65 ns)

 <State 12>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_4') on array 'data.V', ./dut.cpp:26 [101]  (1.65 ns)

 <State 13>: 2.23ns
The critical path consists of the following:
	'load' operation ('mean_V_load') on array 'mean.V', ./dut.cpp:25 [99]  (0.73 ns)
	'sub' operation ('sub_ln692') [102]  (1.5 ns)

 <State 14>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V', ./dut.cpp:26 [103]  (1.65 ns)

 <State 15>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:47) with incoming values : ('add_ln47', ./dut.cpp:47) [110]  (0 ns)
	'add' operation ('add_ln47', ./dut.cpp:47) [111]  (0.706 ns)

 <State 16>: 0.745ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:48) with incoming values : ('add_ln48', ./dut.cpp:48) [122]  (0 ns)
	'add' operation ('add_ln50', ./dut.cpp:50) [125]  (0.745 ns)

 <State 17>: 2.39ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:51) with incoming values : ('add_ln51', ./dut.cpp:51) [140]  (0 ns)
	'add' operation ('add_ln215') [145]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_7') [147]  (0 ns)
	'load' operation ('data_V_load_5') on array 'data.V', ./dut.cpp:26 [156]  (1.65 ns)

 <State 18>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_5') on array 'data.V', ./dut.cpp:26 [156]  (1.65 ns)

 <State 19>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [158]  (2.16 ns)

 <State 24>: 1.5ns
The critical path consists of the following:
	'add' operation ('add_ln691_2') [159]  (1.5 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [163]  (2.16 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [163]  (2.16 ns)

 <State 27>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [163]  (2.16 ns)

 <State 28>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [163]  (2.16 ns)

 <State 29>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_2' on array 'cov.V', ./dut.cpp:27 [165]  (1.65 ns)

 <State 30>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln54', ./dut.cpp:54) of variable 'trunc_ln693_2' on array 'cov.V', ./dut.cpp:27 [166]  (1.65 ns)

 <State 31>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:57) with incoming values : ('add_ln57', ./dut.cpp:57) [173]  (0 ns)
	'add' operation ('add_ln57', ./dut.cpp:57) [174]  (0.706 ns)

 <State 32>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:58) with incoming values : ('add_ln58', ./dut.cpp:58) [184]  (0 ns)
	'add' operation ('add_ln208') [187]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_3') [189]  (0 ns)
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:27 [195]  (1.65 ns)

 <State 33>: 1.65ns
The critical path consists of the following:
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:27 [195]  (1.65 ns)

 <State 34>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:59) [196]  (0 ns)
	'store' operation ('store_ln59', ./dut.cpp:59) of variable 'cov_V_load' on array 'xin' [197]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
