ARM GAS  /tmp/ccKgYh9i.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_exmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c"
  18              		.section	.text.exmc_norsram_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	exmc_norsram_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	exmc_norsram_deinit:
  26              	.LVL0:
  27              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \file    gd32f4xx_exmc.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief   EXMC driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \version 2022-06-08, V3.0.1, firmware for GD32F4xx
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     Redistribution and use in source and binary forms, with or without modification,
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** are permitted provided that the following conditions are met:
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        list of conditions and the following disclaimer.
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        this list of conditions and the following disclaimer in the documentation
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        and/or other materials provided with the distribution.
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        may be used to endorse or promote products derived from this software without
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****        specific prior written permission.
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /tmp/ccKgYh9i.s 			page 2


  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** OF SUCH DAMAGE.
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #include "gd32f4xx_exmc.h"
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank0 register reset value */
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SNCTL_RESET                 ((uint32_t)0x000030DAU)
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SNWTCFG_RESET               ((uint32_t)0x0FFFFFFFU)
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank1/2 register reset mask */
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPCTL_RESET               ((uint32_t)0x00000008U)
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPINTEN_RESET             ((uint32_t)0x00000042U)
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPCTCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK1_2_NPATCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank3 register reset mask */
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPCTL_RESET                 ((uint32_t)0x00000008U)
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPINTEN_RESET               ((uint32_t)0x00000040U)
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPCTCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_NPATCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK3_PIOTCFG3_RESET              ((uint32_t)0xFFFFFFFFU)
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC SDRAM device register reset mask */
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCTL_RESET          ((uint32_t)0x000002D0U)
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDTCFG_RESET         ((uint32_t)0x0FFFFFFFU)
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCMD_RESET          ((uint32_t)0x00000000U)
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDARI_RESET          ((uint32_t)0x00000000U)
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDSTAT_RESET         ((uint32_t)0x00000000U)
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDRSCTL_RESET        ((uint32_t)0x00000000U)
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC bank0 SQPI-PSRAM register reset mask */
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SINIT_RESET            ((uint32_t)0x18010000U)
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SRCMD_RESET            ((uint32_t)0x00000000U)
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SWCMD_RESET            ((uint32_t)0x00000000U)
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDL_RESET             ((uint32_t)0x00000000U)
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDH_RESET             ((uint32_t)0x00000000U)
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /* EXMC register bit offset */
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_SBRSTEN_OFFSET              ((uint32_t)8U)
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_WRAPEN_OFFSET               ((uint32_t)10U)
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_EXMODEN_OFFSET              ((uint32_t)14U)
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTL_NDWTEN_OFFSET               ((uint32_t)1U)
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTL_ECCEN_OFFSET                ((uint32_t)6U)
ARM GAS  /tmp/ccKgYh9i.s 			page 3


  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMWAIT_OFFSET            ((uint32_t)8U)
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMHLD_OFFSET             ((uint32_t)16U)
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPCTCFG_COMHIZ_OFFSET             ((uint32_t)24U)
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTWAIT_OFFSET            ((uint32_t)8U)
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTHLD_OFFSET             ((uint32_t)16U)
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define NPATCFG_ATTHIZ_OFFSET             ((uint32_t)24U)
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOWAIT_OFFSET             ((uint32_t)8U)
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOHLD_OFFSET              ((uint32_t)16U)
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define PIOTCFG_IOHIZ_OFFSET              ((uint32_t)24U)
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCTL_WPEN_OFFSET                 ((uint32_t)9U)
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCTL_BRSTRD_OFFSET               ((uint32_t)12U)
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_XSRD_OFFSET                ((uint32_t)4U)
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_RASD_OFFSET                ((uint32_t)8U)
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_ARFD_OFFSET                ((uint32_t)12U)
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_WRD_OFFSET                 ((uint32_t)16U)
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_RPD_OFFSET                 ((uint32_t)20U)
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDTCFG_RCD_OFFSET                 ((uint32_t)24U)
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCMD_NARF_OFFSET                 ((uint32_t)5U)
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDCMD_MRC_OFFSET                  ((uint32_t)9U)
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDARI_ARINTV_OFFSET               ((uint32_t)1U)
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDSTAT_STA0_OFFSET                ((uint32_t)1U)
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SDSTAT_STA1_OFFSET                ((uint32_t)3U)
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SRCMD_RWAITCYCLE_OFFSET           ((uint32_t)16U)
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define SWCMD_WWAITCYCLE_OFFSET           ((uint32_t)16U)
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** #define INTEN_INTS_OFFSET                 ((uint32_t)3U)
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC NOR/SRAM region
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_deinit(uint32_t exmc_norsram_region)
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
  28              		.loc 1 134 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the registers */
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) = BANK0_SNCTL_RESET;
  33              		.loc 1 136 5 view .LVU1
  34 0000 00F1A050 		add	r0, r0, #335544320
  35              	.LVL1:
  36              		.loc 1 136 5 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccKgYh9i.s 			page 4


  37 0004 C000     		lsls	r0, r0, #3
  38              	.LVL2:
  39              		.loc 1 136 37 view .LVU3
  40 0006 43F2DA03 		movw	r3, #12506
  41 000a 0360     		str	r3, [r0]
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_region) = BANK0_SNTCFG_RESET;
  42              		.loc 1 137 5 is_stmt 1 view .LVU4
  43              		.loc 1 137 38 is_stmt 0 view .LVU5
  44 000c 6FF07043 		mvn	r3, #-268435456
  45 0010 4360     		str	r3, [r0, #4]
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_region) = BANK0_SNWTCFG_RESET;
  46              		.loc 1 138 5 is_stmt 1 view .LVU6
  47              		.loc 1 138 39 is_stmt 0 view .LVU7
  48 0012 C0F80431 		str	r3, [r0, #260]
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
  49              		.loc 1 139 1 view .LVU8
  50 0016 7047     		bx	lr
  51              		.cfi_endproc
  52              	.LFE116:
  54              		.section	.text.exmc_norsram_struct_para_init,"ax",%progbits
  55              		.align	1
  56              		.global	exmc_norsram_struct_para_init
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  61              	exmc_norsram_struct_para_init:
  62              	.LVL3:
  63              	.LFB117:
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized struct exmc_norsram_parameter_struct poin
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
  64              		.loc 1 148 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
  68              		.loc 1 150 5 view .LVU10
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
  69              		.loc 1 148 1 is_stmt 0 view .LVU11
  70 0000 30B5     		push	{r4, r5, lr}
  71              	.LCFI0:
  72              		.cfi_def_cfa_offset 12
  73              		.cfi_offset 4, -12
  74              		.cfi_offset 5, -8
  75              		.cfi_offset 14, -4
  76              		.loc 1 150 46 view .LVU12
  77 0002 0023     		movs	r3, #0
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  78              		.loc 1 151 48 view .LVU13
  79 0004 0122     		movs	r2, #1
ARM GAS  /tmp/ccKgYh9i.s 			page 5


 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  80              		.loc 1 152 43 view .LVU14
  81 0006 C0E90B32 		strd	r3, r2, [r0, #44]
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_8B;
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
  82              		.loc 1 158 44 view .LVU15
  83 000a C0E90523 		strd	r2, r3, [r0, #20]
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
  84              		.loc 1 159 44 view .LVU16
  85 000e 0261     		str	r2, [r0, #16]
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure read/write timing */
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
  86              		.loc 1 165 29 view .LVU17
  87 0010 426B     		ldr	r2, [r0, #52]
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  88              		.loc 1 150 46 view .LVU18
  89 0012 0360     		str	r3, [r0]
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  90              		.loc 1 151 5 is_stmt 1 view .LVU19
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
  91              		.loc 1 153 5 view .LVU20
  92              		.loc 1 165 73 is_stmt 0 view .LVU21
  93 0014 0F21     		movs	r1, #15
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
  94              		.loc 1 167 70 view .LVU22
  95 0016 FF24     		movs	r4, #255
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
  96              		.loc 1 170 67 view .LVU23
  97 0018 4FF07065 		mov	r5, #251658240
  98 001c 4FF4700C 		mov	ip, #15728640
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  99              		.loc 1 154 42 view .LVU24
 100 0020 C0E90933 		strd	r3, r3, [r0, #36]
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
 101              		.loc 1 155 5 is_stmt 1 view .LVU25
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 102              		.loc 1 156 47 is_stmt 0 view .LVU26
 103 0024 C0E90733 		strd	r3, r3, [r0, #28]
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
 104              		.loc 1 157 5 is_stmt 1 view .LVU27
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 105              		.loc 1 159 5 view .LVU28
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 106              		.loc 1 160 5 view .LVU29
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 107              		.loc 1 161 41 is_stmt 0 view .LVU30
ARM GAS  /tmp/ccKgYh9i.s 			page 6


 108 0028 C0E90233 		strd	r3, r3, [r0, #8]
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 109              		.loc 1 162 5 is_stmt 1 view .LVU31
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 110              		.loc 1 162 42 is_stmt 0 view .LVU32
 111 002c 4360     		str	r3, [r0, #4]
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 112              		.loc 1 165 5 is_stmt 1 view .LVU33
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 113              		.loc 1 166 72 is_stmt 0 view .LVU34
 114 002e C2E90511 		strd	r1, r1, [r2, #20]
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 115              		.loc 1 167 5 is_stmt 1 view .LVU35
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 116              		.loc 1 168 62 is_stmt 0 view .LVU36
 117 0032 C2E90314 		strd	r1, r4, [r2, #12]
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 118              		.loc 1 169 5 is_stmt 1 view .LVU37
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 119              		.loc 1 171 67 is_stmt 0 view .LVU38
 120 0036 1360     		str	r3, [r2]
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 121              		.loc 1 170 67 view .LVU39
 122 0038 C2E9015C 		strd	r5, ip, [r2, #4]
 123              		.loc 1 171 5 is_stmt 1 view .LVU40
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure write timing, when extended mode is used */
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_setuptime = 0xFU;
 124              		.loc 1 174 5 view .LVU41
 125              		.loc 1 174 29 is_stmt 0 view .LVU42
 126 003c 826B     		ldr	r2, [r0, #56]
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 127              		.loc 1 175 67 view .LVU43
 128 003e C2E90511 		strd	r1, r1, [r2, #20]
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_data_setuptime = 0xFFU;
 129              		.loc 1 176 5 is_stmt 1 view .LVU44
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 130              		.loc 1 177 57 is_stmt 0 view .LVU45
 131 0042 C2E90314 		strd	r1, r4, [r2, #12]
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 132              		.loc 1 178 5 is_stmt 1 view .LVU46
 133              		.loc 1 178 62 is_stmt 0 view .LVU47
 134 0046 1360     		str	r3, [r2]
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 135              		.loc 1 179 1 view .LVU48
 136 0048 30BD     		pop	{r4, r5, pc}
 137              		.cfi_endproc
 138              	.LFE117:
 140              		.section	.text.exmc_norsram_init,"ax",%progbits
 141              		.align	1
 142              		.global	exmc_norsram_init
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	exmc_norsram_init:
 148              	.LVL4:
 149              	.LFB118:
ARM GAS  /tmp/ccKgYh9i.s 			page 7


 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC NOR/SRAM region
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx, x=0..3
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   write_mode: EXMC_ASYN_WRITE, EXMC_SYN_WRITE
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   extended_mode: ENABLE or DISABLE
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   asyn_wait: ENABLE or DISABLE
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nwait_signal: ENABLE or DISABLE
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   memory_write: ENABLE or DISABLE
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nwait_config: EXMC_NWAIT_CONFIG_BEFORE, EXMC_NWAIT_CONFIG_DURING
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   wrap_burst_mode: ENABLE or DISABLE
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW, EXMC_NWAIT_POLARITY_HIGH
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   burst_mode: ENABLE or DISABLE
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B, EXMC_NOR_DATABUS_WIDTH_16B
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM, EXMC_MEMORY_TYPE_PSRAM, EXMC_MEMORY_TYPE_NOR
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   address_data_mux: ENABLE or DISABLE
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   read_write_timing: struct exmc_norsram_timing_parameter_struct set the time
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_DISABLE, EXMC_SYN_CLOCK_RATIO_x_CLK, x=2
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   write_timing: struct exmc_norsram_timing_parameter_struct set the time
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_x_CLK, x=2..16
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 150              		.loc 1 217 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 154              		.loc 1 218 5 view .LVU50
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* get the register value */
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
 155              		.loc 1 221 5 view .LVU51
 156              		.loc 1 221 13 is_stmt 0 view .LVU52
 157 0000 0268     		ldr	r2, [r0]
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* clear relative bits */
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NREN | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_SBRSTEN |
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTEN | EXMC_SNCTL_EXMODEN | EXMC_SNCTL_ASYNCWTEN | EXMC_SNCT
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRMUX));
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
ARM GAS  /tmp/ccKgYh9i.s 			page 8


 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure control bits */
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->databus_width |
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 158              		.loc 1 239 39 view .LVU53
 159 0002 8168     		ldr	r1, [r0, #8]
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 160              		.loc 1 221 13 view .LVU54
 161 0004 02F1A052 		add	r2, r2, #335544320
 162 0008 D200     		lsls	r2, r2, #3
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 163              		.loc 1 217 1 view .LVU55
 164 000a F0B5     		push	{r4, r5, r6, r7, lr}
 165              	.LCFI1:
 166              		.cfi_def_cfa_offset 20
 167              		.cfi_offset 4, -20
 168              		.cfi_offset 5, -16
 169              		.cfi_offset 6, -12
 170              		.cfi_offset 7, -8
 171              		.cfi_offset 14, -4
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 172              		.loc 1 221 11 view .LVU56
 173 000c 1368     		ldr	r3, [r2]
 174              	.LVL5:
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 175              		.loc 1 224 5 is_stmt 1 view .LVU57
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 176              		.loc 1 224 11 is_stmt 0 view .LVU58
 177 000e 2A4D     		ldr	r5, .L7
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->databus_width |
 178              		.loc 1 231 38 view .LVU59
 179 0010 C46A     		ldr	r4, [r0, #44]
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 180              		.loc 1 240 78 view .LVU60
 181 0012 066A     		ldr	r6, [r0, #32]
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 182              		.loc 1 224 11 view .LVU61
 183 0014 1D40     		ands	r5, r5, r3
 184              	.LVL6:
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 185              		.loc 1 230 5 is_stmt 1 view .LVU62
 186              		.loc 1 240 78 is_stmt 0 view .LVU63
 187 0016 836A     		ldr	r3, [r0, #40]
 188 0018 2343     		orrs	r3, r3, r4
 189 001a 3343     		orrs	r3, r3, r6
 190 001c 8669     		ldr	r6, [r0, #24]
 191 001e 3343     		orrs	r3, r3, r6
 192 0020 4668     		ldr	r6, [r0, #4]
 193 0022 3343     		orrs	r3, r3, r6
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
ARM GAS  /tmp/ccKgYh9i.s 			page 9


 194              		.loc 1 230 68 view .LVU64
 195 0024 066B     		ldr	r6, [r0, #48]
 196              		.loc 1 240 78 view .LVU65
 197 0026 43EA4603 		orr	r3, r3, r6, lsl #1
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 198              		.loc 1 233 52 view .LVU66
 199 002a 466A     		ldr	r6, [r0, #36]
 200              		.loc 1 240 78 view .LVU67
 201 002c 43EA0623 		orr	r3, r3, r6, lsl #8
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 202              		.loc 1 235 57 view .LVU68
 203 0030 C669     		ldr	r6, [r0, #28]
 204              		.loc 1 240 78 view .LVU69
 205 0032 43EA8623 		orr	r3, r3, r6, lsl #10
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 206              		.loc 1 237 54 view .LVU70
 207 0036 4669     		ldr	r6, [r0, #20]
 208              		.loc 1 240 78 view .LVU71
 209 0038 43EA0633 		orr	r3, r3, r6, lsl #12
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 210              		.loc 1 238 54 view .LVU72
 211 003c 0669     		ldr	r6, [r0, #16]
 212              		.loc 1 240 78 view .LVU73
 213 003e 43EA4633 		orr	r3, r3, r6, lsl #13
 214              		.loc 1 240 51 view .LVU74
 215 0042 C668     		ldr	r6, [r0, #12]
 216              		.loc 1 240 78 view .LVU75
 217 0044 43EA8133 		orr	r3, r3, r1, lsl #14
 218 0048 43EAC633 		orr	r3, r3, r6, lsl #15
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure timing */
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sntcfg = (uint32_t)exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime |
 219              		.loc 1 244 48 view .LVU76
 220 004c 466B     		ldr	r6, [r0, #52]
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 221              		.loc 1 230 11 view .LVU77
 222 004e 2B43     		orrs	r3, r3, r5
 223              	.LVL7:
 224              		.loc 1 244 5 is_stmt 1 view .LVU78
 225              		.loc 1 244 12 is_stmt 0 view .LVU79
 226 0050 B768     		ldr	r7, [r6, #8]
 227 0052 B569     		ldr	r5, [r6, #24]
 228 0054 3D43     		orrs	r5, r5, r7
 229 0056 7768     		ldr	r7, [r6, #4]
 230 0058 3D43     		orrs	r5, r5, r7
 231 005a 3768     		ldr	r7, [r6]
 232 005c 3D43     		orrs	r5, r5, r7
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 233              		.loc 1 245 82 view .LVU80
 234 005e 7769     		ldr	r7, [r6, #20]
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 235              		.loc 1 244 12 view .LVU81
 236 0060 45EA0715 		orr	r5, r5, r7, lsl #4
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 237              		.loc 1 246 80 view .LVU82
 238 0064 3769     		ldr	r7, [r6, #16]
ARM GAS  /tmp/ccKgYh9i.s 			page 10


 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 239              		.loc 1 247 72 view .LVU83
 240 0066 F668     		ldr	r6, [r6, #12]
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_data_latency |
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->asyn_access_mode;
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* enable nor flash access */
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type) {
 241              		.loc 1 253 7 view .LVU84
 242 0068 082C     		cmp	r4, #8
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 243              		.loc 1 244 12 view .LVU85
 244 006a 45EA0725 		orr	r5, r5, r7, lsl #8
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 245              		.loc 1 254 15 view .LVU86
 246 006e 08BF     		it	eq
 247 0070 43F04003 		orreq	r3, r3, #64
 248              	.LVL8:
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure extended mode */
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == exmc_norsram_init_struct->extended_mode) {
 249              		.loc 1 258 7 view .LVU87
 250 0074 0129     		cmp	r1, #1
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 251              		.loc 1 244 12 view .LVU88
 252 0076 45EA0645 		orr	r5, r5, r6, lsl #16
 253              	.LVL9:
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 254              		.loc 1 253 5 is_stmt 1 view .LVU89
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 255              		.loc 1 254 9 view .LVU90
 256              		.loc 1 258 5 view .LVU91
 257              		.loc 1 258 7 is_stmt 0 view .LVU92
 258 007a 19D1     		bne	.L6
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snwtcfg = (uint32_t)exmc_norsram_init_struct->write_timing->asyn_address_setuptime |
 259              		.loc 1 259 9 is_stmt 1 view .LVU93
 260              		.loc 1 259 53 is_stmt 0 view .LVU94
 261 007c 846B     		ldr	r4, [r0, #56]
 262              		.loc 1 259 17 view .LVU95
 263 007e 2668     		ldr	r6, [r4]
 264 0080 A169     		ldr	r1, [r4, #24]
 265 0082 3143     		orrs	r1, r1, r6
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 266              		.loc 1 260 82 view .LVU96
 267 0084 6669     		ldr	r6, [r4, #20]
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snwtcfg = (uint32_t)exmc_norsram_init_struct->write_timing->asyn_address_setuptime |
 268              		.loc 1 259 17 view .LVU97
 269 0086 41EA0611 		orr	r1, r1, r6, lsl #4
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 270              		.loc 1 261 80 view .LVU98
 271 008a 2669     		ldr	r6, [r4, #16]
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 272              		.loc 1 262 72 view .LVU99
 273 008c E468     		ldr	r4, [r4, #12]
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
ARM GAS  /tmp/ccKgYh9i.s 			page 11


 274              		.loc 1 259 17 view .LVU100
 275 008e 41EA0621 		orr	r1, r1, r6, lsl #8
 276 0092 41EA0441 		orr	r1, r1, r4, lsl #16
 277              	.LVL10:
 278              	.L5:
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_norsram_init_struct->write_timing->asyn_access_mode;
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         snwtcfg = BANK0_SNWTCFG_RESET;
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the registers */
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 279              		.loc 1 269 5 is_stmt 1 view .LVU101
 280              		.loc 1 269 58 is_stmt 0 view .LVU102
 281 0096 1360     		str	r3, [r2]
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 282              		.loc 1 270 5 is_stmt 1 view .LVU103
 283 0098 0368     		ldr	r3, [r0]
 284              	.LVL11:
 285              		.loc 1 270 5 is_stmt 0 view .LVU104
 286 009a DB00     		lsls	r3, r3, #3
 287 009c 03F12043 		add	r3, r3, #-1610612736
 288              		.loc 1 270 59 view .LVU105
 289 00a0 5D60     		str	r5, [r3, #4]
 290              	.LVL12:
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 291              		.loc 1 271 5 is_stmt 1 view .LVU106
 292 00a2 0368     		ldr	r3, [r0]
 293 00a4 DB00     		lsls	r3, r3, #3
 294 00a6 03F12043 		add	r3, r3, #-1610612736
 295              		.loc 1 271 60 is_stmt 0 view .LVU107
 296 00aa C3F80411 		str	r1, [r3, #260]
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 297              		.loc 1 272 1 view .LVU108
 298 00ae F0BD     		pop	{r4, r5, r6, r7, pc}
 299              	.LVL13:
 300              	.L6:
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 301              		.loc 1 265 17 view .LVU109
 302 00b0 6FF07041 		mvn	r1, #-268435456
 303 00b4 EFE7     		b	.L5
 304              	.L8:
 305 00b6 00BF     		.align	2
 306              	.L7:
 307 00b8 8100F7FF 		.word	-589695
 308              		.cfi_endproc
 309              	.LFE118:
 311              		.section	.text.exmc_norsram_enable,"ax",%progbits
 312              		.align	1
 313              		.global	exmc_norsram_enable
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 318              	exmc_norsram_enable:
 319              	.LVL14:
 320              	.LFB119:
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
ARM GAS  /tmp/ccKgYh9i.s 			page 12


 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable EXMC NOR/PSRAM bank region
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM bank
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_enable(uint32_t exmc_norsram_region)
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 321              		.loc 1 283 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 326              		.loc 1 284 5 view .LVU111
 327 0000 00F1A050 		add	r0, r0, #335544320
 328              	.LVL15:
 329              		.loc 1 284 5 is_stmt 0 view .LVU112
 330 0004 C000     		lsls	r0, r0, #3
 331              	.LVL16:
 332              		.loc 1 284 5 view .LVU113
 333 0006 0368     		ldr	r3, [r0]
 334              		.loc 1 284 37 view .LVU114
 335 0008 43F00103 		orr	r3, r3, #1
 336 000c 0360     		str	r3, [r0]
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 337              		.loc 1 285 1 view .LVU115
 338 000e 7047     		bx	lr
 339              		.cfi_endproc
 340              	.LFE119:
 342              		.section	.text.exmc_norsram_disable,"ax",%progbits
 343              		.align	1
 344              		.global	exmc_norsram_disable
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	exmc_norsram_disable:
 350              	.LVL17:
 351              	.LFB120:
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable EXMC NOR/PSRAM bank region
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM Bank
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_disable(uint32_t exmc_norsram_region)
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 352              		.loc 1 296 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 0
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		@ link register save eliminated.
ARM GAS  /tmp/ccKgYh9i.s 			page 13


 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 357              		.loc 1 297 5 view .LVU117
 358 0000 00F1A050 		add	r0, r0, #335544320
 359              	.LVL18:
 360              		.loc 1 297 5 is_stmt 0 view .LVU118
 361 0004 C000     		lsls	r0, r0, #3
 362              	.LVL19:
 363              		.loc 1 297 5 view .LVU119
 364 0006 0368     		ldr	r3, [r0]
 365              		.loc 1 297 37 view .LVU120
 366 0008 23F00103 		bic	r3, r3, #1
 367 000c 0360     		str	r3, [r0]
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 368              		.loc 1 298 1 view .LVU121
 369 000e 7047     		bx	lr
 370              		.cfi_endproc
 371              	.LFE120:
 373              		.section	.text.exmc_nand_deinit,"ax",%progbits
 374              		.align	1
 375              		.global	exmc_nand_deinit
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	exmc_nand_deinit:
 381              	.LVL20:
 382              	.LFB121:
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC NAND bank
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: select the bank of NAND
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1..2)
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_deinit(uint32_t exmc_nand_bank)
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 383              		.loc 1 309 1 is_stmt 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387              		@ link register save eliminated.
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) = BANK1_2_NPCTL_RESET;
 388              		.loc 1 311 5 view .LVU123
 389 0000 00F1A060 		add	r0, r0, #83886080
 390              	.LVL21:
 391              		.loc 1 311 5 is_stmt 0 view .LVU124
 392 0004 0230     		adds	r0, r0, #2
 393              	.LVL22:
 394              		.loc 1 311 5 view .LVU125
 395 0006 4001     		lsls	r0, r0, #5
 396              	.LVL23:
 397              		.loc 1 311 32 view .LVU126
 398 0008 0823     		movs	r3, #8
 399 000a 0360     		str	r3, [r0]
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
ARM GAS  /tmp/ccKgYh9i.s 			page 14


 400              		.loc 1 312 5 is_stmt 1 view .LVU127
 401              		.loc 1 312 34 is_stmt 0 view .LVU128
 402 000c 4223     		movs	r3, #66
 403 000e 4360     		str	r3, [r0, #4]
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_bank) = BANK1_2_NPCTCFG_RESET;
 404              		.loc 1 313 5 is_stmt 1 view .LVU129
 405              		.loc 1 313 34 is_stmt 0 view .LVU130
 406 0010 4FF0FF33 		mov	r3, #-1
 407 0014 8360     		str	r3, [r0, #8]
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_bank) = BANK1_2_NPATCFG_RESET;
 408              		.loc 1 314 5 is_stmt 1 view .LVU131
 409              		.loc 1 314 34 is_stmt 0 view .LVU132
 410 0016 C360     		str	r3, [r0, #12]
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 411              		.loc 1 315 1 view .LVU133
 412 0018 7047     		bx	lr
 413              		.cfi_endproc
 414              	.LFE121:
 416              		.section	.text.exmc_nand_struct_para_init,"ax",%progbits
 417              		.align	1
 418              		.global	exmc_nand_struct_para_init
 419              		.syntax unified
 420              		.thumb
 421              		.thumb_func
 423              	exmc_nand_struct_para_init:
 424              	.LVL24:
 425              	.LFB122:
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_norsram_parameter_struct pointer
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_struct_para_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 426              		.loc 1 324 1 is_stmt 1 view -0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430              		@ link register save eliminated.
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->nand_bank = EXMC_BANK1_NAND;
 431              		.loc 1 326 5 view .LVU135
 432              		.loc 1 326 38 is_stmt 0 view .LVU136
 433 0000 0123     		movs	r3, #1
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->databus_width = EXMC_NAND_DATABUS_WIDTH_8B;
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 434              		.loc 1 333 26 view .LVU137
 435 0002 C269     		ldr	r2, [r0, #28]
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 436              		.loc 1 326 38 view .LVU138
ARM GAS  /tmp/ccKgYh9i.s 			page 15


 437 0004 0360     		str	r3, [r0]
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 438              		.loc 1 327 5 is_stmt 1 view .LVU139
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 439              		.loc 1 327 41 is_stmt 0 view .LVU140
 440 0006 0023     		movs	r3, #0
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 441              		.loc 1 328 42 view .LVU141
 442 0008 C0E90533 		strd	r3, r3, [r0, #20]
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 443              		.loc 1 329 5 is_stmt 1 view .LVU142
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 444              		.loc 1 332 40 is_stmt 0 view .LVU143
 445 000c C0E90233 		strd	r3, r3, [r0, #8]
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 446              		.loc 1 329 38 view .LVU144
 447 0010 0361     		str	r3, [r0, #16]
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 448              		.loc 1 330 5 is_stmt 1 view .LVU145
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 449              		.loc 1 330 37 is_stmt 0 view .LVU146
 450 0012 4360     		str	r3, [r0, #4]
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 451              		.loc 1 331 5 is_stmt 1 view .LVU147
 452              		.loc 1 333 5 view .LVU148
 453              		.loc 1 333 59 is_stmt 0 view .LVU149
 454 0014 FC23     		movs	r3, #252
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 455              		.loc 1 334 58 view .LVU150
 456 0016 C2E90233 		strd	r3, r3, [r2, #8]
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 457              		.loc 1 335 5 is_stmt 1 view .LVU151
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 458              		.loc 1 336 65 is_stmt 0 view .LVU152
 459 001a C2E90033 		strd	r3, r3, [r2]
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 460              		.loc 1 337 5 is_stmt 1 view .LVU153
 461              		.loc 1 337 26 is_stmt 0 view .LVU154
 462 001e 026A     		ldr	r2, [r0, #32]
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 463              		.loc 1 338 61 view .LVU155
 464 0020 C2E90233 		strd	r3, r3, [r2, #8]
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->holdtime = 0xFCU;
 465              		.loc 1 339 5 is_stmt 1 view .LVU156
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 466              		.loc 1 340 68 is_stmt 0 view .LVU157
 467 0024 C2E90033 		strd	r3, r3, [r2]
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 468              		.loc 1 341 1 view .LVU158
 469 0028 7047     		bx	lr
 470              		.cfi_endproc
 471              	.LFE122:
 473              		.section	.text.exmc_nand_init,"ax",%progbits
 474              		.align	1
 475              		.global	exmc_nand_init
 476              		.syntax unified
 477              		.thumb
ARM GAS  /tmp/ccKgYh9i.s 			page 16


 478              		.thumb_func
 480              	exmc_nand_init:
 481              	.LVL25:
 482              	.LFB123:
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC NAND bank
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_parameter_struct: configure the EXMC NAND parameter
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   nand_bank: EXMC_BANK1_NAND,EXMC_BANK2_NAND
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ecc_size: EXMC_ECC_SIZE_xBYTES,x=256,512,1024,2048,4096
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ecc_logic: ENABLE or DISABLE
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   databus_width: EXMC_NAND_DATABUS_WIDTH_8B,EXMC_NAND_DATABUS_WIDTH_16B
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 483              		.loc 1 367 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 487              		.loc 1 368 5 view .LVU160
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     npctl = (uint32_t)(exmc_nand_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 488              		.loc 1 370 5 view .LVU161
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->databus_width |
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET) |
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ecc_size |
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ctr_latency |
 489              		.loc 1 375 48 is_stmt 0 view .LVU162
 490 0000 4369     		ldr	r3, [r0, #20]
 491 0002 4268     		ldr	r2, [r0, #4]
 492 0004 1A43     		orrs	r2, r2, r3
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ecc_size |
 493              		.loc 1 373 47 view .LVU163
 494 0006 0369     		ldr	r3, [r0, #16]
 495              		.loc 1 375 48 view .LVU164
 496 0008 42EA8312 		orr	r2, r2, r3, lsl #6
 497 000c C368     		ldr	r3, [r0, #12]
 498 000e 1A43     		orrs	r2, r2, r3
 499 0010 8368     		ldr	r3, [r0, #8]
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
ARM GAS  /tmp/ccKgYh9i.s 			page 17


 500              		.loc 1 367 1 view .LVU165
 501 0012 30B5     		push	{r4, r5, lr}
 502              	.LCFI2:
 503              		.cfi_def_cfa_offset 12
 504              		.cfi_offset 4, -12
 505              		.cfi_offset 5, -8
 506              		.cfi_offset 14, -4
 507              		.loc 1 375 48 view .LVU166
 508 0014 1A43     		orrs	r2, r2, r3
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     npctcfg = (uint32_t)((exmc_nand_init_struct->common_space_timing->setuptime - 1U) & EXMC_NPCTCF
 509              		.loc 1 378 48 view .LVU167
 510 0016 C469     		ldr	r4, [r0, #28]
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 511              		.loc 1 370 60 view .LVU168
 512 0018 8369     		ldr	r3, [r0, #24]
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTCFG_COMHI
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     npatcfg = (uint32_t)((exmc_nand_init_struct->attribute_space_timing->setuptime - 1U) & EXMC_NPA
 513              		.loc 1 383 48 view .LVU169
 514 001a 056A     		ldr	r5, [r0, #32]
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 515              		.loc 1 375 48 view .LVU170
 516 001c 42EA4302 		orr	r2, r2, r3, lsl #1
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 517              		.loc 1 378 81 view .LVU171
 518 0020 E368     		ldr	r3, [r4, #12]
 519 0022 591E     		subs	r1, r3, #1
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTCFG_COMHI
 520              		.loc 1 380 70 view .LVU172
 521 0024 6368     		ldr	r3, [r4, #4]
 522 0026 1B04     		lsls	r3, r3, #16
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTCFG_COMHI
 523              		.loc 1 380 96 view .LVU173
 524 0028 03F47F03 		and	r3, r3, #16711680
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 525              		.loc 1 378 15 view .LVU174
 526 002c C9B2     		uxtb	r1, r1
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 527              		.loc 1 378 13 view .LVU175
 528 002e 1943     		orrs	r1, r1, r3
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 529              		.loc 1 381 78 view .LVU176
 530 0030 2368     		ldr	r3, [r4]
 531 0032 013B     		subs	r3, r3, #1
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 532              		.loc 1 378 13 view .LVU177
 533 0034 41EA0361 		orr	r1, r1, r3, lsl #24
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 534              		.loc 1 379 71 view .LVU178
 535 0038 A368     		ldr	r3, [r4, #8]
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 536              		.loc 1 385 73 view .LVU179
ARM GAS  /tmp/ccKgYh9i.s 			page 18


 537 003a 6C68     		ldr	r4, [r5, #4]
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 538              		.loc 1 379 71 view .LVU180
 539 003c 013B     		subs	r3, r3, #1
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 540              		.loc 1 379 77 view .LVU181
 541 003e 1B02     		lsls	r3, r3, #8
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 542              		.loc 1 379 104 view .LVU182
 543 0040 9BB2     		uxth	r3, r3
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 544              		.loc 1 378 13 view .LVU183
 545 0042 1943     		orrs	r1, r1, r3
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 546              		.loc 1 383 84 view .LVU184
 547 0044 EB68     		ldr	r3, [r5, #12]
 548              		.loc 1 385 73 view .LVU185
 549 0046 2404     		lsls	r4, r4, #16
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 550              		.loc 1 383 84 view .LVU186
 551 0048 013B     		subs	r3, r3, #1
 552              		.loc 1 385 99 view .LVU187
 553 004a 04F47F04 		and	r4, r4, #16711680
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 554              		.loc 1 383 15 view .LVU188
 555 004e DBB2     		uxtb	r3, r3
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 556              		.loc 1 383 13 view .LVU189
 557 0050 2343     		orrs	r3, r3, r4
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 558              		.loc 1 386 80 view .LVU190
 559 0052 2C68     		ldr	r4, [r5]
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 560              		.loc 1 383 13 view .LVU191
 561 0054 43EA0463 		orr	r3, r3, r4, lsl #24
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 562              		.loc 1 384 74 view .LVU192
 563 0058 AC68     		ldr	r4, [r5, #8]
 564 005a 013C     		subs	r4, r4, #1
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 565              		.loc 1 384 80 view .LVU193
 566 005c 2402     		lsls	r4, r4, #8
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 567              		.loc 1 384 107 view .LVU194
 568 005e A4B2     		uxth	r4, r4
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 569              		.loc 1 383 13 view .LVU195
 570 0060 2343     		orrs	r3, r3, r4
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* initialize EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_init_struct->nand_bank) = npctl;
 571              		.loc 1 389 5 view .LVU196
 572 0062 0468     		ldr	r4, [r0]
 573 0064 04F1A064 		add	r4, r4, #83886080
 574 0068 0234     		adds	r4, r4, #2
 575 006a 6401     		lsls	r4, r4, #5
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
ARM GAS  /tmp/ccKgYh9i.s 			page 19


 576              		.loc 1 370 11 view .LVU197
 577 006c 42F00802 		orr	r2, r2, #8
 578              	.LVL26:
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 579              		.loc 1 378 5 is_stmt 1 view .LVU198
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 580              		.loc 1 383 5 view .LVU199
 581              		.loc 1 389 5 view .LVU200
 582              		.loc 1 389 50 is_stmt 0 view .LVU201
 583 0070 2260     		str	r2, [r4]
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 584              		.loc 1 390 5 is_stmt 1 view .LVU202
 585 0072 0268     		ldr	r2, [r0]
 586              	.LVL27:
 587              		.loc 1 390 5 is_stmt 0 view .LVU203
 588 0074 5201     		lsls	r2, r2, #5
 589 0076 02F12042 		add	r2, r2, #-1610612736
 590              		.loc 1 390 52 view .LVU204
 591 007a 9164     		str	r1, [r2, #72]
 592              	.LVL28:
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 593              		.loc 1 391 5 is_stmt 1 view .LVU205
 594 007c 0268     		ldr	r2, [r0]
 595 007e 5201     		lsls	r2, r2, #5
 596 0080 02F12042 		add	r2, r2, #-1610612736
 597              		.loc 1 391 52 is_stmt 0 view .LVU206
 598 0084 D364     		str	r3, [r2, #76]
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 599              		.loc 1 392 1 view .LVU207
 600 0086 30BD     		pop	{r4, r5, pc}
 601              		.cfi_endproc
 602              	.LFE123:
 604              		.section	.text.exmc_nand_enable,"ax",%progbits
 605              		.align	1
 606              		.global	exmc_nand_enable
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	exmc_nand_enable:
 612              	.LVL29:
 613              	.LFB124:
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable NAND bank
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_enable(uint32_t exmc_nand_bank)
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 614              		.loc 1 403 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
ARM GAS  /tmp/ccKgYh9i.s 			page 20


 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_NDBKEN;
 619              		.loc 1 404 5 view .LVU209
 620 0000 00F1A060 		add	r0, r0, #83886080
 621              	.LVL30:
 622              		.loc 1 404 5 is_stmt 0 view .LVU210
 623 0004 0230     		adds	r0, r0, #2
 624              	.LVL31:
 625              		.loc 1 404 5 view .LVU211
 626 0006 4001     		lsls	r0, r0, #5
 627              	.LVL32:
 628              		.loc 1 404 5 view .LVU212
 629 0008 0368     		ldr	r3, [r0]
 630              		.loc 1 404 32 view .LVU213
 631 000a 43F00403 		orr	r3, r3, #4
 632 000e 0360     		str	r3, [r0]
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 633              		.loc 1 405 1 view .LVU214
 634 0010 7047     		bx	lr
 635              		.cfi_endproc
 636              	.LFE124:
 638              		.section	.text.exmc_nand_disable,"ax",%progbits
 639              		.align	1
 640              		.global	exmc_nand_disable
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 645              	exmc_nand_disable:
 646              	.LVL33:
 647              	.LFB125:
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable NAND bank
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_disable(uint32_t exmc_nand_bank)
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 648              		.loc 1 416 1 is_stmt 1 view -0
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 0
 651              		@ frame_needed = 0, uses_anonymous_args = 0
 652              		@ link register save eliminated.
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_NDBKEN;
 653              		.loc 1 417 5 view .LVU216
 654 0000 00F1A060 		add	r0, r0, #83886080
 655              	.LVL34:
 656              		.loc 1 417 5 is_stmt 0 view .LVU217
 657 0004 0230     		adds	r0, r0, #2
 658              	.LVL35:
 659              		.loc 1 417 5 view .LVU218
 660 0006 4001     		lsls	r0, r0, #5
 661              	.LVL36:
 662              		.loc 1 417 5 view .LVU219
 663 0008 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccKgYh9i.s 			page 21


 664              		.loc 1 417 32 view .LVU220
 665 000a 23F00403 		bic	r3, r3, #4
 666 000e 0360     		str	r3, [r0]
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 667              		.loc 1 418 1 view .LVU221
 668 0010 7047     		bx	lr
 669              		.cfi_endproc
 670              	.LFE125:
 672              		.section	.text.exmc_pccard_deinit,"ax",%progbits
 673              		.align	1
 674              		.global	exmc_pccard_deinit
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 679              	exmc_pccard_deinit:
 680              	.LFB126:
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC PC card bank
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_deinit(void)
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 681              		.loc 1 427 1 is_stmt 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* EXMC_BANK3_PCCARD */
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = BANK3_NPCTL_RESET;
 686              		.loc 1 429 5 view .LVU223
 687              		.loc 1 429 17 is_stmt 0 view .LVU224
 688 0000 4FF02043 		mov	r3, #-1610612736
 689 0004 0822     		movs	r2, #8
 690 0006 C3F8A020 		str	r2, [r3, #160]
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 691              		.loc 1 430 5 is_stmt 1 view .LVU225
 692              		.loc 1 430 19 is_stmt 0 view .LVU226
 693 000a 4022     		movs	r2, #64
 694 000c C3F8A420 		str	r2, [r3, #164]
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = BANK3_NPCTCFG_RESET;
 695              		.loc 1 431 5 is_stmt 1 view .LVU227
 696              		.loc 1 431 19 is_stmt 0 view .LVU228
 697 0010 4FF0FF32 		mov	r2, #-1
 698 0014 C3F8A820 		str	r2, [r3, #168]
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = BANK3_NPATCFG_RESET;
 699              		.loc 1 432 5 is_stmt 1 view .LVU229
 700              		.loc 1 432 19 is_stmt 0 view .LVU230
 701 0018 C3F8AC20 		str	r2, [r3, #172]
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = BANK3_PIOTCFG3_RESET;
 702              		.loc 1 433 5 is_stmt 1 view .LVU231
 703              		.loc 1 433 19 is_stmt 0 view .LVU232
 704 001c C3F8B020 		str	r2, [r3, #176]
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 705              		.loc 1 434 1 view .LVU233
ARM GAS  /tmp/ccKgYh9i.s 			page 22


 706 0020 7047     		bx	lr
 707              		.cfi_endproc
 708              	.LFE126:
 710              		.section	.text.exmc_pccard_struct_para_init,"ax",%progbits
 711              		.align	1
 712              		.global	exmc_pccard_struct_para_init
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	exmc_pccard_struct_para_init:
 718              	.LVL37:
 719              	.LFB127:
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_pccard_parameter_struct with the default values
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 720              		.loc 1 443 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724              		@ link register save eliminated.
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->wait_feature = DISABLE;
 725              		.loc 1 445 5 view .LVU235
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 726              		.loc 1 448 28 is_stmt 0 view .LVU236
 727 0000 C268     		ldr	r2, [r0, #12]
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 728              		.loc 1 445 43 view .LVU237
 729 0002 0023     		movs	r3, #0
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 730              		.loc 1 446 42 view .LVU238
 731 0004 C0E90133 		strd	r3, r3, [r0, #4]
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 732              		.loc 1 447 5 is_stmt 1 view .LVU239
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 733              		.loc 1 447 42 is_stmt 0 view .LVU240
 734 0008 0360     		str	r3, [r0]
 735              		.loc 1 448 5 is_stmt 1 view .LVU241
 736              		.loc 1 448 61 is_stmt 0 view .LVU242
 737 000a FC23     		movs	r3, #252
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 738              		.loc 1 449 60 view .LVU243
 739 000c C2E90233 		strd	r3, r3, [r2, #8]
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 740              		.loc 1 450 5 is_stmt 1 view .LVU244
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 741              		.loc 1 451 67 is_stmt 0 view .LVU245
 742 0010 C2E90033 		strd	r3, r3, [r2]
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
ARM GAS  /tmp/ccKgYh9i.s 			page 23


 743              		.loc 1 452 5 is_stmt 1 view .LVU246
 744              		.loc 1 452 28 is_stmt 0 view .LVU247
 745 0014 0269     		ldr	r2, [r0, #16]
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 746              		.loc 1 453 63 view .LVU248
 747 0016 C2E90233 		strd	r3, r3, [r2, #8]
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 748              		.loc 1 454 5 is_stmt 1 view .LVU249
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 749              		.loc 1 455 70 is_stmt 0 view .LVU250
 750 001a C2E90033 		strd	r3, r3, [r2]
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 751              		.loc 1 456 5 is_stmt 1 view .LVU251
 752              		.loc 1 456 28 is_stmt 0 view .LVU252
 753 001e 4269     		ldr	r2, [r0, #20]
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 754              		.loc 1 457 56 view .LVU253
 755 0020 C2E90233 		strd	r3, r3, [r2, #8]
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->holdtime = 0xFCU;
 756              		.loc 1 458 5 is_stmt 1 view .LVU254
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 757              		.loc 1 459 63 is_stmt 0 view .LVU255
 758 0024 C2E90033 		strd	r3, r3, [r2]
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 759              		.loc 1 460 1 view .LVU256
 760 0028 7047     		bx	lr
 761              		.cfi_endproc
 762              	.LFE127:
 764              		.section	.text.exmc_pccard_init,"ax",%progbits
 765              		.align	1
 766              		.global	exmc_pccard_init
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	exmc_pccard_init:
 772              	.LVL38:
 773              	.LFB128:
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC PC card bank
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_pccard_parameter_struct: configure the EXMC NAND parameter
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   io_space_timing: exmc_nand_pccard_timing_parameter_struct set the time
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFFU
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFFU
ARM GAS  /tmp/ccKgYh9i.s 			page 24


 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     waittime: 0x02U~0x100U
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0x100U
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 774              		.loc 1 487 1 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 0
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = (uint32_t)(exmc_pccard_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 778              		.loc 1 489 5 view .LVU258
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->ctr_latency |
 779              		.loc 1 491 56 is_stmt 0 view .LVU259
 780 0000 D0E90023 		ldrd	r2, r3, [r0]
 781 0004 1343     		orrs	r3, r3, r2
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 782              		.loc 1 489 68 view .LVU260
 783 0006 8268     		ldr	r2, [r0, #8]
 784              		.loc 1 491 56 view .LVU261
 785 0008 43EA4203 		orr	r3, r3, r2, lsl #1
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 786              		.loc 1 489 17 view .LVU262
 787 000c 4FF02042 		mov	r2, #-1610612736
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 788              		.loc 1 487 1 view .LVU263
 789 0010 10B5     		push	{r4, lr}
 790              	.LCFI3:
 791              		.cfi_def_cfa_offset 8
 792              		.cfi_offset 4, -8
 793              		.cfi_offset 14, -4
 794              		.loc 1 491 56 view .LVU264
 795 0012 43F01003 		orr	r3, r3, #16
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->atr_latency ;
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card common space timing configuration register */
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = (uint32_t)((exmc_pccard_init_struct->common_space_timing->setuptime - 1U) & EXM
 796              		.loc 1 495 56 view .LVU265
 797 0016 C468     		ldr	r4, [r0, #12]
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 798              		.loc 1 489 17 view .LVU266
 799 0018 C2F8A030 		str	r3, [r2, #160]
 800              		.loc 1 495 5 is_stmt 1 view .LVU267
 801              		.loc 1 495 89 is_stmt 0 view .LVU268
 802 001c E368     		ldr	r3, [r4, #12]
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 803              		.loc 1 497 78 view .LVU269
 804 001e 6168     		ldr	r1, [r4, #4]
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 805              		.loc 1 495 89 view .LVU270
 806 0020 013B     		subs	r3, r3, #1
 807              		.loc 1 497 78 view .LVU271
 808 0022 0904     		lsls	r1, r1, #16
ARM GAS  /tmp/ccKgYh9i.s 			page 25


 809              		.loc 1 497 104 view .LVU272
 810 0024 01F47F01 		and	r1, r1, #16711680
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 811              		.loc 1 495 21 view .LVU273
 812 0028 DBB2     		uxtb	r3, r3
 813              		.loc 1 497 127 view .LVU274
 814 002a 0B43     		orrs	r3, r3, r1
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 815              		.loc 1 498 86 view .LVU275
 816 002c 2168     		ldr	r1, [r4]
 817 002e 0139     		subs	r1, r1, #1
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 818              		.loc 1 497 127 view .LVU276
 819 0030 43EA0163 		orr	r3, r3, r1, lsl #24
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 820              		.loc 1 496 79 view .LVU277
 821 0034 A168     		ldr	r1, [r4, #8]
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card attribute space timing configuration register */
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = (uint32_t)((exmc_pccard_init_struct->attribute_space_timing->setuptime - 1U) & 
 822              		.loc 1 501 56 view .LVU278
 823 0036 0469     		ldr	r4, [r0, #16]
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card io space timing configuration register */
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = (uint32_t)((exmc_pccard_init_struct->io_space_timing->setuptime - 1U) & EXMC_PI
 824              		.loc 1 507 56 view .LVU279
 825 0038 4069     		ldr	r0, [r0, #20]
 826              	.LVL39:
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 827              		.loc 1 496 79 view .LVU280
 828 003a 0139     		subs	r1, r1, #1
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 829              		.loc 1 496 85 view .LVU281
 830 003c 0902     		lsls	r1, r1, #8
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 831              		.loc 1 496 112 view .LVU282
 832 003e 89B2     		uxth	r1, r1
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 833              		.loc 1 497 127 view .LVU283
 834 0040 0B43     		orrs	r3, r3, r1
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 835              		.loc 1 495 19 view .LVU284
 836 0042 C2F8A830 		str	r3, [r2, #168]
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 837              		.loc 1 501 5 is_stmt 1 view .LVU285
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 838              		.loc 1 501 92 is_stmt 0 view .LVU286
 839 0046 E368     		ldr	r3, [r4, #12]
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 840              		.loc 1 503 81 view .LVU287
 841 0048 6168     		ldr	r1, [r4, #4]
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 842              		.loc 1 501 92 view .LVU288
 843 004a 013B     		subs	r3, r3, #1
ARM GAS  /tmp/ccKgYh9i.s 			page 26


 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 844              		.loc 1 503 81 view .LVU289
 845 004c 0904     		lsls	r1, r1, #16
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 846              		.loc 1 503 107 view .LVU290
 847 004e 01F47F01 		and	r1, r1, #16711680
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 848              		.loc 1 501 21 view .LVU291
 849 0052 DBB2     		uxtb	r3, r3
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 850              		.loc 1 503 130 view .LVU292
 851 0054 0B43     		orrs	r3, r3, r1
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 852              		.loc 1 504 88 view .LVU293
 853 0056 2168     		ldr	r1, [r4]
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 854              		.loc 1 503 130 view .LVU294
 855 0058 43EA0163 		orr	r3, r3, r1, lsl #24
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 856              		.loc 1 502 82 view .LVU295
 857 005c A168     		ldr	r1, [r4, #8]
 858 005e 0139     		subs	r1, r1, #1
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 859              		.loc 1 502 88 view .LVU296
 860 0060 0902     		lsls	r1, r1, #8
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 861              		.loc 1 502 115 view .LVU297
 862 0062 89B2     		uxth	r1, r1
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 863              		.loc 1 503 130 view .LVU298
 864 0064 0B43     		orrs	r3, r3, r1
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 865              		.loc 1 501 19 view .LVU299
 866 0066 C2F8AC30 		str	r3, [r2, #172]
 867              		.loc 1 507 5 is_stmt 1 view .LVU300
 868              		.loc 1 507 85 is_stmt 0 view .LVU301
 869 006a C368     		ldr	r3, [r0, #12]
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 870              		.loc 1 509 74 view .LVU302
 871 006c 4168     		ldr	r1, [r0, #4]
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 872              		.loc 1 507 85 view .LVU303
 873 006e 013B     		subs	r3, r3, #1
 874              		.loc 1 509 74 view .LVU304
 875 0070 0904     		lsls	r1, r1, #16
 876              		.loc 1 509 99 view .LVU305
 877 0072 01F47F01 		and	r1, r1, #16711680
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 878              		.loc 1 507 21 view .LVU306
 879 0076 DBB2     		uxtb	r3, r3
 880              		.loc 1 509 122 view .LVU307
 881 0078 0B43     		orrs	r3, r3, r1
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCFG_IOHIZ_OF
 882              		.loc 1 510 81 view .LVU308
 883 007a 0168     		ldr	r1, [r0]
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCFG_IOHIZ_OF
ARM GAS  /tmp/ccKgYh9i.s 			page 27


 884              		.loc 1 509 122 view .LVU309
 885 007c 43EA0163 		orr	r3, r3, r1, lsl #24
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 886              		.loc 1 508 75 view .LVU310
 887 0080 8168     		ldr	r1, [r0, #8]
 888 0082 0139     		subs	r1, r1, #1
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 889              		.loc 1 508 81 view .LVU311
 890 0084 0902     		lsls	r1, r1, #8
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 891              		.loc 1 508 107 view .LVU312
 892 0086 89B2     		uxth	r1, r1
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCFG_IOHIZ_OF
 893              		.loc 1 509 122 view .LVU313
 894 0088 0B43     		orrs	r3, r3, r1
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 895              		.loc 1 507 19 view .LVU314
 896 008a C2F8B030 		str	r3, [r2, #176]
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 897              		.loc 1 511 1 view .LVU315
 898 008e 10BD     		pop	{r4, pc}
 899              		.cfi_endproc
 900              	.LFE128:
 902              		.section	.text.exmc_pccard_enable,"ax",%progbits
 903              		.align	1
 904              		.global	exmc_pccard_enable
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 909              	exmc_pccard_enable:
 910              	.LFB129:
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable PC Card Bank
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_enable(void)
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 911              		.loc 1 520 1 is_stmt 1 view -0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 |= EXMC_NPCTL_NDBKEN;
 916              		.loc 1 521 5 view .LVU317
 917 0000 4FF02042 		mov	r2, #-1610612736
 918 0004 D2F8A030 		ldr	r3, [r2, #160]
 919              		.loc 1 521 17 is_stmt 0 view .LVU318
 920 0008 43F00403 		orr	r3, r3, #4
 921 000c C2F8A030 		str	r3, [r2, #160]
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 922              		.loc 1 522 1 view .LVU319
 923 0010 7047     		bx	lr
 924              		.cfi_endproc
 925              	.LFE129:
ARM GAS  /tmp/ccKgYh9i.s 			page 28


 927              		.section	.text.exmc_pccard_disable,"ax",%progbits
 928              		.align	1
 929              		.global	exmc_pccard_disable
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 934              	exmc_pccard_disable:
 935              	.LFB130:
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable PC Card Bank
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_pccard_disable(void)
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 936              		.loc 1 531 1 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 940              		@ link register save eliminated.
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_NPCTL3 &= ~EXMC_NPCTL_NDBKEN;
 941              		.loc 1 532 5 view .LVU321
 942 0000 4FF02042 		mov	r2, #-1610612736
 943 0004 D2F8A030 		ldr	r3, [r2, #160]
 944              		.loc 1 532 17 is_stmt 0 view .LVU322
 945 0008 23F00403 		bic	r3, r3, #4
 946 000c C2F8A030 		str	r3, [r2, #160]
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 947              		.loc 1 533 1 view .LVU323
 948 0010 7047     		bx	lr
 949              		.cfi_endproc
 950              	.LFE130:
 952              		.section	.text.exmc_sdram_deinit,"ax",%progbits
 953              		.align	1
 954              		.global	exmc_sdram_deinit
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	exmc_sdram_deinit:
 960              	.LVL40:
 961              	.LFB131:
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC SDRAM device
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****    \param[in]   exmc_sdram_device: select the SRAM device
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0, 1)
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_deinit(uint32_t exmc_sdram_device)
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 962              		.loc 1 545 1 is_stmt 1 view -0
 963              		.cfi_startproc
ARM GAS  /tmp/ccKgYh9i.s 			page 29


 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset SDRAM registers */
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCTL(exmc_sdram_device) = SDRAM_DEVICE_SDCTL_RESET;
 967              		.loc 1 547 5 view .LVU325
 968 0000 00F12050 		add	r0, r0, #671088640
 969              	.LVL41:
 970              		.loc 1 547 5 is_stmt 0 view .LVU326
 971 0004 4C30     		adds	r0, r0, #76
 972              	.LVL42:
 973              		.loc 1 547 5 view .LVU327
 974 0006 8000     		lsls	r0, r0, #2
 975              	.LVL43:
 976              		.loc 1 547 35 view .LVU328
 977 0008 4FF43473 		mov	r3, #720
 978 000c 0360     		str	r3, [r0]
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 979              		.loc 1 548 5 is_stmt 1 view .LVU329
 980              		.loc 1 548 36 is_stmt 0 view .LVU330
 981 000e 6FF07043 		mvn	r3, #-268435456
 982 0012 8360     		str	r3, [r0, #8]
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = SDRAM_DEVICE_SDCMD_RESET;
 983              		.loc 1 549 5 is_stmt 1 view .LVU331
 984              		.loc 1 549 16 is_stmt 0 view .LVU332
 985 0014 4FF02043 		mov	r3, #-1610612736
 986 0018 0022     		movs	r2, #0
 987 001a C3F85021 		str	r2, [r3, #336]
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 988              		.loc 1 550 5 is_stmt 1 view .LVU333
 989              		.loc 1 550 16 is_stmt 0 view .LVU334
 990 001e C3F85421 		str	r2, [r3, #340]
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = SDRAM_DEVICE_SDRSCTL_RESET;
 991              		.loc 1 551 5 is_stmt 1 view .LVU335
 992              		.loc 1 551 18 is_stmt 0 view .LVU336
 993 0022 C3F88021 		str	r2, [r3, #384]
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 994              		.loc 1 552 1 view .LVU337
 995 0026 7047     		bx	lr
 996              		.cfi_endproc
 997              	.LFE131:
 999              		.section	.text.exmc_sdram_struct_para_init,"ax",%progbits
 1000              		.align	1
 1001              		.global	exmc_sdram_struct_para_init
 1002              		.syntax unified
 1003              		.thumb
 1004              		.thumb_func
 1006              	exmc_sdram_struct_para_init:
 1007              	.LVL44:
 1008              	.LFB132:
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_sdram_parameter_struct with the default values
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
ARM GAS  /tmp/ccKgYh9i.s 			page 30


 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_struct_para_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1009              		.loc 1 561 1 is_stmt 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              		@ link register save eliminated.
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdram_device = EXMC_SDRAM_DEVICE0;
 1014              		.loc 1 563 5 view .LVU339
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1015              		.loc 1 564 50 is_stmt 0 view .LVU340
 1016 0000 0022     		movs	r2, #0
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1017              		.loc 1 563 42 view .LVU341
 1018 0002 0423     		movs	r3, #4
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->row_address_width = EXMC_SDRAM_ROW_ADDRESS_11;
 1019              		.loc 1 565 47 view .LVU342
 1020 0004 C0E90822 		strd	r2, r2, [r0, #32]
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->data_width = EXMC_SDRAM_DATABUS_WIDTH_16B;
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->cas_latency = EXMC_CAS_LATENCY_1_SDCLK;
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->write_protection = ENABLE;
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdclock_config = EXMC_SDCLK_DISABLE;
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->burst_read_switch = DISABLE;
 1021              		.loc 1 571 47 view .LVU343
 1022 0008 C0E90222 		strd	r2, r2, [r0, #8]
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1023              		.loc 1 563 42 view .LVU344
 1024 000c 0360     		str	r3, [r0]
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->row_address_width = EXMC_SDRAM_ROW_ADDRESS_11;
 1025              		.loc 1 564 5 is_stmt 1 view .LVU345
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->data_width = EXMC_SDRAM_DATABUS_WIDTH_16B;
 1026              		.loc 1 566 5 view .LVU346
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->pipeline_read_delay = EXMC_PIPELINE_DELAY_0_HCLK;
 1027              		.loc 1 572 49 is_stmt 0 view .LVU347
 1028 000e 4260     		str	r2, [r0, #4]
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->cas_latency = EXMC_CAS_LATENCY_1_SDCLK;
 1029              		.loc 1 567 50 view .LVU348
 1030 0010 1023     		movs	r3, #16
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->load_mode_register_delay = 16U;
 1031              		.loc 1 574 27 view .LVU349
 1032 0012 826A     		ldr	r2, [r0, #40]
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->cas_latency = EXMC_CAS_LATENCY_1_SDCLK;
 1033              		.loc 1 567 50 view .LVU350
 1034 0014 4021     		movs	r1, #64
 1035 0016 C0E90613 		strd	r1, r3, [r0, #24]
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->write_protection = ENABLE;
 1036              		.loc 1 568 5 is_stmt 1 view .LVU351
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdclock_config = EXMC_SDCLK_DISABLE;
 1037              		.loc 1 569 46 is_stmt 0 view .LVU352
 1038 001a 4FF0800C 		mov	ip, #128
 1039 001e 0121     		movs	r1, #1
 1040 0020 C0E9041C 		strd	r1, ip, [r0, #16]
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->burst_read_switch = DISABLE;
 1041              		.loc 1 570 5 is_stmt 1 view .LVU353
ARM GAS  /tmp/ccKgYh9i.s 			page 31


 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1042              		.loc 1 572 5 view .LVU354
 1043              		.loc 1 574 5 view .LVU355
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->exit_selfrefresh_delay = 16U;
 1044              		.loc 1 575 60 is_stmt 0 view .LVU356
 1045 0024 C2E90533 		strd	r3, r3, [r2, #20]
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_address_select_delay = 16U;
 1046              		.loc 1 576 5 is_stmt 1 view .LVU357
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->auto_refresh_delay = 16U;
 1047              		.loc 1 577 56 is_stmt 0 view .LVU358
 1048 0028 C2E90333 		strd	r3, r3, [r2, #12]
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->write_recovery_delay = 16U;
 1049              		.loc 1 578 5 is_stmt 1 view .LVU359
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_precharge_delay = 16U;
 1050              		.loc 1 579 57 is_stmt 0 view .LVU360
 1051 002c C2E90133 		strd	r3, r3, [r2, #4]
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_to_column_delay = 16U;
 1052              		.loc 1 580 5 is_stmt 1 view .LVU361
 1053              		.loc 1 580 57 is_stmt 0 view .LVU362
 1054 0030 1360     		str	r3, [r2]
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1055              		.loc 1 581 1 view .LVU363
 1056 0032 7047     		bx	lr
 1057              		.cfi_endproc
 1058              	.LFE132:
 1060              		.section	.text.exmc_sdram_init,"ax",%progbits
 1061              		.align	1
 1062              		.global	exmc_sdram_init
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1067              	exmc_sdram_init:
 1068              	.LVL45:
 1069              	.LFB133:
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC SDRAM device
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_parameter_struct: configure the EXMC SDRAM parameter
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   sdram_device: EXMC_SDRAM_DEVICE0,EXMC_SDRAM_DEVICE1
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   pipeline_read_delay: EXMC_PIPELINE_DELAY_x_HCLK,x=0..2
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   burst_read_switch: ENABLE or DISABLE
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   sdclock_config: EXMC_SDCLK_DISABLE,EXMC_SDCLK_PERIODS_2_HCLK,EXMC_SDCLK_PERIODS_3
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   write_protection: ENABLE or DISABLE
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   cas_latency: EXMC_CAS_LATENCY_x_SDCLK,x=1..3
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   internal_bank_number: EXMC_SDRAM_2_INTER_BANK,EXMC_SDRAM_4_INTER_BANK
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   data_width: EXMC_SDRAM_DATABUS_WIDTH_8B,EXMC_SDRAM_DATABUS_WIDTH_16B,EXMC_SDRAM_D
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   row_address_width: EXMC_SDRAM_ROW_ADDRESS_x,x=11..13
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   column_address_width: EXMC_SDRAM_COW_ADDRESS_x,x=8..11
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   timing: exmc_sdram_timing_parameter_struct set the time
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     row_to_column_delay: 1U~16U
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     row_precharge_delay: 1U~16U
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     write_recovery_delay: 1U~16U
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     auto_refresh_delay: 1U~16U
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     row_address_select_delay: 1U~16U
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     exit_selfrefresh_delay: 1U~16U
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                     load_mode_register_delay: 1U~16U
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
ARM GAS  /tmp/ccKgYh9i.s 			page 32


 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1070              		.loc 1 608 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1074              		.loc 1 609 5 view .LVU365
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure EXMC_SDCTL0 or EXMC_SDCTL1 */
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_init_struct->sdram_device) {
 1075              		.loc 1 612 5 view .LVU366
 1076 0000 D0E90823 		ldrd	r2, r3, [r0, #32]
 1077 0004 1343     		orrs	r3, r3, r2
 1078 0006 C269     		ldr	r2, [r0, #28]
 1079 0008 1343     		orrs	r3, r3, r2
 1080 000a 8269     		ldr	r2, [r0, #24]
 1081 000c 1343     		orrs	r3, r3, r2
 1082 000e 4269     		ldr	r2, [r0, #20]
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1083              		.loc 1 608 1 is_stmt 0 view .LVU367
 1084 0010 70B5     		push	{r4, r5, r6, lr}
 1085              	.LCFI4:
 1086              		.cfi_def_cfa_offset 16
 1087              		.cfi_offset 4, -16
 1088              		.cfi_offset 5, -12
 1089              		.cfi_offset 6, -8
 1090              		.cfi_offset 14, -4
 1091 0012 1343     		orrs	r3, r3, r2
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 */
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0)  = (uint32_t)(exmc_sdram_init_struct->column_address_width |
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->data_width |
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->internal_bank_number |
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->cas_latency |
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->write_protection << SD
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->burst_read_switch << S
 1092              		.loc 1 621 96 view .LVU368
 1093 0014 D0E90251 		ldrd	r5, r1, [r0, #8]
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1094              		.loc 1 622 76 view .LVU369
 1095 0018 4468     		ldr	r4, [r0, #4]
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 1096              		.loc 1 619 95 view .LVU370
 1097 001a 0669     		ldr	r6, [r0, #16]
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDTCFG0 */
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = (uint32_t)((exmc_sdram_init_struct->timing->load_mode_reg
 1098              		.loc 1 625 77 view .LVU371
 1099 001c 826A     		ldr	r2, [r0, #40]
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 */
 1100              		.loc 1 612 7 view .LVU372
 1101 001e 0068     		ldr	r0, [r0]
 1102              	.LVL46:
ARM GAS  /tmp/ccKgYh9i.s 			page 33


 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 */
 1103              		.loc 1 612 7 view .LVU373
 1104 0020 0428     		cmp	r0, #4
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1105              		.loc 1 621 96 view .LVU374
 1106 0022 4FEA0535 		lsl	r5, r5, #12
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 1107              		.loc 1 619 95 view .LVU375
 1108 0026 4FEA4626 		lsl	r6, r6, #9
 1109 002a 41EA0401 		orr	r1, r1, r4
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 */
 1110              		.loc 1 612 7 view .LVU376
 1111 002e 23D1     		bne	.L24
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1112              		.loc 1 614 9 is_stmt 1 view .LVU377
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1113              		.loc 1 621 120 is_stmt 0 view .LVU378
 1114 0030 2943     		orrs	r1, r1, r5
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1115              		.loc 1 614 41 view .LVU379
 1116 0032 4FF02040 		mov	r0, #-1610612736
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1117              		.loc 1 621 120 view .LVU380
 1118 0036 3143     		orrs	r1, r1, r6
 1119 0038 1943     		orrs	r1, r1, r3
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1120              		.loc 1 614 41 view .LVU381
 1121 003a C0F84011 		str	r1, [r0, #320]
 1122              		.loc 1 625 9 is_stmt 1 view .LVU382
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1123              		.loc 1 626 102 is_stmt 0 view .LVU383
 1124 003e 5369     		ldr	r3, [r2, #20]
 1125 0040 591E     		subs	r1, r3, #1
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1126              		.loc 1 627 104 view .LVU384
 1127 0042 1369     		ldr	r3, [r2, #16]
 1128 0044 013B     		subs	r3, r3, #1
 1129              		.loc 1 627 110 view .LVU385
 1130 0046 1B02     		lsls	r3, r3, #8
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1131              		.loc 1 626 131 view .LVU386
 1132 0048 43EA0113 		orr	r3, r3, r1, lsl #4
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1133              		.loc 1 625 43 view .LVU387
 1134 004c 9169     		ldr	r1, [r2, #24]
 1135 004e 0139     		subs	r1, r1, #1
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1136              		.loc 1 626 131 view .LVU388
 1137 0050 0B43     		orrs	r3, r3, r1
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1138              		.loc 1 628 98 view .LVU389
 1139 0052 D168     		ldr	r1, [r2, #12]
 1140 0054 0139     		subs	r1, r1, #1
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1141              		.loc 1 627 133 view .LVU390
 1142 0056 43EA0133 		orr	r3, r3, r1, lsl #12
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
ARM GAS  /tmp/ccKgYh9i.s 			page 34


 1143              		.loc 1 629 100 view .LVU391
 1144 005a 9168     		ldr	r1, [r2, #8]
 1145 005c 0139     		subs	r1, r1, #1
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1146              		.loc 1 628 127 view .LVU392
 1147 005e 43EA0143 		orr	r3, r3, r1, lsl #16
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1148              		.loc 1 630 99 view .LVU393
 1149 0062 5168     		ldr	r1, [r2, #4]
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1150              		.loc 1 631 99 view .LVU394
 1151 0064 1268     		ldr	r2, [r2]
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1152              		.loc 1 630 99 view .LVU395
 1153 0066 0139     		subs	r1, r1, #1
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 1154              		.loc 1 629 128 view .LVU396
 1155 0068 43EA0153 		orr	r3, r3, r1, lsl #20
 1156              		.loc 1 631 99 view .LVU397
 1157 006c 013A     		subs	r2, r2, #1
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1158              		.loc 1 630 127 view .LVU398
 1159 006e 43EA0263 		orr	r3, r3, r2, lsl #24
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1160              		.loc 1 625 41 view .LVU399
 1161 0072 C0F84831 		str	r3, [r0, #328]
 1162              	.L23:
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 and EXMC_SDCTL1 */
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDCTL1 register are reserved */
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdctl0 = EXMC_SDCTL(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDCTL_PIPED | EXMC_SDCTL_BRSTRD | EXMC_SD
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdctl0 |= (uint32_t)(exmc_sdram_init_struct->sdclock_config |
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              exmc_sdram_init_struct->pipeline_read_delay);
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdctl1 = (uint32_t)(exmc_sdram_init_struct->column_address_width |
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->data_width |
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->internal_bank_number |
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->cas_latency |
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_init_struct->write_protection << SDCTL_WPEN_OFFSET));
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0) = sdctl0;
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* configure EXMC_SDTCFG0 and EXMC_SDTCFG1 */
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDTCFG1 register are reserved */
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdtcfg0 = EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDTCFG_RPD | EXMC_SDTCFG_WRD | EXMC_SDT
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdtcfg0 |= (uint32_t)((((exmc_sdram_init_struct->timing->auto_refresh_delay) - 1U) << SDTCF
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDT
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdtcfg1 = (uint32_t)(((exmc_sdram_init_struct->timing->load_mode_register_delay) - 1U) |
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
ARM GAS  /tmp/ccKgYh9i.s 			page 35


 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_to_column_delay) - 1U) << SDTCFG
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = sdtcfg0;
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1163              		.loc 1 667 1 view .LVU400
 1164 0076 70BD     		pop	{r4, r5, r6, pc}
 1165              	.L24:
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1166              		.loc 1 635 9 is_stmt 1 view .LVU401
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1167              		.loc 1 635 18 is_stmt 0 view .LVU402
 1168 0078 4FF02040 		mov	r0, #-1610612736
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 1169              		.loc 1 641 16 view .LVU403
 1170 007c 3343     		orrs	r3, r3, r6
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1171              		.loc 1 635 18 view .LVU404
 1172 007e D0F84041 		ldr	r4, [r0, #320]
 1173              	.LVL47:
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1174              		.loc 1 637 9 is_stmt 1 view .LVU405
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1175              		.loc 1 635 16 is_stmt 0 view .LVU406
 1176 0082 24F4F844 		bic	r4, r4, #31744
 1177              	.LVL48:
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1178              		.loc 1 635 16 view .LVU407
 1179 0086 2143     		orrs	r1, r1, r4
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1180              		.loc 1 637 16 view .LVU408
 1181 0088 0D43     		orrs	r5, r5, r1
 1182              	.LVL49:
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 1183              		.loc 1 641 9 is_stmt 1 view .LVU409
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 1184              		.loc 1 648 9 view .LVU410
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 1185              		.loc 1 648 40 is_stmt 0 view .LVU411
 1186 008a C0F84051 		str	r5, [r0, #320]
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1187              		.loc 1 649 9 is_stmt 1 view .LVU412
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1188              		.loc 1 649 40 is_stmt 0 view .LVU413
 1189 008e C0F84431 		str	r3, [r0, #324]
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1190              		.loc 1 653 9 is_stmt 1 view .LVU414
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1191              		.loc 1 655 86 is_stmt 0 view .LVU415
 1192 0092 D368     		ldr	r3, [r2, #12]
 1193              	.LVL50:
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1194              		.loc 1 653 19 view .LVU416
 1195 0094 D0F84811 		ldr	r1, [r0, #328]
 1196              	.LVL51:
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
ARM GAS  /tmp/ccKgYh9i.s 			page 36


 1197              		.loc 1 655 9 is_stmt 1 view .LVU417
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1198              		.loc 1 655 86 is_stmt 0 view .LVU418
 1199 0098 5C1E     		subs	r4, r3, #1
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDT
 1200              		.loc 1 656 87 view .LVU419
 1201 009a 5368     		ldr	r3, [r2, #4]
 1202 009c 013B     		subs	r3, r3, #1
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDT
 1203              		.loc 1 656 93 view .LVU420
 1204 009e 1B05     		lsls	r3, r3, #20
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1205              		.loc 1 653 17 view .LVU421
 1206 00a0 21F47F01 		bic	r1, r1, #16711680
 1207              	.LVL52:
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1208              		.loc 1 655 115 view .LVU422
 1209 00a4 43EA0433 		orr	r3, r3, r4, lsl #12
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1210              		.loc 1 653 17 view .LVU423
 1211 00a8 21F47041 		bic	r1, r1, #61440
 1212 00ac 0B43     		orrs	r3, r3, r1
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1213              		.loc 1 657 88 view .LVU424
 1214 00ae 9168     		ldr	r1, [r2, #8]
 1215 00b0 0139     		subs	r1, r1, #1
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1216              		.loc 1 655 17 view .LVU425
 1217 00b2 43EA0141 		orr	r1, r3, r1, lsl #16
 1218              	.LVL53:
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1219              		.loc 1 659 9 is_stmt 1 view .LVU426
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1220              		.loc 1 660 88 is_stmt 0 view .LVU427
 1221 00b6 5369     		ldr	r3, [r2, #20]
 1222 00b8 5C1E     		subs	r4, r3, #1
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_to_column_delay) - 1U) << SDTCFG
 1223              		.loc 1 661 90 view .LVU428
 1224 00ba 1369     		ldr	r3, [r2, #16]
 1225 00bc 013B     		subs	r3, r3, #1
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_to_column_delay) - 1U) << SDTCFG
 1226              		.loc 1 661 96 view .LVU429
 1227 00be 1B02     		lsls	r3, r3, #8
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1228              		.loc 1 660 117 view .LVU430
 1229 00c0 43EA0413 		orr	r3, r3, r4, lsl #4
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1230              		.loc 1 659 90 view .LVU431
 1231 00c4 9469     		ldr	r4, [r2, #24]
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1232              		.loc 1 662 85 view .LVU432
 1233 00c6 1268     		ldr	r2, [r2]
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 1234              		.loc 1 664 41 view .LVU433
 1235 00c8 C0F84811 		str	r1, [r0, #328]
 1236              	.LVL54:
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
ARM GAS  /tmp/ccKgYh9i.s 			page 37


 1237              		.loc 1 659 90 view .LVU434
 1238 00cc 013C     		subs	r4, r4, #1
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1239              		.loc 1 660 117 view .LVU435
 1240 00ce 2343     		orrs	r3, r3, r4
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 1241              		.loc 1 662 85 view .LVU436
 1242 00d0 013A     		subs	r2, r2, #1
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1243              		.loc 1 659 17 view .LVU437
 1244 00d2 43EA0263 		orr	r3, r3, r2, lsl #24
 1245              	.LVL55:
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 1246              		.loc 1 664 9 is_stmt 1 view .LVU438
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 1247              		.loc 1 665 9 view .LVU439
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 1248              		.loc 1 665 41 is_stmt 0 view .LVU440
 1249 00d6 C0F84C31 		str	r3, [r0, #332]
 1250              		.loc 1 667 1 view .LVU441
 1251 00da CCE7     		b	.L23
 1252              		.cfi_endproc
 1253              	.LFE133:
 1255              		.section	.text.exmc_sdram_struct_command_para_init,"ax",%progbits
 1256              		.align	1
 1257              		.global	exmc_sdram_struct_command_para_init
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1262              	exmc_sdram_struct_command_para_init:
 1263              	.LVL56:
 1264              	.LFB134:
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_sdram_struct_command_para_init with the default values
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_sdram_struct_command_para_init pointer
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_struct_command_para_init(exmc_sdram_command_parameter_struct *exmc_sdram_command_in
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1265              		.loc 1 676 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default value */
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->mode_register_content = 0U;
 1270              		.loc 1 678 5 view .LVU443
 1271              		.loc 1 678 59 is_stmt 0 view .LVU444
 1272 0000 0023     		movs	r3, #0
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->auto_refresh_number = EXMC_SDRAM_AUTO_REFLESH_1_SDCLK;
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->bank_select = EXMC_SDRAM_DEVICE0_SELECT;
 1273              		.loc 1 680 49 view .LVU445
 1274 0002 1022     		movs	r2, #16
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->auto_refresh_number = EXMC_SDRAM_AUTO_REFLESH_1_SDCLK;
 1275              		.loc 1 679 57 view .LVU446
ARM GAS  /tmp/ccKgYh9i.s 			page 38


 1276 0004 C0E90033 		strd	r3, r3, [r0]
 1277              		.loc 1 680 5 is_stmt 1 view .LVU447
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->command = EXMC_SDRAM_NORMAL_OPERATION;
 1278              		.loc 1 681 45 is_stmt 0 view .LVU448
 1279 0008 C0E90223 		strd	r2, r3, [r0, #8]
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1280              		.loc 1 682 1 view .LVU449
 1281 000c 7047     		bx	lr
 1282              		.cfi_endproc
 1283              	.LFE134:
 1285              		.section	.text.exmc_sqpipsram_deinit,"ax",%progbits
 1286              		.align	1
 1287              		.global	exmc_sqpipsram_deinit
 1288              		.syntax unified
 1289              		.thumb
 1290              		.thumb_func
 1292              	exmc_sqpipsram_deinit:
 1293              	.LFB135:
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      deinitialize exmc SQPIPSRAM
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_deinit(void)
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1294              		.loc 1 691 1 is_stmt 1 view -0
 1295              		.cfi_startproc
 1296              		@ args = 0, pretend = 0, frame = 0
 1297              		@ frame_needed = 0, uses_anonymous_args = 0
 1298              		@ link register save eliminated.
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the registers */
 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SINIT = BANK0_SQPI_SINIT_RESET;
 1299              		.loc 1 693 5 view .LVU451
 1300              		.loc 1 693 16 is_stmt 0 view .LVU452
 1301 0000 4FF02043 		mov	r3, #-1610612736
 1302 0004 064A     		ldr	r2, .L28
 1303 0006 C3F81023 		str	r2, [r3, #784]
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD = BANK0_SQPI_SRCMD_RESET;
 1304              		.loc 1 694 5 is_stmt 1 view .LVU453
 1305              		.loc 1 694 16 is_stmt 0 view .LVU454
 1306 000a 0022     		movs	r2, #0
 1307 000c C3F82023 		str	r2, [r3, #800]
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD = BANK0_SQPI_SWCMD_RESET;
 1308              		.loc 1 695 5 is_stmt 1 view .LVU455
 1309              		.loc 1 695 16 is_stmt 0 view .LVU456
 1310 0010 C3F83023 		str	r2, [r3, #816]
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SIDL = BANK0_SQPI_SIDL_RESET;
 1311              		.loc 1 696 5 is_stmt 1 view .LVU457
 1312              		.loc 1 696 15 is_stmt 0 view .LVU458
 1313 0014 C3F84023 		str	r2, [r3, #832]
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SIDH = BANK0_SQPI_SIDH_RESET;
 1314              		.loc 1 697 5 is_stmt 1 view .LVU459
 1315              		.loc 1 697 15 is_stmt 0 view .LVU460
 1316 0018 C3F85023 		str	r2, [r3, #848]
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
ARM GAS  /tmp/ccKgYh9i.s 			page 39


 1317              		.loc 1 698 1 view .LVU461
 1318 001c 7047     		bx	lr
 1319              	.L29:
 1320 001e 00BF     		.align	2
 1321              	.L28:
 1322 0020 00000118 		.word	402718720
 1323              		.cfi_endproc
 1324              	.LFE135:
 1326              		.section	.text.exmc_sqpipsram_struct_para_init,"ax",%progbits
 1327              		.align	1
 1328              		.global	exmc_sqpipsram_struct_para_init
 1329              		.syntax unified
 1330              		.thumb
 1331              		.thumb_func
 1333              	exmc_sqpipsram_struct_para_init:
 1334              	.LVL57:
 1335              	.LFB136:
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize exmc_sqpipsram_parameter_struct with the default values
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  the struct exmc_sqpipsram_parameter_struct pointer
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_struct_para_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1336              		.loc 1 707 1 is_stmt 1 view -0
 1337              		.cfi_startproc
 1338              		@ args = 0, pretend = 0, frame = 0
 1339              		@ frame_needed = 0, uses_anonymous_args = 0
 1340              		@ link register save eliminated.
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->sample_polarity = EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE;
 1341              		.loc 1 709 5 view .LVU463
 1342              		.loc 1 709 49 is_stmt 0 view .LVU464
 1343 0000 0023     		movs	r3, #0
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->id_length = EXMC_SQPIPSRAM_ID_LENGTH_64B;
 1344              		.loc 1 710 43 view .LVU465
 1345 0002 C0E90033 		strd	r3, r3, [r0]
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->address_bits = EXMC_SQPIPSRAM_ADDR_LENGTH_24B;
 1346              		.loc 1 711 5 is_stmt 1 view .LVU466
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->command_bits = EXMC_SQPIPSRAM_COMMAND_LENGTH_8B;
 1347              		.loc 1 712 46 is_stmt 0 view .LVU467
 1348 0006 4FF0C052 		mov	r2, #402653184
 1349 000a 4FF48033 		mov	r3, #65536
 1350 000e C0E90223 		strd	r2, r3, [r0, #8]
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1351              		.loc 1 713 1 view .LVU468
 1352 0012 7047     		bx	lr
 1353              		.cfi_endproc
 1354              	.LFE136:
 1356              		.section	.text.exmc_sqpipsram_init,"ax",%progbits
 1357              		.align	1
 1358              		.global	exmc_sqpipsram_init
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
ARM GAS  /tmp/ccKgYh9i.s 			page 40


 1363              	exmc_sqpipsram_init:
 1364              	.LVL58:
 1365              	.LFB137:
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      initialize EXMC SQPIPSRAM
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sqpipsram_parameter_struct: configure the EXMC SQPIPSRAM parameter
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   sample_polarity: EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE,EXMC_SQPIPSRAM_SAMPLE_FALLING_
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   id_length: EXMC_SQPIPSRAM_ID_LENGTH_xB,x=8,16,32,64
 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   address_bits: EXMC_SQPIPSRAM_ADDR_LENGTH_xB,x=1..26
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   command_bits: EXMC_SQPIPSRAM_COMMAND_LENGTH_xB,x=4,8,16
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1366              		.loc 1 726 1 is_stmt 1 view -0
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 0
 1369              		@ frame_needed = 0, uses_anonymous_args = 0
 1370              		@ link register save eliminated.
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* initialize SQPI controller */
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SINIT = (uint32_t)exmc_sqpipsram_init_struct->sample_polarity |
 1371              		.loc 1 728 5 view .LVU470
 1372              		.loc 1 728 72 is_stmt 0 view .LVU471
 1373 0000 D0E90032 		ldrd	r3, r2, [r0]
 1374 0004 1343     		orrs	r3, r3, r2
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1375              		.loc 1 729 56 view .LVU472
 1376 0006 8268     		ldr	r2, [r0, #8]
 1377 0008 1343     		orrs	r3, r3, r2
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->address_bits |
 1378              		.loc 1 730 59 view .LVU473
 1379 000a C268     		ldr	r2, [r0, #12]
 1380 000c 1343     		orrs	r3, r3, r2
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1381              		.loc 1 728 16 view .LVU474
 1382 000e 4FF02042 		mov	r2, #-1610612736
 1383 0012 C2F81033 		str	r3, [r2, #784]
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->command_bits;
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1384              		.loc 1 732 1 view .LVU475
 1385 0016 7047     		bx	lr
 1386              		.cfi_endproc
 1387              	.LFE137:
 1389              		.section	.text.exmc_norsram_consecutive_clock_config,"ax",%progbits
 1390              		.align	1
 1391              		.global	exmc_norsram_consecutive_clock_config
 1392              		.syntax unified
 1393              		.thumb
 1394              		.thumb_func
 1396              	exmc_norsram_consecutive_clock_config:
 1397              	.LVL59:
 1398              	.LFB138:
 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure consecutive clock
ARM GAS  /tmp/ccKgYh9i.s 			page 41


 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  clock_mode: specify when the clock is generated
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_SYN_MODE: the clock is generated only during synchronous access
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_UNCONDITIONALLY: the clock is generated unconditionally
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_consecutive_clock_config(uint32_t clock_mode)
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1399              		.loc 1 744 1 is_stmt 1 view -0
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 0
 1402              		@ frame_needed = 0, uses_anonymous_args = 0
 1403              		@ link register save eliminated.
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_CLOCK_UNCONDITIONALLY == clock_mode) {
 1404              		.loc 1 745 5 view .LVU477
 1405 0000 4FF02043 		mov	r3, #-1610612736
 1406              		.loc 1 745 7 is_stmt 0 view .LVU478
 1407 0004 B0F5801F 		cmp	r0, #1048576
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) |= EXMC_CLOCK_UNCONDITIONALLY;
 1408              		.loc 1 746 9 view .LVU479
 1409 0008 1A68     		ldr	r2, [r3]
 1410              		.loc 1 746 9 is_stmt 1 view .LVU480
 1411              		.loc 1 746 48 is_stmt 0 view .LVU481
 1412 000a 0CBF     		ite	eq
 1413 000c 42F48012 		orreq	r2, r2, #1048576
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) &= ~EXMC_CLOCK_UNCONDITIONALLY;
 1414              		.loc 1 748 9 is_stmt 1 view .LVU482
 1415              		.loc 1 748 48 is_stmt 0 view .LVU483
 1416 0010 22F48012 		bicne	r2, r2, #1048576
 1417 0014 1A60     		str	r2, [r3]
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1418              		.loc 1 750 1 view .LVU484
 1419 0016 7047     		bx	lr
 1420              		.cfi_endproc
 1421              	.LFE138:
 1423              		.section	.text.exmc_norsram_page_size_config,"ax",%progbits
 1424              		.align	1
 1425              		.global	exmc_norsram_page_size_config
 1426              		.syntax unified
 1427              		.thumb
 1428              		.thumb_func
 1430              	exmc_norsram_page_size_config:
 1431              	.LVL60:
 1432              	.LFB139:
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure CRAM page size
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  page_size: CRAM page size
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_AUTO_SPLIT: the clock is generated only during synchronous access
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_128_BYTES: page size is 128 bytes
ARM GAS  /tmp/ccKgYh9i.s 			page 42


 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_256_BYTES: page size is 256 bytes
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_512_BYTES: page size is 512 bytes
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_1024_BYTES: page size is 1024 bytes
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_norsram_page_size_config(uint32_t exmc_norsram_region, uint32_t page_size)
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1433              		.loc 1 768 1 is_stmt 1 view -0
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 0, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the bits */
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~EXMC_SNCTL_CPS;
 1438              		.loc 1 770 5 view .LVU486
 1439 0000 00F1A050 		add	r0, r0, #335544320
 1440              	.LVL61:
 1441              		.loc 1 770 5 is_stmt 0 view .LVU487
 1442 0004 C000     		lsls	r0, r0, #3
 1443              	.LVL62:
 1444              		.loc 1 770 5 view .LVU488
 1445 0006 0368     		ldr	r3, [r0]
 1446              		.loc 1 770 37 view .LVU489
 1447 0008 23F4E023 		bic	r3, r3, #458752
 1448 000c 0360     		str	r3, [r0]
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* set the CPS bits */
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= page_size;
 1449              		.loc 1 773 5 is_stmt 1 view .LVU490
 1450 000e 0368     		ldr	r3, [r0]
 1451              		.loc 1 773 37 is_stmt 0 view .LVU491
 1452 0010 0B43     		orrs	r3, r3, r1
 1453 0012 0360     		str	r3, [r0]
 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1454              		.loc 1 774 1 view .LVU492
 1455 0014 7047     		bx	lr
 1456              		.cfi_endproc
 1457              	.LFE139:
 1459              		.section	.text.exmc_nand_ecc_config,"ax",%progbits
 1460              		.align	1
 1461              		.global	exmc_nand_ecc_config
 1462              		.syntax unified
 1463              		.thumb
 1464              		.thumb_func
 1466              	exmc_nand_ecc_config:
 1467              	.LVL63:
 1468              	.LFB140:
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable or disable the EXMC NAND ECC function
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
ARM GAS  /tmp/ccKgYh9i.s 			page 43


 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_nand_ecc_config(uint32_t exmc_nand_bank, ControlStatus newvalue)
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1469              		.loc 1 786 1 is_stmt 1 view -0
 1470              		.cfi_startproc
 1471              		@ args = 0, pretend = 0, frame = 0
 1472              		@ frame_needed = 0, uses_anonymous_args = 0
 1473              		@ link register save eliminated.
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1474              		.loc 1 787 5 view .LVU494
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* enable the selected NAND bank ECC function */
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_ECCEN;
 1475              		.loc 1 789 9 is_stmt 0 view .LVU495
 1476 0000 00F1A060 		add	r0, r0, #83886080
 1477              	.LVL64:
 1478              		.loc 1 789 9 view .LVU496
 1479 0004 0230     		adds	r0, r0, #2
 1480              	.LVL65:
 1481              		.loc 1 789 9 view .LVU497
 1482 0006 4001     		lsls	r0, r0, #5
 1483              	.LVL66:
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1484              		.loc 1 787 7 view .LVU498
 1485 0008 0129     		cmp	r1, #1
 1486              		.loc 1 789 9 is_stmt 1 view .LVU499
 1487 000a 0368     		ldr	r3, [r0]
 1488              		.loc 1 789 36 is_stmt 0 view .LVU500
 1489 000c 0CBF     		ite	eq
 1490 000e 43F04003 		orreq	r3, r3, #64
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* disable the selected NAND bank ECC function */
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_ECCEN;
 1491              		.loc 1 792 9 is_stmt 1 view .LVU501
 1492              		.loc 1 792 36 is_stmt 0 view .LVU502
 1493 0012 23F04003 		bicne	r3, r3, #64
 1494 0016 0360     		str	r3, [r0]
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1495              		.loc 1 794 1 view .LVU503
 1496 0018 7047     		bx	lr
 1497              		.cfi_endproc
 1498              	.LFE140:
 1500              		.section	.text.exmc_ecc_get,"ax",%progbits
 1501              		.align	1
 1502              		.global	exmc_ecc_get
 1503              		.syntax unified
 1504              		.thumb
 1505              		.thumb_func
 1507              	exmc_ecc_get:
 1508              	.LVL67:
 1509              	.LFB141:
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the EXMC ECC value
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
ARM GAS  /tmp/ccKgYh9i.s 			page 44


 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the error correction code(ECC) value
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_ecc_get(uint32_t exmc_nand_bank)
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1510              		.loc 1 805 1 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514              		@ link register save eliminated.
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return(EXMC_NECC(exmc_nand_bank));
 1515              		.loc 1 806 5 view .LVU505
 1516              		.loc 1 806 12 is_stmt 0 view .LVU506
 1517 0000 4001     		lsls	r0, r0, #5
 1518              	.LVL68:
 1519              		.loc 1 806 12 view .LVU507
 1520 0002 00F12040 		add	r0, r0, #-1610612736
 1521 0006 406D     		ldr	r0, [r0, #84]
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1522              		.loc 1 807 1 view .LVU508
 1523 0008 7047     		bx	lr
 1524              		.cfi_endproc
 1525              	.LFE141:
 1527              		.section	.text.exmc_sdram_readsample_enable,"ax",%progbits
 1528              		.align	1
 1529              		.global	exmc_sdram_readsample_enable
 1530              		.syntax unified
 1531              		.thumb
 1532              		.thumb_func
 1534              	exmc_sdram_readsample_enable:
 1535              	.LVL69:
 1536              	.LFB142:
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable or disable read sample
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_readsample_enable(ControlStatus newvalue)
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1537              		.loc 1 816 1 is_stmt 1 view -0
 1538              		.cfi_startproc
 1539              		@ args = 0, pretend = 0, frame = 0
 1540              		@ frame_needed = 0, uses_anonymous_args = 0
 1541              		@ link register save eliminated.
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1542              		.loc 1 817 5 view .LVU510
 1543 0000 4FF02043 		mov	r3, #-1610612736
 1544              		.loc 1 817 7 is_stmt 0 view .LVU511
 1545 0004 0128     		cmp	r0, #1
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL |=  EXMC_SDRSCTL_RSEN;
 1546              		.loc 1 818 9 view .LVU512
 1547 0006 D3F88021 		ldr	r2, [r3, #384]
 1548              		.loc 1 818 9 is_stmt 1 view .LVU513
 1549              		.loc 1 818 22 is_stmt 0 view .LVU514
 1550 000a 0CBF     		ite	eq
ARM GAS  /tmp/ccKgYh9i.s 			page 45


 1551 000c 42F00102 		orreq	r2, r2, #1
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDRSCTL &= (uint32_t)(~EXMC_SDRSCTL_RSEN);
 1552              		.loc 1 820 9 is_stmt 1 view .LVU515
 1553              		.loc 1 820 22 is_stmt 0 view .LVU516
 1554 0010 22F00102 		bicne	r2, r2, #1
 1555 0014 C3F88021 		str	r2, [r3, #384]
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1556              		.loc 1 822 1 view .LVU517
 1557 0018 7047     		bx	lr
 1558              		.cfi_endproc
 1559              	.LFE142:
 1561              		.section	.text.exmc_sdram_readsample_config,"ax",%progbits
 1562              		.align	1
 1563              		.global	exmc_sdram_readsample_config
 1564              		.syntax unified
 1565              		.thumb
 1566              		.thumb_func
 1568              	exmc_sdram_readsample_config:
 1569              	.LVL70:
 1570              	.LFB143:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure the delayed sample clock of read data
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  delay_cell: SDRAM the delayed sample clock of read data
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_x_DELAY_CELL(x=0..15)
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  extra_hclk: sample cycle of read data
 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_READSAMPLE_x_EXTRAHCLK(x=0,1)
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_readsample_config(uint32_t delay_cell, uint32_t extra_hclk)
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1571              		.loc 1 836 1 is_stmt 1 view -0
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 0
 1574              		@ frame_needed = 0, uses_anonymous_args = 0
 1575              		@ link register save eliminated.
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdrsctl = 0U;
 1576              		.loc 1 837 5 view .LVU519
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* reset the bits */
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdrsctl = EXMC_SDRSCTL & (~(EXMC_SDRSCTL_SDSC | EXMC_SDRSCTL_SSCR));
 1577              		.loc 1 840 5 view .LVU520
 1578              		.loc 1 840 15 is_stmt 0 view .LVU521
 1579 0000 4FF02042 		mov	r2, #-1610612736
 1580 0004 D2F88031 		ldr	r3, [r2, #384]
 1581              	.LVL71:
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* set the bits */
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdrsctl |= (uint32_t)(delay_cell | extra_hclk);
 1582              		.loc 1 842 5 is_stmt 1 view .LVU522
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* set the bits */
 1583              		.loc 1 840 13 is_stmt 0 view .LVU523
 1584 0008 23F0F203 		bic	r3, r3, #242
ARM GAS  /tmp/ccKgYh9i.s 			page 46


 1585              	.LVL72:
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* set the bits */
 1586              		.loc 1 840 13 view .LVU524
 1587 000c 0B43     		orrs	r3, r3, r1
 1588              	.LVL73:
 1589              		.loc 1 842 13 view .LVU525
 1590 000e 1843     		orrs	r0, r0, r3
 1591              	.LVL74:
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = sdrsctl;
 1592              		.loc 1 843 5 is_stmt 1 view .LVU526
 1593              		.loc 1 843 18 is_stmt 0 view .LVU527
 1594 0010 C2F88001 		str	r0, [r2, #384]
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1595              		.loc 1 844 1 view .LVU528
 1596 0014 7047     		bx	lr
 1597              		.cfi_endproc
 1598              	.LFE143:
 1600              		.section	.text.exmc_sdram_command_config,"ax",%progbits
 1601              		.align	1
 1602              		.global	exmc_sdram_command_config
 1603              		.syntax unified
 1604              		.thumb
 1605              		.thumb_func
 1607              	exmc_sdram_command_config:
 1608              	.LVL75:
 1609              	.LFB144:
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure the SDRAM memory command
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_command_init_struct: initialize EXMC SDRAM command
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   mode_register_content:
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   auto_refresh_number: EXMC_SDRAM_AUTO_REFLESH_x_SDCLK, x=1..15
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   bank_select: EXMC_SDRAM_DEVICE0_SELECT, EXMC_SDRAM_DEVICE1_SELECT, EXMC_SDRAM_DEV
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                   command: EXMC_SDRAM_NORMAL_OPERATION, EXMC_SDRAM_CLOCK_ENABLE, EXMC_SDRAM_PRECHAR
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                            EXMC_SDRAM_AUTO_REFRESH, EXMC_SDRAM_LOAD_MODE_REGISTER, EXMC_SDRAM_SELF_
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                            EXMC_SDRAM_POWERDOWN_ENTRY
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_command_config(exmc_sdram_command_parameter_struct *exmc_sdram_command_init_struct)
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1610              		.loc 1 859 1 is_stmt 1 view -0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614              		@ link register save eliminated.
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     /* configure command register */
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = (uint32_t)((exmc_sdram_command_init_struct->command) |
 1615              		.loc 1 861 5 view .LVU530
 1616              		.loc 1 861 71 is_stmt 0 view .LVU531
 1617 0000 D0E90223 		ldrd	r2, r3, [r0, #8]
 1618 0004 1343     		orrs	r3, r3, r2
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1619              		.loc 1 862 75 view .LVU532
 1620 0006 4268     		ldr	r2, [r0, #4]
 1621 0008 1343     		orrs	r3, r3, r2
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->auto_refresh_number)) |
ARM GAS  /tmp/ccKgYh9i.s 			page 47


 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->mode_register_content) << SDCMD_MRC_O
 1622              		.loc 1 864 86 view .LVU533
 1623 000a 0268     		ldr	r2, [r0]
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->auto_refresh_number)) |
 1624              		.loc 1 863 85 view .LVU534
 1625 000c 43EA4223 		orr	r3, r3, r2, lsl #9
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1626              		.loc 1 861 16 view .LVU535
 1627 0010 4FF02042 		mov	r2, #-1610612736
 1628 0014 C2F85031 		str	r3, [r2, #336]
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1629              		.loc 1 865 1 view .LVU536
 1630 0018 7047     		bx	lr
 1631              		.cfi_endproc
 1632              	.LFE144:
 1634              		.section	.text.exmc_sdram_refresh_count_set,"ax",%progbits
 1635              		.align	1
 1636              		.global	exmc_sdram_refresh_count_set
 1637              		.syntax unified
 1638              		.thumb
 1639              		.thumb_func
 1641              	exmc_sdram_refresh_count_set:
 1642              	.LVL76:
 1643              	.LFB145:
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set auto-refresh interval
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_count: the number SDRAM clock cycles unit between two successive auto-refresh 
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_refresh_count_set(uint32_t exmc_count)
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1644              		.loc 1 874 1 is_stmt 1 view -0
 1645              		.cfi_startproc
 1646              		@ args = 0, pretend = 0, frame = 0
 1647              		@ frame_needed = 0, uses_anonymous_args = 0
 1648              		@ link register save eliminated.
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdari;
 1649              		.loc 1 875 5 view .LVU538
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1650              		.loc 1 876 5 view .LVU539
 1651              		.loc 1 876 13 is_stmt 0 view .LVU540
 1652 0000 4FF02041 		mov	r1, #-1610612736
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDARI = sdari | (uint32_t)((exmc_count << SDARI_ARINTV_OFFSET) & EXMC_SDARI_ARINTV);
 1653              		.loc 1 877 26 view .LVU541
 1654 0004 43F6FE73 		movw	r3, #16382
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1655              		.loc 1 876 13 view .LVU542
 1656 0008 D1F85421 		ldr	r2, [r1, #340]
 1657              	.LVL77:
 1658              		.loc 1 877 5 is_stmt 1 view .LVU543
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1659              		.loc 1 876 11 is_stmt 0 view .LVU544
 1660 000c 22F47F52 		bic	r2, r2, #16320
 1661              	.LVL78:
 1662              		.loc 1 877 26 view .LVU545
ARM GAS  /tmp/ccKgYh9i.s 			page 48


 1663 0010 03EA4003 		and	r3, r3, r0, lsl #1
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1664              		.loc 1 876 11 view .LVU546
 1665 0014 22F03E02 		bic	r2, r2, #62
 1666              		.loc 1 877 24 view .LVU547
 1667 0018 1343     		orrs	r3, r3, r2
 1668              		.loc 1 877 16 view .LVU548
 1669 001a C1F85431 		str	r3, [r1, #340]
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1670              		.loc 1 878 1 view .LVU549
 1671 001e 7047     		bx	lr
 1672              		.cfi_endproc
 1673              	.LFE145:
 1675              		.section	.text.exmc_sdram_autorefresh_number_set,"ax",%progbits
 1676              		.align	1
 1677              		.global	exmc_sdram_autorefresh_number_set
 1678              		.syntax unified
 1679              		.thumb
 1680              		.thumb_func
 1682              	exmc_sdram_autorefresh_number_set:
 1683              	.LVL79:
 1684              	.LFB146:
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set the number of successive auto-refresh command
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_number: the number of successive Auto-refresh cycles will be send, 1~15
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_autorefresh_number_set(uint32_t exmc_number)
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1685              		.loc 1 887 1 is_stmt 1 view -0
 1686              		.cfi_startproc
 1687              		@ args = 0, pretend = 0, frame = 0
 1688              		@ frame_needed = 0, uses_anonymous_args = 0
 1689              		@ link register save eliminated.
 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdcmd;
 1690              		.loc 1 888 5 view .LVU551
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1691              		.loc 1 889 5 view .LVU552
 1692              		.loc 1 889 13 is_stmt 0 view .LVU553
 1693 0000 4FF02042 		mov	r2, #-1610612736
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SDCMD = sdcmd | (uint32_t)((exmc_number << SDCMD_NARF_OFFSET) & EXMC_SDCMD_NARF) ;
 1694              		.loc 1 890 50 view .LVU554
 1695 0004 4001     		lsls	r0, r0, #5
 1696              	.LVL80:
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1697              		.loc 1 889 13 view .LVU555
 1698 0006 D2F85031 		ldr	r3, [r2, #336]
 1699              	.LVL81:
 1700              		.loc 1 890 5 is_stmt 1 view .LVU556
 1701              		.loc 1 890 26 is_stmt 0 view .LVU557
 1702 000a 00F4F070 		and	r0, r0, #480
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1703              		.loc 1 889 11 view .LVU558
 1704 000e 23F4F073 		bic	r3, r3, #480
 1705              	.LVL82:
ARM GAS  /tmp/ccKgYh9i.s 			page 49


 1706              		.loc 1 890 24 view .LVU559
 1707 0012 1843     		orrs	r0, r0, r3
 1708              		.loc 1 890 16 view .LVU560
 1709 0014 C2F85001 		str	r0, [r2, #336]
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1710              		.loc 1 891 1 view .LVU561
 1711 0018 7047     		bx	lr
 1712              		.cfi_endproc
 1713              	.LFE146:
 1715              		.section	.text.exmc_sdram_write_protection_config,"ax",%progbits
 1716              		.align	1
 1717              		.global	exmc_sdram_write_protection_config
 1718              		.syntax unified
 1719              		.thumb
 1720              		.thumb_func
 1722              	exmc_sdram_write_protection_config:
 1723              	.LVL83:
 1724              	.LFB147:
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      configure the write protection function
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
 898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sdram_write_protection_config(uint32_t exmc_sdram_device, ControlStatus newvalue)
 903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1725              		.loc 1 903 1 is_stmt 1 view -0
 1726              		.cfi_startproc
 1727              		@ args = 0, pretend = 0, frame = 0
 1728              		@ frame_needed = 0, uses_anonymous_args = 0
 1729              		@ link register save eliminated.
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1730              		.loc 1 904 5 view .LVU563
 905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1731              		.loc 1 905 9 is_stmt 0 view .LVU564
 1732 0000 00F12050 		add	r0, r0, #671088640
 1733              	.LVL84:
 1734              		.loc 1 905 9 view .LVU565
 1735 0004 4C30     		adds	r0, r0, #76
 1736              	.LVL85:
 1737              		.loc 1 905 9 view .LVU566
 1738 0006 8000     		lsls	r0, r0, #2
 1739              	.LVL86:
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1740              		.loc 1 904 7 view .LVU567
 1741 0008 0129     		cmp	r1, #1
 1742              		.loc 1 905 9 is_stmt 1 view .LVU568
 1743 000a 0368     		ldr	r3, [r0]
 1744              		.loc 1 905 39 is_stmt 0 view .LVU569
 1745 000c 0CBF     		ite	eq
 1746 000e 43F40073 		orreq	r3, r3, #512
 906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) &= ~((uint32_t)EXMC_SDCTL_WPEN);
ARM GAS  /tmp/ccKgYh9i.s 			page 50


 1747              		.loc 1 907 9 is_stmt 1 view .LVU570
 1748              		.loc 1 907 39 is_stmt 0 view .LVU571
 1749 0012 23F40073 		bicne	r3, r3, #512
 1750 0016 0360     		str	r3, [r0]
 908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1751              		.loc 1 910 1 view .LVU572
 1752 0018 7047     		bx	lr
 1753              		.cfi_endproc
 1754              	.LFE147:
 1756              		.section	.text.exmc_sdram_bankstatus_get,"ax",%progbits
 1757              		.align	1
 1758              		.global	exmc_sdram_bankstatus_get
 1759              		.syntax unified
 1760              		.thumb
 1761              		.thumb_func
 1763              	exmc_sdram_bankstatus_get:
 1764              	.LVL87:
 1765              	.LFB148:
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the status of SDRAM device0 or device1
 914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
 917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the status of SDRAM device
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_sdram_bankstatus_get(uint32_t exmc_sdram_device)
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1766              		.loc 1 921 1 is_stmt 1 view -0
 1767              		.cfi_startproc
 1768              		@ args = 0, pretend = 0, frame = 0
 1769              		@ frame_needed = 0, uses_anonymous_args = 0
 1770              		@ link register save eliminated.
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t sdstat = 0U;
 1771              		.loc 1 922 5 view .LVU574
 923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_device) {
 1772              		.loc 1 924 5 view .LVU575
 1773 0000 4FF02043 		mov	r3, #-1610612736
 1774              		.loc 1 924 7 is_stmt 0 view .LVU576
 1775 0004 0428     		cmp	r0, #4
 925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 1776              		.loc 1 925 30 view .LVU577
 1777 0006 D3F85801 		ldr	r0, [r3, #344]
 1778              	.LVL88:
 1779              		.loc 1 925 9 is_stmt 1 view .LVU578
 1780              		.loc 1 925 16 is_stmt 0 view .LVU579
 1781 000a 0CBF     		ite	eq
 1782 000c C0F34100 		ubfxeq	r0, r0, #1, #2
 1783              	.LVL89:
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA1) >> SDSTAT_STA1_OFFSET);
 1784              		.loc 1 927 9 is_stmt 1 view .LVU580
 1785              		.loc 1 927 16 is_stmt 0 view .LVU581
ARM GAS  /tmp/ccKgYh9i.s 			page 51


 1786 0010 C0F3C100 		ubfxne	r0, r0, #3, #2
 1787              	.LVL90:
 928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return sdstat;
 1788              		.loc 1 930 5 is_stmt 1 view .LVU582
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1789              		.loc 1 931 1 is_stmt 0 view .LVU583
 1790 0014 7047     		bx	lr
 1791              		.cfi_endproc
 1792              	.LFE148:
 1794              		.section	.text.exmc_sqpipsram_read_command_set,"ax",%progbits
 1795              		.align	1
 1796              		.global	exmc_sqpipsram_read_command_set
 1797              		.syntax unified
 1798              		.thumb
 1799              		.thumb_func
 1801              	exmc_sqpipsram_read_command_set:
 1802              	.LVL91:
 1803              	.LFB149:
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set the read command
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  read_command_mode: configure SPI PSRAM read command mode
 936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_DISABLE: not SPI mode
 938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SPI: SPI mode
 939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SQPI: SQPI mode
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_QPI: QPI mode
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  read_wait_cycle: wait cycle number after address phase,0..15
 942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  read_command_code: read command for AHB read transfer
 943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_command_set(uint32_t read_command_mode, uint32_t read_wait_cycle, uint32_t
 947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1804              		.loc 1 947 1 is_stmt 1 view -0
 1805              		.cfi_startproc
 1806              		@ args = 0, pretend = 0, frame = 0
 1807              		@ frame_needed = 0, uses_anonymous_args = 0
 1808              		@ link register save eliminated.
 948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t srcmd;
 1809              		.loc 1 948 5 view .LVU585
 949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     srcmd = (uint32_t) read_command_mode |
 1810              		.loc 1 950 5 view .LVU586
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1811              		.loc 1 951 31 is_stmt 0 view .LVU587
 1812 0000 0904     		lsls	r1, r1, #16
 1813              	.LVL92:
 952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_command_code & EXMC_SRCMD_RCMD));
 1814              		.loc 1 952 33 view .LVU588
 1815 0002 92B2     		uxth	r2, r2
 1816              	.LVL93:
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1817              		.loc 1 951 59 view .LVU589
 1818 0004 01F47021 		and	r1, r1, #983040
ARM GAS  /tmp/ccKgYh9i.s 			page 52


 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1819              		.loc 1 950 11 view .LVU590
 1820 0008 0243     		orrs	r2, r2, r0
 953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD = srcmd;
 1821              		.loc 1 953 16 view .LVU591
 1822 000a 4FF02043 		mov	r3, #-1610612736
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 1823              		.loc 1 950 11 view .LVU592
 1824 000e 1143     		orrs	r1, r1, r2
 1825              	.LVL94:
 1826              		.loc 1 953 5 is_stmt 1 view .LVU593
 1827              		.loc 1 953 16 is_stmt 0 view .LVU594
 1828 0010 C3F82013 		str	r1, [r3, #800]
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1829              		.loc 1 954 1 view .LVU595
 1830 0014 7047     		bx	lr
 1831              		.cfi_endproc
 1832              	.LFE149:
 1834              		.section	.text.exmc_sqpipsram_write_command_set,"ax",%progbits
 1835              		.align	1
 1836              		.global	exmc_sqpipsram_write_command_set
 1837              		.syntax unified
 1838              		.thumb
 1839              		.thumb_func
 1841              	exmc_sqpipsram_write_command_set:
 1842              	.LVL95:
 1843              	.LFB150:
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      set the write command
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  write_command_mode: configure SPI PSRAM write command mode
 959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_DISABLE: not SPI mode
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SPI: SPI mode
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SQPI: SQPI mode
 963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_QPI: QPI mode
 964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  write_wait_cycle: wait cycle number after address phase,0..15
 965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  write_command_code: read command for AHB read transfer
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_command_set(uint32_t write_command_mode, uint32_t write_wait_cycle, uint3
 970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1844              		.loc 1 970 1 is_stmt 1 view -0
 1845              		.cfi_startproc
 1846              		@ args = 0, pretend = 0, frame = 0
 1847              		@ frame_needed = 0, uses_anonymous_args = 0
 1848              		@ link register save eliminated.
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t swcmd;
 1849              		.loc 1 971 5 view .LVU597
 972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     swcmd = (uint32_t) write_command_mode |
 1850              		.loc 1 973 5 view .LVU598
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 1851              		.loc 1 974 32 is_stmt 0 view .LVU599
 1852 0000 0904     		lsls	r1, r1, #16
 1853              	.LVL96:
ARM GAS  /tmp/ccKgYh9i.s 			page 53


 975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_command_code & EXMC_SWCMD_WCMD));
 1854              		.loc 1 975 34 view .LVU600
 1855 0002 92B2     		uxth	r2, r2
 1856              	.LVL97:
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 1857              		.loc 1 974 60 view .LVU601
 1858 0004 01F47021 		and	r1, r1, #983040
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 1859              		.loc 1 973 11 view .LVU602
 1860 0008 0243     		orrs	r2, r2, r0
 976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD = swcmd;
 1861              		.loc 1 976 16 view .LVU603
 1862 000a 4FF02043 		mov	r3, #-1610612736
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 1863              		.loc 1 973 11 view .LVU604
 1864 000e 1143     		orrs	r1, r1, r2
 1865              	.LVL98:
 1866              		.loc 1 976 5 is_stmt 1 view .LVU605
 1867              		.loc 1 976 16 is_stmt 0 view .LVU606
 1868 0010 C3F83013 		str	r1, [r3, #816]
 977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1869              		.loc 1 977 1 view .LVU607
 1870 0014 7047     		bx	lr
 1871              		.cfi_endproc
 1872              	.LFE150:
 1874              		.section	.text.exmc_sqpipsram_read_id_command_send,"ax",%progbits
 1875              		.align	1
 1876              		.global	exmc_sqpipsram_read_id_command_send
 1877              		.syntax unified
 1878              		.thumb
 1879              		.thumb_func
 1881              	exmc_sqpipsram_read_id_command_send:
 1882              	.LFB151:
 978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      send SPI read ID command
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_id_command_send(void)
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1883              		.loc 1 986 1 is_stmt 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 0
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887              		@ link register save eliminated.
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SRCMD |= EXMC_SRCMD_RDID;
 1888              		.loc 1 987 5 view .LVU609
 1889 0000 4FF02042 		mov	r2, #-1610612736
 1890 0004 D2F82033 		ldr	r3, [r2, #800]
 1891              		.loc 1 987 16 is_stmt 0 view .LVU610
 1892 0008 43F00043 		orr	r3, r3, #-2147483648
 1893 000c C2F82033 		str	r3, [r2, #800]
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1894              		.loc 1 988 1 view .LVU611
 1895 0010 7047     		bx	lr
ARM GAS  /tmp/ccKgYh9i.s 			page 54


 1896              		.cfi_endproc
 1897              	.LFE151:
 1899              		.section	.text.exmc_sqpipsram_write_cmd_send,"ax",%progbits
 1900              		.align	1
 1901              		.global	exmc_sqpipsram_write_cmd_send
 1902              		.syntax unified
 1903              		.thumb
 1904              		.thumb_func
 1906              	exmc_sqpipsram_write_cmd_send:
 1907              	.LFB152:
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
 990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      send SPI special command which does not have address and data phase
 992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
 994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
 995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
 996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_cmd_send(void)
 997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1908              		.loc 1 997 1 is_stmt 1 view -0
 1909              		.cfi_startproc
 1910              		@ args = 0, pretend = 0, frame = 0
 1911              		@ frame_needed = 0, uses_anonymous_args = 0
 1912              		@ link register save eliminated.
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     EXMC_SWCMD |= EXMC_SWCMD_SC;
 1913              		.loc 1 998 5 view .LVU613
 1914 0000 4FF02042 		mov	r2, #-1610612736
 1915 0004 D2F83033 		ldr	r3, [r2, #816]
 1916              		.loc 1 998 16 is_stmt 0 view .LVU614
 1917 0008 43F00043 		orr	r3, r3, #-2147483648
 1918 000c C2F83033 		str	r3, [r2, #816]
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1919              		.loc 1 999 1 view .LVU615
 1920 0010 7047     		bx	lr
 1921              		.cfi_endproc
 1922              	.LFE152:
 1924              		.section	.text.exmc_sqpipsram_low_id_get,"ax",%progbits
 1925              		.align	1
 1926              		.global	exmc_sqpipsram_low_id_get
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	exmc_sqpipsram_low_id_get:
 1932              	.LFB153:
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the EXMC SPI ID low data
1003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the ID low data
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_low_id_get(void)
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1933              		.loc 1 1008 1 is_stmt 1 view -0
 1934              		.cfi_startproc
 1935              		@ args = 0, pretend = 0, frame = 0
 1936              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccKgYh9i.s 			page 55


 1937              		@ link register save eliminated.
1009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return (EXMC_SIDL);
 1938              		.loc 1 1009 5 view .LVU617
 1939              		.loc 1 1009 13 is_stmt 0 view .LVU618
 1940 0000 4FF02043 		mov	r3, #-1610612736
 1941 0004 D3F84003 		ldr	r0, [r3, #832]
1010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1942              		.loc 1 1010 1 view .LVU619
 1943 0008 7047     		bx	lr
 1944              		.cfi_endproc
 1945              	.LFE153:
 1947              		.section	.text.exmc_sqpipsram_high_id_get,"ax",%progbits
 1948              		.align	1
 1949              		.global	exmc_sqpipsram_high_id_get
 1950              		.syntax unified
 1951              		.thumb
 1952              		.thumb_func
 1954              	exmc_sqpipsram_high_id_get:
 1955              	.LFB154:
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the EXMC SPI ID high data
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  none
1015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the ID high data
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_high_id_get(void)
1019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1956              		.loc 1 1019 1 is_stmt 1 view -0
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 0
 1959              		@ frame_needed = 0, uses_anonymous_args = 0
 1960              		@ link register save eliminated.
1020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     return (EXMC_SIDH);
 1961              		.loc 1 1020 5 view .LVU621
 1962              		.loc 1 1020 13 is_stmt 0 view .LVU622
 1963 0000 4FF02043 		mov	r3, #-1610612736
 1964 0004 D3F85003 		ldr	r0, [r3, #848]
1021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 1965              		.loc 1 1021 1 view .LVU623
 1966 0008 7047     		bx	lr
 1967              		.cfi_endproc
 1968              	.LFE154:
 1970              		.section	.text.exmc_sqpipsram_send_command_state_get,"ax",%progbits
 1971              		.align	1
 1972              		.global	exmc_sqpipsram_send_command_state_get
 1973              		.syntax unified
 1974              		.thumb
 1975              		.thumb_func
 1977              	exmc_sqpipsram_send_command_state_get:
 1978              	.LVL99:
 1979              	.LFB155:
1022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get the bit value of EXMC send write command bit or read ID command
1025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  send_command_flag: the send command flag
1026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /tmp/ccKgYh9i.s 			page 56


1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_RDID: EXMC_SRCMD_RDID flag bit
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_SC: EXMC_SWCMD_SC flag bit
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     the new value of send command flag
1031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** FlagStatus exmc_sqpipsram_send_command_state_get(uint32_t send_command_flag)
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 1980              		.loc 1 1033 1 is_stmt 1 view -0
 1981              		.cfi_startproc
 1982              		@ args = 0, pretend = 0, frame = 0
 1983              		@ frame_needed = 0, uses_anonymous_args = 0
 1984              		@ link register save eliminated.
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t flag = 0x00000000U;
 1985              		.loc 1 1034 5 view .LVU625
1035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(EXMC_SEND_COMMAND_FLAG_RDID == send_command_flag) {
 1986              		.loc 1 1036 5 view .LVU626
 1987              		.loc 1 1036 7 is_stmt 0 view .LVU627
 1988 0000 B0F1004F 		cmp	r0, #-2147483648
1037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         flag = EXMC_SRCMD;
 1989              		.loc 1 1037 9 is_stmt 1 view .LVU628
 1990              		.loc 1 1037 14 is_stmt 0 view .LVU629
 1991 0004 03BF     		ittte	eq
 1992 0006 4FF02043 		moveq	r3, #-1610612736
 1993 000a D3F82003 		ldreq	r0, [r3, #800]
 1994              	.LVL100:
1038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else if(EXMC_SEND_COMMAND_FLAG_SC == send_command_flag) {
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         flag = EXMC_SWCMD;
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
 1995              		.loc 1 1041 5 is_stmt 1 view .LVU630
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if(flag & send_command_flag) {
 1996              		.loc 1 1043 5 view .LVU631
 1997              		.loc 1 1043 7 is_stmt 0 view .LVU632
 1998 000e C00F     		lsreq	r0, r0, #31
 1999              	.LVL101:
1044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is set */
1045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return SET;
1046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is reset */
1048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return RESET;
 2000              		.loc 1 1048 16 view .LVU633
 2001 0010 0020     		movne	r0, #0
 2002              	.LVL102:
1049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2003              		.loc 1 1050 1 view .LVU634
 2004 0012 7047     		bx	lr
 2005              		.cfi_endproc
 2006              	.LFE155:
 2008              		.section	.text.exmc_interrupt_enable,"ax",%progbits
 2009              		.align	1
 2010              		.global	exmc_interrupt_enable
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
ARM GAS  /tmp/ccKgYh9i.s 			page 57


 2015              	exmc_interrupt_enable:
 2016              	.LVL103:
 2017              	.LFB156:
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      enable EXMC interrupt
1054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank,PC card bank or SDRAM device
1055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_interrupt_enable(uint32_t exmc_bank, uint32_t interrupt)
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2018              		.loc 1 1071 1 is_stmt 1 view -0
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 0
 2021              		@ frame_needed = 0, uses_anonymous_args = 0
 2022              		@ link register save eliminated.
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2023              		.loc 1 1072 5 view .LVU636
 2024              		.loc 1 1072 73 is_stmt 0 view .LVU637
 2025 0000 431E     		subs	r3, r0, #1
 2026              		.loc 1 1072 7 view .LVU638
 2027 0002 022B     		cmp	r3, #2
 2028 0004 06D8     		bhi	.L67
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) |= interrupt;
 2029              		.loc 1 1074 9 is_stmt 1 view .LVU639
 2030 0006 4001     		lsls	r0, r0, #5
 2031              	.LVL104:
 2032              		.loc 1 1074 9 is_stmt 0 view .LVU640
 2033 0008 00F12040 		add	r0, r0, #-1610612736
 2034 000c 436C     		ldr	r3, [r0, #68]
 2035              	.LVL105:
 2036              		.loc 1 1074 33 view .LVU641
 2037 000e 1943     		orrs	r1, r1, r3
 2038              	.LVL106:
 2039              		.loc 1 1074 33 view .LVU642
 2040 0010 4164     		str	r1, [r0, #68]
 2041 0012 7047     		bx	lr
 2042              	.LVL107:
 2043              	.L67:
1075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REIE;
 2044              		.loc 1 1077 9 is_stmt 1 view .LVU643
ARM GAS  /tmp/ccKgYh9i.s 			page 58


 2045 0014 4FF02042 		mov	r2, #-1610612736
 2046 0018 D2F85431 		ldr	r3, [r2, #340]
 2047              		.loc 1 1077 20 is_stmt 0 view .LVU644
 2048 001c 43F48043 		orr	r3, r3, #16384
 2049 0020 C2F85431 		str	r3, [r2, #340]
1078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2050              		.loc 1 1079 1 view .LVU645
 2051 0024 7047     		bx	lr
 2052              		.cfi_endproc
 2053              	.LFE156:
 2055              		.section	.text.exmc_interrupt_disable,"ax",%progbits
 2056              		.align	1
 2057              		.global	exmc_interrupt_disable
 2058              		.syntax unified
 2059              		.thumb
 2060              		.thumb_func
 2062              	exmc_interrupt_disable:
 2063              	.LVL108:
 2064              	.LFB157:
1080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      disable EXMC interrupt
1083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_interrupt_disable(uint32_t exmc_bank, uint32_t interrupt)
1100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2065              		.loc 1 1100 1 is_stmt 1 view -0
 2066              		.cfi_startproc
 2067              		@ args = 0, pretend = 0, frame = 0
 2068              		@ frame_needed = 0, uses_anonymous_args = 0
 2069              		@ link register save eliminated.
1101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2070              		.loc 1 1101 5 view .LVU647
 2071              		.loc 1 1101 73 is_stmt 0 view .LVU648
 2072 0000 431E     		subs	r3, r0, #1
 2073              		.loc 1 1101 7 view .LVU649
 2074 0002 022B     		cmp	r3, #2
 2075 0004 07D8     		bhi	.L70
1102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~interrupt;
 2076              		.loc 1 1103 9 is_stmt 1 view .LVU650
 2077 0006 4001     		lsls	r0, r0, #5
ARM GAS  /tmp/ccKgYh9i.s 			page 59


 2078              	.LVL109:
 2079              		.loc 1 1103 9 is_stmt 0 view .LVU651
 2080 0008 00F12040 		add	r0, r0, #-1610612736
 2081 000c 436C     		ldr	r3, [r0, #68]
 2082              	.LVL110:
 2083              		.loc 1 1103 33 view .LVU652
 2084 000e 23EA0101 		bic	r1, r3, r1
 2085              	.LVL111:
 2086              		.loc 1 1103 33 view .LVU653
 2087 0012 4164     		str	r1, [r0, #68]
 2088 0014 7047     		bx	lr
 2089              	.LVL112:
 2090              	.L70:
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDARI &= ~EXMC_SDARI_REIE;
 2091              		.loc 1 1106 9 is_stmt 1 view .LVU654
 2092 0016 4FF02042 		mov	r2, #-1610612736
 2093 001a D2F85431 		ldr	r3, [r2, #340]
 2094              		.loc 1 1106 20 is_stmt 0 view .LVU655
 2095 001e 23F48043 		bic	r3, r3, #16384
 2096 0022 C2F85431 		str	r3, [r2, #340]
1107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2097              		.loc 1 1108 1 view .LVU656
 2098 0026 7047     		bx	lr
 2099              		.cfi_endproc
 2100              	.LFE157:
 2102              		.section	.text.exmc_flag_get,"ax",%progbits
 2103              		.align	1
 2104              		.global	exmc_flag_get
 2105              		.syntax unified
 2106              		.thumb
 2107              		.thumb_func
 2109              	exmc_flag_get:
 2110              	.LVL113:
 2111              	.LFB158:
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get EXMC flag status
1112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC Card bank
1117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
ARM GAS  /tmp/ccKgYh9i.s 			page 60


1129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** FlagStatus exmc_flag_get(uint32_t exmc_bank, uint32_t flag)
1131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2112              		.loc 1 1131 1 is_stmt 1 view -0
 2113              		.cfi_startproc
 2114              		@ args = 0, pretend = 0, frame = 0
 2115              		@ frame_needed = 0, uses_anonymous_args = 0
 2116              		@ link register save eliminated.
1132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U;
 2117              		.loc 1 1132 5 view .LVU658
1133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2118              		.loc 1 1134 5 view .LVU659
 2119              		.loc 1 1134 73 is_stmt 0 view .LVU660
 2120 0000 431E     		subs	r3, r0, #1
 2121              		.loc 1 1134 7 view .LVU661
 2122 0002 022B     		cmp	r3, #2
1135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2123              		.loc 1 1136 9 is_stmt 1 view .LVU662
 2124              		.loc 1 1136 18 is_stmt 0 view .LVU663
 2125 0004 9BBF     		ittet	ls
 2126 0006 4001     		lslls	r0, r0, #5
 2127              	.LVL114:
 2128              		.loc 1 1136 18 view .LVU664
 2129 0008 00F12040 		addls	r0, r0, #-1610612736
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_SDSTAT;
 2130              		.loc 1 1139 16 view .LVU665
 2131 000c 4FF02043 		movhi	r3, #-1610612736
 2132              	.LVL115:
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
 2133              		.loc 1 1136 16 view .LVU666
 2134 0010 436C     		ldrls	r3, [r0, #68]
 2135              	.LVL116:
 2136              		.loc 1 1139 9 is_stmt 1 view .LVU667
 2137              		.loc 1 1139 16 is_stmt 0 view .LVU668
 2138 0012 88BF     		it	hi
 2139 0014 D3F85831 		ldrhi	r3, [r3, #344]
 2140              	.LVL117:
1140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((status & flag) != (uint32_t)flag) {
 2141              		.loc 1 1142 5 is_stmt 1 view .LVU669
 2142              		.loc 1 1142 7 is_stmt 0 view .LVU670
 2143 0018 9943     		bics	r1, r1, r3
 2144              	.LVL118:
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is reset */
1144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return RESET;
1145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* flag is set */
1147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return SET;
1148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2145              		.loc 1 1149 1 view .LVU671
 2146 001a 0CBF     		ite	eq
ARM GAS  /tmp/ccKgYh9i.s 			page 61


 2147 001c 0120     		moveq	r0, #1
 2148 001e 0020     		movne	r0, #0
 2149 0020 7047     		bx	lr
 2150              		.cfi_endproc
 2151              	.LFE158:
 2153              		.section	.text.exmc_flag_clear,"ax",%progbits
 2154              		.align	1
 2155              		.global	exmc_flag_clear
 2156              		.syntax unified
 2157              		.thumb
 2158              		.thumb_func
 2160              	exmc_flag_clear:
 2161              	.LVL119:
 2162              	.LFB159:
1150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      clear EXMC flag status
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PCCARD bank or SDRAM device
1154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_flag_clear(uint32_t exmc_bank, uint32_t flag)
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2163              		.loc 1 1172 1 is_stmt 1 view -0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 2167              		@ link register save eliminated.
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2168              		.loc 1 1173 5 view .LVU673
 2169              		.loc 1 1173 73 is_stmt 0 view .LVU674
 2170 0000 431E     		subs	r3, r0, #1
 2171              		.loc 1 1173 7 view .LVU675
 2172 0002 022B     		cmp	r3, #2
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~flag;
 2173              		.loc 1 1175 36 view .LVU676
 2174 0004 6FEA0101 		mvn	r1, r1
 2175              	.LVL120:
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2176              		.loc 1 1173 7 view .LVU677
 2177 0008 06D8     		bhi	.L76
 2178              		.loc 1 1175 9 is_stmt 1 view .LVU678
ARM GAS  /tmp/ccKgYh9i.s 			page 62


 2179 000a 4001     		lsls	r0, r0, #5
 2180              	.LVL121:
 2181              		.loc 1 1175 9 is_stmt 0 view .LVU679
 2182 000c 00F12040 		add	r0, r0, #-1610612736
 2183 0010 436C     		ldr	r3, [r0, #68]
 2184              	.LVL122:
 2185              		.loc 1 1175 33 view .LVU680
 2186 0012 0B40     		ands	r3, r3, r1
 2187 0014 4364     		str	r3, [r0, #68]
 2188 0016 7047     		bx	lr
 2189              	.LVL123:
 2190              	.L76:
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDSTAT &= ~flag;
 2191              		.loc 1 1178 9 is_stmt 1 view .LVU681
 2192 0018 4FF02042 		mov	r2, #-1610612736
 2193 001c D2F85831 		ldr	r3, [r2, #344]
 2194              		.loc 1 1178 21 is_stmt 0 view .LVU682
 2195 0020 0B40     		ands	r3, r3, r1
 2196 0022 C2F85831 		str	r3, [r2, #344]
1179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2197              		.loc 1 1180 1 view .LVU683
 2198 0026 7047     		bx	lr
 2199              		.cfi_endproc
 2200              	.LFE159:
 2202              		.section	.text.exmc_interrupt_flag_get,"ax",%progbits
 2203              		.align	1
 2204              		.global	exmc_interrupt_flag_get
 2205              		.syntax unified
 2206              		.thumb
 2207              		.thumb_func
 2209              	exmc_interrupt_flag_get:
 2210              	.LVL124:
 2211              	.LFB160:
1181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      get EXMC interrupt flag
1184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
1199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** FlagStatus exmc_interrupt_flag_get(uint32_t exmc_bank, uint32_t interrupt)
1201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
ARM GAS  /tmp/ccKgYh9i.s 			page 63


 2212              		.loc 1 1201 1 is_stmt 1 view -0
 2213              		.cfi_startproc
 2214              		@ args = 0, pretend = 0, frame = 0
 2215              		@ frame_needed = 0, uses_anonymous_args = 0
 2216              		@ link register save eliminated.
1202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U, interrupt_enable = 0x00000000U, interrupt_state = 0x00000000U;
 2217              		.loc 1 1202 5 view .LVU685
1203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2218              		.loc 1 1204 5 view .LVU686
 2219              		.loc 1 1204 73 is_stmt 0 view .LVU687
 2220 0000 431E     		subs	r3, r0, #1
 2221              		.loc 1 1204 7 view .LVU688
 2222 0002 022B     		cmp	r3, #2
1205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2223              		.loc 1 1206 9 is_stmt 1 view .LVU689
 2224              		.loc 1 1206 18 is_stmt 0 view .LVU690
 2225 0004 95BF     		itete	ls
 2226 0006 4001     		lslls	r0, r0, #5
 2227              	.LVL125:
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
1208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         status = EXMC_SDARI;
 2228              		.loc 1 1210 16 view .LVU691
 2229 0008 4FF02042 		movhi	r2, #-1610612736
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 2230              		.loc 1 1206 18 view .LVU692
 2231 000c 00F12040 		addls	r0, r0, #-1610612736
 2232              		.loc 1 1210 16 view .LVU693
 2233 0010 D2F85401 		ldrhi	r0, [r2, #340]
 2234              	.LVL126:
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 2235              		.loc 1 1206 16 view .LVU694
 2236 0014 95BF     		itete	ls
 2237 0016 406C     		ldrls	r0, [r0, #68]
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 2238              		.loc 1 1207 9 is_stmt 1 view .LVU695
1211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2239              		.loc 1 1211 28 is_stmt 0 view .LVU696
 2240 0018 D2F85821 		ldrhi	r2, [r2, #344]
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 2241              		.loc 1 1207 25 view .LVU697
 2242 001c 00EAD102 		andls	r2, r0, r1, lsr #3
 2243              	.LVL127:
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2244              		.loc 1 1210 9 is_stmt 1 view .LVU698
 2245              		.loc 1 1211 9 view .LVU699
 2246              		.loc 1 1211 25 is_stmt 0 view .LVU700
 2247 0020 02F00102 		andhi	r2, r2, #1
 2248              	.LVL128:
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     interrupt_enable = (status & interrupt);
 2249              		.loc 1 1214 5 is_stmt 1 view .LVU701
1215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
ARM GAS  /tmp/ccKgYh9i.s 			page 64


1216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((interrupt_enable) && (interrupt_state)) {
 2250              		.loc 1 1216 5 view .LVU702
 2251              		.loc 1 1216 7 is_stmt 0 view .LVU703
 2252 0024 0840     		ands	r0, r0, r1
 2253              	.LVL129:
 2254              		.loc 1 1216 7 view .LVU704
 2255 0026 02D0     		beq	.L81
 2256              		.loc 1 1216 27 discriminator 1 view .LVU705
 2257 0028 101E     		subs	r0, r2, #0
 2258              	.LVL130:
 2259              		.loc 1 1216 27 discriminator 1 view .LVU706
 2260 002a 18BF     		it	ne
 2261 002c 0120     		movne	r0, #1
 2262              	.L81:
1217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* interrupt flag is set */
1218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return SET;
1219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* interrupt flag is reset */
1221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         return RESET;
1222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2263              		.loc 1 1223 1 view .LVU707
 2264 002e 7047     		bx	lr
 2265              		.cfi_endproc
 2266              	.LFE160:
 2268              		.section	.text.exmc_interrupt_flag_clear,"ax",%progbits
 2269              		.align	1
 2270              		.global	exmc_interrupt_flag_clear
 2271              		.syntax unified
 2272              		.thumb
 2273              		.thumb_func
 2275              	exmc_interrupt_flag_clear:
 2276              	.LVL131:
 2277              	.LFB161:
1224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** 
1225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** /*!
1226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \brief      clear EXMC interrupt flag
1227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \param[out] none
1241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     \retval     none
1242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** */
1243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** void exmc_interrupt_flag_clear(uint32_t exmc_bank, uint32_t interrupt)
1244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** {
 2278              		.loc 1 1244 1 is_stmt 1 view -0
 2279              		.cfi_startproc
ARM GAS  /tmp/ccKgYh9i.s 			page 65


 2280              		@ args = 0, pretend = 0, frame = 0
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
 2282              		@ link register save eliminated.
1245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2283              		.loc 1 1245 5 view .LVU709
 2284              		.loc 1 1245 73 is_stmt 0 view .LVU710
 2285 0000 431E     		subs	r3, r0, #1
 2286              		.loc 1 1245 7 view .LVU711
 2287 0002 022B     		cmp	r3, #2
 2288 0004 07D8     		bhi	.L84
1246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~(interrupt >> INTEN_INTS_OFFSET);
 2289              		.loc 1 1247 9 is_stmt 1 view .LVU712
 2290 0006 4001     		lsls	r0, r0, #5
 2291              	.LVL132:
 2292              		.loc 1 1247 9 is_stmt 0 view .LVU713
 2293 0008 00F12040 		add	r0, r0, #-1610612736
 2294 000c 436C     		ldr	r3, [r0, #68]
 2295              	.LVL133:
 2296              		.loc 1 1247 33 view .LVU714
 2297 000e 23EAD101 		bic	r1, r3, r1, lsr #3
 2298              	.LVL134:
 2299              		.loc 1 1247 33 view .LVU715
 2300 0012 4164     		str	r1, [r0, #68]
 2301 0014 7047     		bx	lr
 2302              	.LVL135:
 2303              	.L84:
1248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     } else {
1249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REC;
 2304              		.loc 1 1250 9 is_stmt 1 view .LVU716
 2305 0016 4FF02042 		mov	r2, #-1610612736
 2306 001a D2F85431 		ldr	r3, [r2, #340]
 2307              		.loc 1 1250 20 is_stmt 0 view .LVU717
 2308 001e 43F00103 		orr	r3, r3, #1
 2309 0022 C2F85431 		str	r3, [r2, #340]
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c ****     }
1252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_exmc.c **** }
 2310              		.loc 1 1252 1 view .LVU718
 2311 0026 7047     		bx	lr
 2312              		.cfi_endproc
 2313              	.LFE161:
 2315              		.text
 2316              	.Letext0:
 2317              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2318              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2319              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 2320              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_exmc.h"
ARM GAS  /tmp/ccKgYh9i.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_exmc.c
     /tmp/ccKgYh9i.s:19     .text.exmc_norsram_deinit:0000000000000000 $t
     /tmp/ccKgYh9i.s:25     .text.exmc_norsram_deinit:0000000000000000 exmc_norsram_deinit
     /tmp/ccKgYh9i.s:55     .text.exmc_norsram_struct_para_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:61     .text.exmc_norsram_struct_para_init:0000000000000000 exmc_norsram_struct_para_init
     /tmp/ccKgYh9i.s:141    .text.exmc_norsram_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:147    .text.exmc_norsram_init:0000000000000000 exmc_norsram_init
     /tmp/ccKgYh9i.s:307    .text.exmc_norsram_init:00000000000000b8 $d
     /tmp/ccKgYh9i.s:312    .text.exmc_norsram_enable:0000000000000000 $t
     /tmp/ccKgYh9i.s:318    .text.exmc_norsram_enable:0000000000000000 exmc_norsram_enable
     /tmp/ccKgYh9i.s:343    .text.exmc_norsram_disable:0000000000000000 $t
     /tmp/ccKgYh9i.s:349    .text.exmc_norsram_disable:0000000000000000 exmc_norsram_disable
     /tmp/ccKgYh9i.s:374    .text.exmc_nand_deinit:0000000000000000 $t
     /tmp/ccKgYh9i.s:380    .text.exmc_nand_deinit:0000000000000000 exmc_nand_deinit
     /tmp/ccKgYh9i.s:417    .text.exmc_nand_struct_para_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:423    .text.exmc_nand_struct_para_init:0000000000000000 exmc_nand_struct_para_init
     /tmp/ccKgYh9i.s:474    .text.exmc_nand_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:480    .text.exmc_nand_init:0000000000000000 exmc_nand_init
     /tmp/ccKgYh9i.s:605    .text.exmc_nand_enable:0000000000000000 $t
     /tmp/ccKgYh9i.s:611    .text.exmc_nand_enable:0000000000000000 exmc_nand_enable
     /tmp/ccKgYh9i.s:639    .text.exmc_nand_disable:0000000000000000 $t
     /tmp/ccKgYh9i.s:645    .text.exmc_nand_disable:0000000000000000 exmc_nand_disable
     /tmp/ccKgYh9i.s:673    .text.exmc_pccard_deinit:0000000000000000 $t
     /tmp/ccKgYh9i.s:679    .text.exmc_pccard_deinit:0000000000000000 exmc_pccard_deinit
     /tmp/ccKgYh9i.s:711    .text.exmc_pccard_struct_para_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:717    .text.exmc_pccard_struct_para_init:0000000000000000 exmc_pccard_struct_para_init
     /tmp/ccKgYh9i.s:765    .text.exmc_pccard_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:771    .text.exmc_pccard_init:0000000000000000 exmc_pccard_init
     /tmp/ccKgYh9i.s:903    .text.exmc_pccard_enable:0000000000000000 $t
     /tmp/ccKgYh9i.s:909    .text.exmc_pccard_enable:0000000000000000 exmc_pccard_enable
     /tmp/ccKgYh9i.s:928    .text.exmc_pccard_disable:0000000000000000 $t
     /tmp/ccKgYh9i.s:934    .text.exmc_pccard_disable:0000000000000000 exmc_pccard_disable
     /tmp/ccKgYh9i.s:953    .text.exmc_sdram_deinit:0000000000000000 $t
     /tmp/ccKgYh9i.s:959    .text.exmc_sdram_deinit:0000000000000000 exmc_sdram_deinit
     /tmp/ccKgYh9i.s:1000   .text.exmc_sdram_struct_para_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:1006   .text.exmc_sdram_struct_para_init:0000000000000000 exmc_sdram_struct_para_init
     /tmp/ccKgYh9i.s:1061   .text.exmc_sdram_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:1067   .text.exmc_sdram_init:0000000000000000 exmc_sdram_init
     /tmp/ccKgYh9i.s:1256   .text.exmc_sdram_struct_command_para_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:1262   .text.exmc_sdram_struct_command_para_init:0000000000000000 exmc_sdram_struct_command_para_init
     /tmp/ccKgYh9i.s:1286   .text.exmc_sqpipsram_deinit:0000000000000000 $t
     /tmp/ccKgYh9i.s:1292   .text.exmc_sqpipsram_deinit:0000000000000000 exmc_sqpipsram_deinit
     /tmp/ccKgYh9i.s:1322   .text.exmc_sqpipsram_deinit:0000000000000020 $d
     /tmp/ccKgYh9i.s:1327   .text.exmc_sqpipsram_struct_para_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:1333   .text.exmc_sqpipsram_struct_para_init:0000000000000000 exmc_sqpipsram_struct_para_init
     /tmp/ccKgYh9i.s:1357   .text.exmc_sqpipsram_init:0000000000000000 $t
     /tmp/ccKgYh9i.s:1363   .text.exmc_sqpipsram_init:0000000000000000 exmc_sqpipsram_init
     /tmp/ccKgYh9i.s:1390   .text.exmc_norsram_consecutive_clock_config:0000000000000000 $t
     /tmp/ccKgYh9i.s:1396   .text.exmc_norsram_consecutive_clock_config:0000000000000000 exmc_norsram_consecutive_clock_config
     /tmp/ccKgYh9i.s:1424   .text.exmc_norsram_page_size_config:0000000000000000 $t
     /tmp/ccKgYh9i.s:1430   .text.exmc_norsram_page_size_config:0000000000000000 exmc_norsram_page_size_config
     /tmp/ccKgYh9i.s:1460   .text.exmc_nand_ecc_config:0000000000000000 $t
     /tmp/ccKgYh9i.s:1466   .text.exmc_nand_ecc_config:0000000000000000 exmc_nand_ecc_config
     /tmp/ccKgYh9i.s:1501   .text.exmc_ecc_get:0000000000000000 $t
     /tmp/ccKgYh9i.s:1507   .text.exmc_ecc_get:0000000000000000 exmc_ecc_get
     /tmp/ccKgYh9i.s:1528   .text.exmc_sdram_readsample_enable:0000000000000000 $t
ARM GAS  /tmp/ccKgYh9i.s 			page 67


     /tmp/ccKgYh9i.s:1534   .text.exmc_sdram_readsample_enable:0000000000000000 exmc_sdram_readsample_enable
     /tmp/ccKgYh9i.s:1562   .text.exmc_sdram_readsample_config:0000000000000000 $t
     /tmp/ccKgYh9i.s:1568   .text.exmc_sdram_readsample_config:0000000000000000 exmc_sdram_readsample_config
     /tmp/ccKgYh9i.s:1601   .text.exmc_sdram_command_config:0000000000000000 $t
     /tmp/ccKgYh9i.s:1607   .text.exmc_sdram_command_config:0000000000000000 exmc_sdram_command_config
     /tmp/ccKgYh9i.s:1635   .text.exmc_sdram_refresh_count_set:0000000000000000 $t
     /tmp/ccKgYh9i.s:1641   .text.exmc_sdram_refresh_count_set:0000000000000000 exmc_sdram_refresh_count_set
     /tmp/ccKgYh9i.s:1676   .text.exmc_sdram_autorefresh_number_set:0000000000000000 $t
     /tmp/ccKgYh9i.s:1682   .text.exmc_sdram_autorefresh_number_set:0000000000000000 exmc_sdram_autorefresh_number_set
     /tmp/ccKgYh9i.s:1716   .text.exmc_sdram_write_protection_config:0000000000000000 $t
     /tmp/ccKgYh9i.s:1722   .text.exmc_sdram_write_protection_config:0000000000000000 exmc_sdram_write_protection_config
     /tmp/ccKgYh9i.s:1757   .text.exmc_sdram_bankstatus_get:0000000000000000 $t
     /tmp/ccKgYh9i.s:1763   .text.exmc_sdram_bankstatus_get:0000000000000000 exmc_sdram_bankstatus_get
     /tmp/ccKgYh9i.s:1795   .text.exmc_sqpipsram_read_command_set:0000000000000000 $t
     /tmp/ccKgYh9i.s:1801   .text.exmc_sqpipsram_read_command_set:0000000000000000 exmc_sqpipsram_read_command_set
     /tmp/ccKgYh9i.s:1835   .text.exmc_sqpipsram_write_command_set:0000000000000000 $t
     /tmp/ccKgYh9i.s:1841   .text.exmc_sqpipsram_write_command_set:0000000000000000 exmc_sqpipsram_write_command_set
     /tmp/ccKgYh9i.s:1875   .text.exmc_sqpipsram_read_id_command_send:0000000000000000 $t
     /tmp/ccKgYh9i.s:1881   .text.exmc_sqpipsram_read_id_command_send:0000000000000000 exmc_sqpipsram_read_id_command_send
     /tmp/ccKgYh9i.s:1900   .text.exmc_sqpipsram_write_cmd_send:0000000000000000 $t
     /tmp/ccKgYh9i.s:1906   .text.exmc_sqpipsram_write_cmd_send:0000000000000000 exmc_sqpipsram_write_cmd_send
     /tmp/ccKgYh9i.s:1925   .text.exmc_sqpipsram_low_id_get:0000000000000000 $t
     /tmp/ccKgYh9i.s:1931   .text.exmc_sqpipsram_low_id_get:0000000000000000 exmc_sqpipsram_low_id_get
     /tmp/ccKgYh9i.s:1948   .text.exmc_sqpipsram_high_id_get:0000000000000000 $t
     /tmp/ccKgYh9i.s:1954   .text.exmc_sqpipsram_high_id_get:0000000000000000 exmc_sqpipsram_high_id_get
     /tmp/ccKgYh9i.s:1971   .text.exmc_sqpipsram_send_command_state_get:0000000000000000 $t
     /tmp/ccKgYh9i.s:1977   .text.exmc_sqpipsram_send_command_state_get:0000000000000000 exmc_sqpipsram_send_command_state_get
     /tmp/ccKgYh9i.s:2009   .text.exmc_interrupt_enable:0000000000000000 $t
     /tmp/ccKgYh9i.s:2015   .text.exmc_interrupt_enable:0000000000000000 exmc_interrupt_enable
     /tmp/ccKgYh9i.s:2056   .text.exmc_interrupt_disable:0000000000000000 $t
     /tmp/ccKgYh9i.s:2062   .text.exmc_interrupt_disable:0000000000000000 exmc_interrupt_disable
     /tmp/ccKgYh9i.s:2103   .text.exmc_flag_get:0000000000000000 $t
     /tmp/ccKgYh9i.s:2109   .text.exmc_flag_get:0000000000000000 exmc_flag_get
     /tmp/ccKgYh9i.s:2154   .text.exmc_flag_clear:0000000000000000 $t
     /tmp/ccKgYh9i.s:2160   .text.exmc_flag_clear:0000000000000000 exmc_flag_clear
     /tmp/ccKgYh9i.s:2203   .text.exmc_interrupt_flag_get:0000000000000000 $t
     /tmp/ccKgYh9i.s:2209   .text.exmc_interrupt_flag_get:0000000000000000 exmc_interrupt_flag_get
     /tmp/ccKgYh9i.s:2269   .text.exmc_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccKgYh9i.s:2275   .text.exmc_interrupt_flag_clear:0000000000000000 exmc_interrupt_flag_clear

NO UNDEFINED SYMBOLS
