# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir D:/Courex/FPGA/Labs/Library/Library_Segments/Library_Segments.cache/wt [current_project]
set_property parent.project_path D:/Courex/FPGA/Labs/Library/Library_Segments/Library_Segments.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib -sv D:/Courex/FPGA/Labs/Library/Library_Segments/Library_Segments.srcs/sources_1/imports/Library/Library.sv
read_xdc D:/Courex/FPGA/Labs/Library/Library_Segments/Library_Segments.srcs/constrs_1/imports/ZedB/zedboard_master_XDC_RevC_D_v2.xdc
set_property used_in_implementation false [get_files D:/Courex/FPGA/Labs/Library/Library_Segments/Library_Segments.srcs/constrs_1/imports/ZedB/zedboard_master_XDC_RevC_D_v2.xdc]

synth_design -top Mux4to1 -part xc7z020clg484-1
write_checkpoint -noxdef Mux4to1.dcp
catch { report_utilization -file Mux4to1_utilization_synth.rpt -pb Mux4to1_utilization_synth.pb }
