<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p719" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_719{left:550px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.87px;}
#t2_719{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_719{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_719{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_719{left:95px;bottom:874px;letter-spacing:0.16px;}
#t6_719{left:160px;bottom:874px;letter-spacing:0.12px;word-spacing:0.04px;}
#t7_719{left:160px;bottom:847px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t8_719{left:456px;bottom:847px;letter-spacing:-0.22px;word-spacing:0.12px;}
#t9_719{left:584px;bottom:847px;letter-spacing:-0.25px;word-spacing:0.1px;}
#ta_719{left:646px;bottom:847px;letter-spacing:-0.21px;word-spacing:0.17px;}
#tb_719{left:160px;bottom:830px;letter-spacing:-0.19px;}
#tc_719{left:209px;bottom:830px;letter-spacing:-0.13px;}
#td_719{left:160px;bottom:803px;letter-spacing:-0.16px;word-spacing:0.1px;}
#te_719{left:160px;bottom:774px;}
#tf_719{left:197px;bottom:774px;letter-spacing:-0.17px;word-spacing:0.08px;}
#tg_719{left:378px;bottom:774px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_719{left:160px;bottom:745px;}
#ti_719{left:197px;bottom:745px;letter-spacing:-0.19px;word-spacing:0.1px;}
#tj_719{left:346px;bottom:745px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tk_719{left:160px;bottom:716px;}
#tl_719{left:197px;bottom:716px;letter-spacing:-0.23px;word-spacing:0.12px;}
#tm_719{left:325px;bottom:716px;letter-spacing:-0.13px;}
#tn_719{left:160px;bottom:687px;}
#to_719{left:197px;bottom:687px;letter-spacing:-0.24px;word-spacing:0.09px;}
#tp_719{left:390px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#tq_719{left:197px;bottom:670px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tr_719{left:208px;bottom:637px;letter-spacing:0.13px;}
#ts_719{left:160px;bottom:617px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tt_719{left:160px;bottom:572px;letter-spacing:-0.11px;}
#tu_719{left:477px;bottom:572px;letter-spacing:-0.12px;}
#tv_719{left:540px;bottom:572px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tw_719{left:160px;bottom:545px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#tx_719{left:594px;bottom:546px;letter-spacing:-0.01px;}
#ty_719{left:695px;bottom:546px;letter-spacing:-0.06px;}
#tz_719{left:160px;bottom:528px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t10_719{left:160px;bottom:511px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t11_719{left:160px;bottom:483px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t12_719{left:160px;bottom:467px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_719{left:160px;bottom:450px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t14_719{left:160px;bottom:433px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t15_719{left:160px;bottom:416px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t16_719{left:160px;bottom:389px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t17_719{left:160px;bottom:372px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_719{left:160px;bottom:355px;letter-spacing:-0.1px;}
#t19_719{left:160px;bottom:328px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1a_719{left:160px;bottom:311px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1b_719{left:485px;bottom:311px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1c_719{left:677px;bottom:311px;letter-spacing:-0.24px;word-spacing:0.1px;}
#t1d_719{left:160px;bottom:294px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1e_719{left:160px;bottom:267px;letter-spacing:-0.07px;word-spacing:0.05px;}
#t1f_719{left:185px;bottom:268px;letter-spacing:-0.01px;}
#t1g_719{left:286px;bottom:268px;letter-spacing:-0.06px;}
#t1h_719{left:336px;bottom:267px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1i_719{left:160px;bottom:250px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#t1j_719{left:160px;bottom:233px;letter-spacing:-0.13px;word-spacing:-0.21px;}
#t1k_719{left:160px;bottom:216px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1l_719{left:160px;bottom:199px;letter-spacing:-0.13px;word-spacing:-0.24px;}
#t1m_719{left:160px;bottom:183px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1n_719{left:160px;bottom:166px;letter-spacing:-0.1px;word-spacing:-0.05px;}

.s1_719{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_719{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_719{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_719{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_719{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_719{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s7_719{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts719" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg719Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg719" style="-webkit-user-select: none;"><object width="825" height="990" data="719/719.svg" type="image/svg+xml" id="pdf719" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_719" class="t s1_719">Virtual Memory System Architecture </span>
<span id="t2_719" class="t s2_719">ARM DDI 0100I </span><span id="t3_719" class="t s1_719">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_719" class="t s2_719">B4-19 </span>
<span id="t5_719" class="t s3_719">B4.6 </span><span id="t6_719" class="t s3_719">Fault Address and Fault Status registers </span>
<span id="t7_719" class="t s4_719">Prior to VMSAv6, the architecture supported a single </span><span id="t8_719" class="t s5_719">Fault Address Register </span><span id="t9_719" class="t s4_719">(FAR) and </span><span id="ta_719" class="t s5_719">Fault Status </span>
<span id="tb_719" class="t s5_719">Register </span><span id="tc_719" class="t s4_719">(FSR). </span>
<span id="td_719" class="t s4_719">VMSAv6 requires four registers: </span>
<span id="te_719" class="t s4_719">• </span><span id="tf_719" class="t s5_719">Instruction Fault Status Register </span><span id="tg_719" class="t s4_719">(IFSR) updated on Prefetch Aborts </span>
<span id="th_719" class="t s4_719">• </span><span id="ti_719" class="t s5_719">Data Fault Status Register </span><span id="tj_719" class="t s4_719">(DFSR) updated on Data Aborts </span>
<span id="tk_719" class="t s4_719">• </span><span id="tl_719" class="t s5_719">Fault Address Register </span><span id="tm_719" class="t s4_719">(FAR) updated with the faulting address for precise exceptions </span>
<span id="tn_719" class="t s4_719">• </span><span id="to_719" class="t s5_719">Watchpoint Fault Address Register </span><span id="tp_719" class="t s4_719">(WFAR) updated on a watchpoint access with the address of the </span>
<span id="tq_719" class="t s4_719">instruction that caused the Data Abort. </span>
<span id="tr_719" class="t s6_719">Note </span>
<span id="ts_719" class="t s4_719">The IFSR and DFSR are updated on Data Aborts because of instruction cache maintenance operations. </span>
<span id="tt_719" class="t s4_719">For a description of precise and imprecise exceptions see </span><span id="tu_719" class="t s5_719">Exceptions </span><span id="tv_719" class="t s4_719">on page A2-16. </span>
<span id="tw_719" class="t s4_719">VMSAv6 added a fifth fault status bit (bit[10]) to both the IFSR and DFSR. It is </span><span id="tx_719" class="t s7_719">IMPLEMENTATION </span><span id="ty_719" class="t s7_719">DEFINED </span>
<span id="tz_719" class="t s4_719">how this bit is encoded in earlier versions of the architecture. A write flag (bit[11] of the DFSR) has also </span>
<span id="t10_719" class="t s4_719">been introduced. </span>
<span id="t11_719" class="t s4_719">Precise aborts resulting from data accesses (Precise Data Aborts) are immediately acted upon by the CPU. </span>
<span id="t12_719" class="t s4_719">The DFSR is updated with a five-bit Fault Status (FS[10,3:0]) and the domain number of the access. In </span>
<span id="t13_719" class="t s4_719">addition, the modified virtual address which caused the Data Abort is written into the FAR. If a data access </span>
<span id="t14_719" class="t s4_719">simultaneously generates more than one type of Data Abort, they are prioritized in the order given in </span>
<span id="t15_719" class="t s4_719">Table B4-1 on page B4-20. The highest priority abort is reported. </span>
<span id="t16_719" class="t s4_719">Aborts arising from instruction fetches are flagged as the instruction enters the instruction pipeline. Only </span>
<span id="t17_719" class="t s4_719">when, and if, the instruction is executed does it cause a Prefetch Abort exception. An abort resulting from </span>
<span id="t18_719" class="t s4_719">an instruction fetch is not acted upon if the instruction is not used (for example, if it is branched around). </span>
<span id="t19_719" class="t s4_719">The fault address associated with a Prefetch Abort exception is determined from the value saved in R14_abt </span>
<span id="t1a_719" class="t s4_719">when the Prefetch Abort exception vector is entered. If the </span><span id="t1b_719" class="t s5_719">Instruction Fault Address Register </span><span id="t1c_719" class="t s4_719">(IFAR) is </span>
<span id="t1d_719" class="t s4_719">implemented, then the modified virtual address which caused the abort will also be in that register. </span>
<span id="t1e_719" class="t s4_719">It is </span><span id="t1f_719" class="t s7_719">IMPLEMENTATION </span><span id="t1g_719" class="t s7_719">DEFINED </span><span id="t1h_719" class="t s4_719">whether the DFSR and FAR are updated for an abort arising from an </span>
<span id="t1i_719" class="t s4_719">instruction fetch, and if so, what useful information they contain about the fault. However, an abort arising </span>
<span id="t1j_719" class="t s4_719">from an instruction fetch never updates the DFSR and the FAR between the time that an abort arising from </span>
<span id="t1k_719" class="t s4_719">a data access updates them and the time of the corresponding entry into the Data Abort exception vector. In </span>
<span id="t1l_719" class="t s4_719">other words, a Data Abort handler can rely upon its FAR and DFSR values not being corrupted by an abort </span>
<span id="t1m_719" class="t s4_719">arising from an instruction fetch that was not acted upon. From VMSAv6, only the IFSR is updated by a </span>
<span id="t1n_719" class="t s4_719">Prefetch Abort. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
