--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml axi_pmic.twx axi_pmic.ncd -o axi_pmic.twr axi_pmic.pcf
-ucf axi_pmic.ucf

Design file:              axi_pmic.ncd
Physical constraint file: axi_pmic.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S_AXI_ACLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
S_AXI_ARADDR<0>|    0.320(R)|      FAST  |    1.842(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<1>|   -0.219(R)|      FAST  |    2.735(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<2>|    0.181(R)|      FAST  |    2.167(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<3>|    0.654(R)|      FAST  |    1.174(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<4>|    0.568(R)|      FAST  |    1.334(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<5>|    0.640(R)|      FAST  |    1.226(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<6>|    0.434(R)|      FAST  |    1.553(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<7>|    0.507(R)|      FAST  |    1.425(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<8>|    0.420(R)|      FAST  |    1.646(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARESETN  |   -0.270(R)|      FAST  |    4.082(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARVALID  |    1.488(R)|      SLOW  |    3.543(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<0>|    0.741(R)|      FAST  |    1.144(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<1>|    0.315(R)|      FAST  |    1.790(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<2>|    0.756(R)|      FAST  |    1.110(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<3>|    0.746(R)|      FAST  |    1.031(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<4>|    0.594(R)|      FAST  |    1.320(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<5>|    0.513(R)|      FAST  |    1.416(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<6>|    0.376(R)|      FAST  |    1.663(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<7>|    0.589(R)|      FAST  |    1.318(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<8>|    0.641(R)|      FAST  |    1.205(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWVALID  |    0.190(R)|      FAST  |    3.762(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BREADY   |   -0.527(R)|      FAST  |    3.686(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RREADY   |   -0.472(R)|      FAST  |    3.319(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<0> |    0.258(R)|      FAST  |    2.775(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<1> |    0.415(R)|      FAST  |    3.036(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<2> |    0.211(R)|      FAST  |    3.638(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<3> |    0.173(R)|      FAST  |    3.684(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WVALID   |   -0.098(R)|      FAST  |    3.782(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock S_AXI_ACLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
S_AXI_ARREADY |        11.386(R)|      SLOW  |         3.697(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWREADY |        11.662(R)|      SLOW  |         3.746(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BRESP<1>|        10.194(R)|      SLOW  |         3.296(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BVALID  |        10.693(R)|      SLOW  |         3.533(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RVALID  |        10.754(R)|      SLOW  |         3.567(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WREADY  |        11.168(R)|      SLOW  |         3.529(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    1.929|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 14 12:10:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 627 MB



