# Design Datasheets

## Datasheets Used in the OPU Driver PCB

{% file src="../../../../../.gitbook/assets/CH569DS1-2 (1).PDF" %}

{% file src="../../../../../.gitbook/assets/EPC21603_datasheet (1).pdf" %}

{% file src="../../../../../.gitbook/assets/hd3ss3220 (1).pdf" %}

{% file src="../../../../../.gitbook/assets/lmk3h0102 (1).pdf" %}

{% file src="../../../../../.gitbook/assets/max1304-max1314 (1).pdf" %}

{% file src="../../../../../.gitbook/assets/max40025a-max40026 (1).pdf" %}

{% file src="../../../../../.gitbook/assets/tpic2010 (1).pdf" %}

### ECP5 Files

{% file src="../../../../../.gitbook/assets/ECP5UMcsfBGA285Migration.csv" %}

{% file src="../../../../../.gitbook/assets/FPGA-DS-02012-3-3-ECP5-ECP5G-Family-Data-Sheet.pdf" %}

{% file src="../../../../../.gitbook/assets/FPGA-TN-02024-5-6-PCB-Layout-Rec-for-BGA Packages.pdf" %}

{% file src="../../../../../.gitbook/assets/FPGA-TN-02028-2-6-Sub-LVDS-Signaling-Using-Lattice-Devices.pdf" %}

{% file src="../../../../../.gitbook/assets/FPGA-TN-02032-1-4-ECP5-ECP5G-sysIO-Usage-Guide.pdf" %}

{% file src="../../../../../.gitbook/assets/FPGA-TN-02035-1-3-ECP5-ECP5-5G-HighSpeed-IO-Interface.pdf" %}

{% file src="../../../../../.gitbook/assets/FPGA-TN-02038-2-0-ECP5-and-ECP5-5G-Hardware-Checklist.pdf" %}

{% file src="../../../../../.gitbook/assets/FPGA-TN-02050-1-0-Programming-Ext-SPI-Flash-JTAG-ECP5-5G.pdf" %}

{% file src="../../../../../.gitbook/assets/FPGA-TN-02200-1-3-ECP5-and-ECP5-5G-sysCLOCK-PLL-DLL-Design-and-User-Guide.pdf" %}

### Power Supply



{% file src="../../../../../.gitbook/assets/lm3880.pdf" %}

{% file src="../../../../../.gitbook/assets/NCP115-D.PDF" %}

{% file src="../../../../../.gitbook/assets/tlv62569.pdf" %}

{% file src="../../../../../.gitbook/assets/tpd1s414.pdf" %}
