# USB4-project
 Implementation of synthesizable RTL in Verilog of the logical layer on USB4 communication protocol  version 2, Two design approaches will be used; human based and AI based
