============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 22 2019  02:15:10 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           9    21.118    gscl45nm 
AOI21X1         15    42.237    gscl45nm 
BUFX2           82   192.413    gscl45nm 
DFFSR           63   650.450    gscl45nm 
HAX1            78   366.054    gscl45nm 
INVX1          129   181.619    gscl45nm 
MUX2X1          59   221.510    gscl45nm 
NAND2X1          2     3.754    gscl45nm 
NAND3X1          4     9.386    gscl45nm 
NOR3X1           4    11.263    gscl45nm 
OAI21X1         14    39.421    gscl45nm 
OR2X1            3     7.039    gscl45nm 
XOR2X1           5    23.465    gscl45nm 
-----------------------------------------
total          467  1769.730             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        63  650.450   36.8 
inverter         129  181.619   10.3 
buffer            82  192.413   10.9 
logic            193  745.248   42.1 
-------------------------------------
total            467 1769.730  100.0 

