// Seed: 2582280148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8 = id_7;
  assign id_2 = id_6;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  id_13(
      .id_0(id_5)
  );
  assign id_11 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always @(negedge id_1) id_3 = id_2;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_2, id_3
  );
endmodule
