// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sharpen_filter,hls_ip_2015_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.950001,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.046250,HLS_SYN_LAT=2076609,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=297,HLS_SYN_LUT=306}" *)

module sharpen_filter (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_dout,
        input_r_empty_n,
        input_r_read,
        output_r_din,
        output_r_full_n,
        output_r_write,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st10_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv21_1FAFB9 = 21'b111111010111110111001;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv11_781 = 11'b11110000001;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_438 = 11'b10000111000;
parameter    ap_const_lv11_780 = 11'b11110000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;
output  [7:0] output_r_din;
input   output_r_full_n;
output   output_r_write;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_read;
reg output_r_write;
reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_21;
reg   [20:0] indvar_flatten_reg_167;
reg   [10:0] row_reg_178;
reg   [10:0] col_assign_reg_189;
wire   [0:0] exitcond_flatten_fu_222_p2;
reg   [0:0] exitcond_flatten_reg_479;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_54;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2;
reg   [0:0] tmp_7_reg_528;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_528_pp0_it2;
reg    ap_sig_bdd_72;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [0:0] or_cond_reg_532;
reg   [0:0] ap_reg_ppstg_or_cond_reg_532_pp0_it6;
reg    ap_sig_bdd_88;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it3;
wire   [20:0] indvar_flatten_next_fu_228_p2;
wire   [10:0] col_assign_mid2_fu_240_p3;
reg   [10:0] col_assign_mid2_reg_488;
reg   [10:0] ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it1;
reg   [10:0] ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it2;
reg   [10:0] ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it3;
wire   [10:0] row_mid2_fu_254_p3;
reg   [10:0] row_mid2_reg_498;
wire   [0:0] tmp_2_fu_272_p2;
reg   [0:0] tmp_2_reg_505;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_505_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_505_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_505_pp0_it4;
wire   [63:0] tmp_3_fu_277_p1;
reg   [63:0] tmp_3_reg_512;
reg   [63:0] ap_reg_ppstg_tmp_3_reg_512_pp0_it2;
reg   [10:0] buff_A_1_addr_reg_517;
reg   [10:0] ap_reg_ppstg_buff_A_1_addr_reg_517_pp0_it2;
wire   [0:0] tmp_7_fu_282_p2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_528_pp0_it3;
wire   [0:0] or_cond_fu_293_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_532_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_532_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_reg_532_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_reg_532_pp0_it5;
wire   [10:0] col_fu_299_p2;
wire   [7:0] buff_A_1_q0;
reg   [7:0] buff_A_1_load_reg_541;
wire   [7:0] buff_A_0_q0;
reg   [7:0] return_value_reg_546;
reg   [7:0] buff_C_1_0_load_reg_552;
reg   [7:0] ap_reg_ppstg_buff_C_1_0_load_reg_552_pp0_it4;
reg   [7:0] y_reg_557;
reg   [7:0] buff_C_1_1_load_reg_563;
reg   [7:0] ap_reg_ppstg_buff_C_1_1_load_reg_563_pp0_it4;
wire   [7:0] buff_C_1_2_fu_318_p3;
reg   [7:0] buff_C_1_2_reg_569;
reg   [7:0] ap_reg_ppstg_buff_C_1_2_reg_569_pp0_it4;
reg   [7:0] ap_reg_ppstg_buff_C_1_2_reg_569_pp0_it5;
reg   [7:0] buff_C_2_1_load_reg_579;
wire   [11:0] x_weight_2_1_1_i_fu_399_p2;
reg   [11:0] x_weight_2_1_1_i_reg_584;
wire   [0:0] tmp_i_fu_432_p2;
reg   [0:0] tmp_i_reg_589;
wire   [7:0] tmp_8_fu_438_p1;
reg   [7:0] tmp_8_reg_594;
wire   [7:0] tmp_2_i_fu_442_p2;
reg   [7:0] tmp_2_i_reg_599;
wire   [10:0] buff_A_0_address0;
reg    buff_A_0_ce0;
wire   [10:0] buff_A_0_address1;
reg    buff_A_0_ce1;
reg    buff_A_0_we1;
wire   [7:0] buff_A_0_d1;
wire   [10:0] buff_A_1_address0;
reg    buff_A_1_ce0;
wire   [10:0] buff_A_1_address1;
reg    buff_A_1_ce1;
reg    buff_A_1_we1;
wire   [7:0] buff_A_1_d1;
wire   [10:0] buff_A_2_address0;
reg    buff_A_2_ce0;
reg    buff_A_2_we0;
wire   [7:0] buff_A_2_d0;
wire   [10:0] buff_A_2_address1;
reg    buff_A_2_ce1;
wire   [7:0] buff_A_2_q1;
reg   [10:0] row_phi_fu_182_p4;
reg   [10:0] col_assign_phi_fu_193_p4;
wire   [7:0] ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it2;
reg   [7:0] ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it3;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it4;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it5;
wire   [7:0] ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it1;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it2;
reg   [7:0] ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it3;
wire   [63:0] tmp_9_fu_330_p1;
wire   [63:0] tmp_6_fu_334_p1;
reg   [7:0] buff_C_2_1_fu_70;
wire   [7:0] buff_C_2_2_1_fu_351_p3;
reg   [7:0] buff_C_0_1_fu_74;
wire   [7:0] buff_C_0_2_1_fu_344_p3;
reg   [7:0] buff_C_1_0_fu_78;
reg   [7:0] buff_C_1_1_fu_82;
wire   [0:0] exitcond4_fu_234_p2;
wire   [10:0] row_s_fu_248_p2;
wire   [0:0] tmp_fu_262_p2;
wire   [0:0] tmp_1_fu_267_p2;
wire   [0:0] tmp_5_fu_288_p2;
wire   [8:0] tmp_6_1_i_cast_fu_362_p1;
wire   [8:0] tmp_6_0_1_i_cast_fu_358_p1;
wire   [8:0] sum_i_fu_365_p2;
wire   [9:0] p_shl_i_fu_378_p3;
wire   [10:0] p_shl_i_cast_fu_385_p1;
wire   [10:0] tmp_6_1_1_i_cast2_fu_375_p1;
wire   [10:0] tmp_7_1_1_i_fu_389_p2;
wire   [11:0] tmp_7_1_1_i_cast_fu_395_p1;
wire   [11:0] sum_i_cast_fu_371_p1;
wire   [11:0] tmp_6_1_2_i_cast_fu_415_p1;
wire   [11:0] x_weight_2_1_2_i_fu_418_p2;
wire   [11:0] tmp_6_2_1_i_cast_fu_423_p1;
wire   [11:0] x_weight_2_2_1_i_fu_426_p2;
reg    ap_sig_cseq_ST_st10_fsm_2;
reg    ap_sig_bdd_444;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_164;
reg    ap_sig_bdd_251;
reg    ap_sig_bdd_160;
reg    ap_sig_bdd_267;
reg    ap_sig_bdd_156;
reg    ap_sig_bdd_260;
reg    ap_sig_bdd_255;


sharpen_filter_buff_A_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_0_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( buff_A_0_address0 ),
    .ce0( buff_A_0_ce0 ),
    .q0( buff_A_0_q0 ),
    .address1( buff_A_0_address1 ),
    .ce1( buff_A_0_ce1 ),
    .we1( buff_A_0_we1 ),
    .d1( buff_A_0_d1 )
);

sharpen_filter_buff_A_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_1_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( buff_A_1_address0 ),
    .ce0( buff_A_1_ce0 ),
    .q0( buff_A_1_q0 ),
    .address1( buff_A_1_address1 ),
    .ce1( buff_A_1_ce1 ),
    .we1( buff_A_1_we1 ),
    .d1( buff_A_1_d1 )
);

sharpen_filter_buff_A_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_2_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( buff_A_2_address0 ),
    .ce0( buff_A_2_ce0 ),
    .we0( buff_A_2_we0 ),
    .d0( buff_A_2_d0 ),
    .address1( buff_A_2_address1 ),
    .ce1( buff_A_2_ce1 ),
    .q1( buff_A_2_q1 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(exitcond_flatten_fu_222_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_160) begin
        if (ap_sig_bdd_251) begin
            ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it3 <= ap_const_lv8_0;
        end else if (ap_sig_bdd_164) begin
            ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it3 <= buff_A_0_q0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it3 <= ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_156) begin
        if (ap_sig_bdd_267) begin
            ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it2 <= ap_const_lv8_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it2 <= ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_255) begin
        if (ap_sig_bdd_260) begin
            ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it5 <= y_reg_557;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it5 <= ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (exitcond_flatten_reg_479 == ap_const_lv1_0))) begin
        col_assign_reg_189 <= col_fu_299_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        col_assign_reg_189 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (exitcond_flatten_fu_222_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_167 <= indvar_flatten_next_fu_228_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_167 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (exitcond_flatten_reg_479 == ap_const_lv1_0))) begin
        row_reg_178 <= row_mid2_reg_498;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        row_reg_178 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it3 <= ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it4 <= ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it3;
        buff_C_1_0_fu_78 <= buff_C_1_1_fu_82;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) begin
        ap_reg_ppstg_buff_A_1_addr_reg_517_pp0_it2 <= buff_A_1_addr_reg_517;
        ap_reg_ppstg_buff_C_1_0_load_reg_552_pp0_it4 <= buff_C_1_0_load_reg_552;
        ap_reg_ppstg_buff_C_1_1_load_reg_563_pp0_it4 <= buff_C_1_1_load_reg_563;
        ap_reg_ppstg_buff_C_1_2_reg_569_pp0_it4 <= buff_C_1_2_reg_569;
        ap_reg_ppstg_buff_C_1_2_reg_569_pp0_it5 <= ap_reg_ppstg_buff_C_1_2_reg_569_pp0_it4;
        ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it2 <= ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it1;
        ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it3 <= ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it2;
        ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 <= ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1;
        ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it3 <= ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2;
        ap_reg_ppstg_or_cond_reg_532_pp0_it2 <= or_cond_reg_532;
        ap_reg_ppstg_or_cond_reg_532_pp0_it3 <= ap_reg_ppstg_or_cond_reg_532_pp0_it2;
        ap_reg_ppstg_or_cond_reg_532_pp0_it4 <= ap_reg_ppstg_or_cond_reg_532_pp0_it3;
        ap_reg_ppstg_or_cond_reg_532_pp0_it5 <= ap_reg_ppstg_or_cond_reg_532_pp0_it4;
        ap_reg_ppstg_or_cond_reg_532_pp0_it6 <= ap_reg_ppstg_or_cond_reg_532_pp0_it5;
        ap_reg_ppstg_tmp_2_reg_505_pp0_it2 <= tmp_2_reg_505;
        ap_reg_ppstg_tmp_2_reg_505_pp0_it3 <= ap_reg_ppstg_tmp_2_reg_505_pp0_it2;
        ap_reg_ppstg_tmp_2_reg_505_pp0_it4 <= ap_reg_ppstg_tmp_2_reg_505_pp0_it3;
        ap_reg_ppstg_tmp_3_reg_512_pp0_it2[10 : 0] <= tmp_3_reg_512[10 : 0];
        ap_reg_ppstg_tmp_7_reg_528_pp0_it2 <= tmp_7_reg_528;
        ap_reg_ppstg_tmp_7_reg_528_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_528_pp0_it2;
        buff_C_1_0_load_reg_552 <= buff_C_1_0_fu_78;
        buff_C_2_1_load_reg_579 <= buff_C_2_1_fu_70;
        tmp_2_i_reg_599 <= tmp_2_i_fu_442_p2;
        tmp_8_reg_594 <= tmp_8_fu_438_p1;
        tmp_i_reg_589 <= tmp_i_fu_432_p2;
        x_weight_2_1_1_i_reg_584 <= x_weight_2_1_1_i_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it1 <= col_assign_mid2_reg_488;
        ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1 <= exitcond_flatten_reg_479;
        exitcond_flatten_reg_479 <= exitcond_flatten_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (exitcond_flatten_reg_479 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_272_p2))) begin
        buff_A_1_addr_reg_517 <= tmp_3_fu_277_p1;
        tmp_3_reg_512[10 : 0] <= tmp_3_fu_277_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1) & ~(ap_const_lv1_0 == tmp_2_reg_505))) begin
        buff_A_1_load_reg_541 <= buff_A_1_q0;
        return_value_reg_546 <= buff_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_C_0_1_fu_74 <= buff_C_0_2_1_fu_344_p3;
        buff_C_2_1_fu_70 <= buff_C_2_2_1_fu_351_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_C_1_1_fu_82 <= buff_C_1_2_fu_318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 == ap_const_lv1_0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_C_1_1_load_reg_563 <= buff_C_1_1_fu_82;
        buff_C_1_2_reg_569 <= buff_C_1_2_fu_318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (exitcond_flatten_fu_222_p2 == ap_const_lv1_0))) begin
        col_assign_mid2_reg_488 <= col_assign_mid2_fu_240_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (exitcond_flatten_reg_479 == ap_const_lv1_0))) begin
        or_cond_reg_532 <= or_cond_fu_293_p2;
        tmp_2_reg_505 <= tmp_2_fu_272_p2;
        tmp_7_reg_528 <= tmp_7_fu_282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (exitcond_flatten_fu_222_p2 == ap_const_lv1_0))) begin
        row_mid2_reg_498 <= row_mid2_fu_254_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_528_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        y_reg_557 <= input_r_dout;
    end
end

always @ (ap_sig_cseq_ST_st10_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_2)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st10_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_54) begin
    if (ap_sig_bdd_54) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_444) begin
    if (ap_sig_bdd_444) begin
        ap_sig_cseq_ST_st10_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_21) begin
    if (ap_sig_bdd_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_A_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_A_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_0_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it3 or ap_reg_ppstg_tmp_7_reg_528_pp0_it3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_528_pp0_it3))) begin
        buff_A_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_0_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_A_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_A_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_1_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_2_reg_505_pp0_it2) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_505_pp0_it2))) begin
        buff_A_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_1_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_A_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        buff_A_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_2_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_2_reg_505_pp0_it2) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_2_reg_505_pp0_it2))) begin
        buff_A_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_2_we0 = ap_const_logic_0;
    end
end

always @ (col_assign_reg_189 or exitcond_flatten_reg_479 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or col_fu_299_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_479 == ap_const_lv1_0))) begin
        col_assign_phi_fu_193_p4 = col_fu_299_p2;
    end else begin
        col_assign_phi_fu_193_p4 = col_assign_reg_189;
    end
end

always @ (ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 or ap_reg_ppstg_tmp_7_reg_528_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if (((ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        input_r_read = ap_const_logic_1;
    end else begin
        input_r_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_or_cond_reg_532_pp0_it6 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_532_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        output_r_write = ap_const_logic_1;
    end else begin
        output_r_write = ap_const_logic_0;
    end
end

always @ (row_reg_178 or exitcond_flatten_reg_479 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or row_mid2_reg_498) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_479 == ap_const_lv1_0))) begin
        row_phi_fu_182_p4 = row_mid2_reg_498;
    end else begin
        row_phi_fu_182_p4 = row_reg_178;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st10_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st10_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it2 = 'bx;

assign ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it1 = 'bx;

assign ap_return = ap_const_lv32_0;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    ap_sig_bdd_156 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))));
end


always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    ap_sig_bdd_160 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))));
end


always @ (ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1 or tmp_2_reg_505) begin
    ap_sig_bdd_164 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1) & ~(ap_const_lv1_0 == tmp_2_reg_505));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_21 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1 or tmp_2_reg_505) begin
    ap_sig_bdd_251 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it1) & (ap_const_lv1_0 == tmp_2_reg_505));
end


always @ (ap_sig_bdd_72 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_88 or ap_reg_ppiten_pp0_it7) begin
    ap_sig_bdd_255 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_72 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))));
end


always @ (ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it3 or ap_reg_ppstg_tmp_7_reg_528_pp0_it3) begin
    ap_sig_bdd_260 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_528_pp0_it3));
end


always @ (exitcond_flatten_reg_479 or tmp_7_fu_282_p2) begin
    ap_sig_bdd_267 = ((exitcond_flatten_reg_479 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_7_fu_282_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_444 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_54 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (input_r_empty_n or ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 or ap_reg_ppstg_tmp_7_reg_528_pp0_it2) begin
    ap_sig_bdd_72 = ((input_r_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond_flatten_reg_479_pp0_it2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_528_pp0_it2));
end


always @ (output_r_full_n or ap_reg_ppstg_or_cond_reg_532_pp0_it6) begin
    ap_sig_bdd_88 = ((output_r_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_532_pp0_it6));
end

assign buff_A_0_address0 = tmp_3_fu_277_p1;

assign buff_A_0_address1 = tmp_9_fu_330_p1;

assign buff_A_0_d1 = y_reg_557;

assign buff_A_1_address0 = tmp_3_fu_277_p1;

assign buff_A_1_address1 = ap_reg_ppstg_buff_A_1_addr_reg_517_pp0_it2;

assign buff_A_1_d1 = return_value_reg_546;

assign buff_A_2_address0 = ap_reg_ppstg_tmp_3_reg_512_pp0_it2;

assign buff_A_2_address1 = tmp_6_fu_334_p1;

assign buff_A_2_d0 = buff_A_1_load_reg_541;

assign buff_C_0_2_1_fu_344_p3 = ((ap_reg_ppstg_tmp_2_reg_505_pp0_it4[0:0] === 1'b1) ? buff_A_2_q1 : buff_C_0_1_fu_74);

assign buff_C_1_2_fu_318_p3 = ((ap_reg_ppstg_tmp_2_reg_505_pp0_it2[0:0] === 1'b1) ? ap_reg_phiprechg_buff_C_1_2_1_reg_200pp0_it3 : buff_C_1_1_fu_82);

assign buff_C_2_2_1_fu_351_p3 = ((ap_reg_ppstg_tmp_2_reg_505_pp0_it4[0:0] === 1'b1) ? ap_reg_phiprechg_buff_C_2_2_reg_211pp0_it5 : buff_C_2_1_fu_70);

assign col_assign_mid2_fu_240_p3 = ((exitcond4_fu_234_p2[0:0] === 1'b1) ? ap_const_lv11_0 : col_assign_phi_fu_193_p4);

assign col_fu_299_p2 = (col_assign_mid2_reg_488 + ap_const_lv11_1);

assign exitcond4_fu_234_p2 = (col_assign_phi_fu_193_p4 == ap_const_lv11_781? 1'b1: 1'b0);

assign exitcond_flatten_fu_222_p2 = (indvar_flatten_reg_167 == ap_const_lv21_1FAFB9? 1'b1: 1'b0);

assign indvar_flatten_next_fu_228_p2 = (indvar_flatten_reg_167 + ap_const_lv21_1);

assign or_cond_fu_293_p2 = (tmp_1_fu_267_p2 & tmp_5_fu_288_p2);

assign output_r_din = ((tmp_i_reg_589[0:0] === 1'b1) ? tmp_8_reg_594 : tmp_2_i_reg_599);

assign p_shl_i_cast_fu_385_p1 = p_shl_i_fu_378_p3;

assign p_shl_i_fu_378_p3 = {{ap_reg_ppstg_buff_C_1_1_load_reg_563_pp0_it4}, {ap_const_lv2_0}};

assign row_mid2_fu_254_p3 = ((exitcond4_fu_234_p2[0:0] === 1'b1) ? row_s_fu_248_p2 : row_phi_fu_182_p4);

assign row_s_fu_248_p2 = (row_phi_fu_182_p4 + ap_const_lv11_1);

assign sum_i_cast_fu_371_p1 = sum_i_fu_365_p2;

assign sum_i_fu_365_p2 = (tmp_6_1_i_cast_fu_362_p1 + tmp_6_0_1_i_cast_fu_358_p1);

assign tmp_1_fu_267_p2 = (row_mid2_reg_498 != ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_2_fu_272_p2 = (col_assign_mid2_reg_488 < ap_const_lv11_780? 1'b1: 1'b0);

assign tmp_2_i_fu_442_p2 = (ap_const_lv8_0 - tmp_8_fu_438_p1);

assign tmp_3_fu_277_p1 = col_assign_mid2_reg_488;

assign tmp_5_fu_288_p2 = (col_assign_mid2_reg_488 != ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_6_0_1_i_cast_fu_358_p1 = buff_C_0_1_fu_74;

assign tmp_6_1_1_i_cast2_fu_375_p1 = ap_reg_ppstg_buff_C_1_1_load_reg_563_pp0_it4;

assign tmp_6_1_2_i_cast_fu_415_p1 = ap_reg_ppstg_buff_C_1_2_reg_569_pp0_it5;

assign tmp_6_1_i_cast_fu_362_p1 = ap_reg_ppstg_buff_C_1_0_load_reg_552_pp0_it4;

assign tmp_6_2_1_i_cast_fu_423_p1 = buff_C_2_1_load_reg_579;

assign tmp_6_fu_334_p1 = ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it3;

assign tmp_7_1_1_i_cast_fu_395_p1 = tmp_7_1_1_i_fu_389_p2;

assign tmp_7_1_1_i_fu_389_p2 = (p_shl_i_cast_fu_385_p1 + tmp_6_1_1_i_cast2_fu_375_p1);

assign tmp_7_fu_282_p2 = (tmp_2_fu_272_p2 & tmp_fu_262_p2);

assign tmp_8_fu_438_p1 = x_weight_2_2_1_i_fu_426_p2[7:0];

assign tmp_9_fu_330_p1 = ap_reg_ppstg_col_assign_mid2_reg_488_pp0_it3;

assign tmp_fu_262_p2 = (row_mid2_reg_498 < ap_const_lv11_438? 1'b1: 1'b0);

assign tmp_i_fu_432_p2 = ($signed(x_weight_2_2_1_i_fu_426_p2) > $signed(12'b000000000000)? 1'b1: 1'b0);

assign x_weight_2_1_1_i_fu_399_p2 = (tmp_7_1_1_i_cast_fu_395_p1 - sum_i_cast_fu_371_p1);

assign x_weight_2_1_2_i_fu_418_p2 = (x_weight_2_1_1_i_reg_584 - tmp_6_1_2_i_cast_fu_415_p1);

assign x_weight_2_2_1_i_fu_426_p2 = (x_weight_2_1_2_i_fu_418_p2 - tmp_6_2_1_i_cast_fu_423_p1);
always @ (posedge ap_clk) begin
    tmp_3_reg_512[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_3_reg_512_pp0_it2[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end



endmodule //sharpen_filter

