<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NR-9C" pn="GW1NR-LV9QN88PC6/I5">gw1nr9c-004</Device>
    <FileList>
        <File path="Q:/gr_picorv32_soc/gowin_ip/bootram_2kx8_0/bootram_2kx8_0.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/gowin_ip/bootram_2kx8_1/bootram_2kx8_1.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/gowin_ip/bootram_2kx8_2/bootram_2kx8_2.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/gowin_ip/bootram_2kx8_3/bootram_2kx8_3.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/gowin_ip/gowin_clkdiv/gowin_clkdiv.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/gowin_ip/gowin_rpll/gowin_rpll.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/gowin_ip/sram_2kx8/sram_2kx8.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/core/picorv32.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_defines.vh" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_enc.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_hdmi_top.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_openldi.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_tcard.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_term.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_tmds.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_utils.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/hdmi/svo_vdma.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/led_mux/PicoLedMux.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/led_mux/led_mux.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/memories/picomemory.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/peripherals/PicoCounter.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/peripherals/PicoGPIO.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/peripherals/PicoMux_4_1.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/peripherals/PicoResetSync.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/peripherals/PicoSPI_Flash.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/peripherals/PicoUART.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/picorv32_soc.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/picorv32_soc_top.sv" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/simpleuart.v" type="file.verilog" enable="1"/>
        <File path="Q:/gr_picorv32_soc/hw/spimemio_puya.v" type="file.verilog" enable="1"/>
        <File path="picorv32_soc_top.cst" type="file.cst" enable="1"/>
        <File path="picorv32_soc_top.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
