INFO-FLOW: Workspace D:/Projects/Verilog/HLS/EdgeDetection/solution1 opened at Wed Jan 06 15:35:48 +0530 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.138 sec.
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.141 sec.
Command     ap_source done; 0.142 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.259 sec.
Execute   set_part xa7a12tcsg325-1q 
Execute     add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute       get_default_platform 
Execute       license_isbetapart xa7a12t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/aartix7/aartix7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Skipped source file 'lenna.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'HLS-canny-edge-detection-master/src/canny_edge_detection.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling HLS-canny-edge-detection-master/src/canny_edge_detection.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted HLS-canny-edge-detection-master/src/canny_edge_detection.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "HLS-canny-edge-detection-master/src/canny_edge_detection.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot" -I "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E HLS-canny-edge-detection-master/src/canny_edge_detection.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot -I E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp
Command       clang done; 5.261 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.512 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot" -I "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp"  -o "D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot -I E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/useless.bc
Command       clang done; 3.11 sec.
INFO-FLOW: Done: GCC PP time: 10.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp std=gnu++98 -directive=D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.665 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp std=gnu++98 -directive=D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.621 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/xilinx-dataflow-lawyer.canny_edge_detection.pp.0.cpp.diag.yml D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/xilinx-dataflow-lawyer.canny_edge_detection.pp.0.cpp.out.log 2> D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/xilinx-dataflow-lawyer.canny_edge_detection.pp.0.cpp.err.log 
Command       ap_eval done; 2.681 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: HLS-canny-edge-detection-master/src/canny_edge_detection.cpp:59:47
Execute       send_msg_by_id WARNING @200-471@%s%s 1 HLS-canny-edge-detection-master/src/canny_edge_detection.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLS-canny-edge-detection-master/src/canny_edge_detection.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/tidy-3.1.canny_edge_detection.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/tidy-3.1.canny_edge_detection.pp.0.cpp.out.log 2> D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/tidy-3.1.canny_edge_detection.pp.0.cpp.err.log 
Command         ap_eval done; 1.522 sec.
Execute         ap_eval exec -ignorestderr E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/xilinx-legacy-rewriter.canny_edge_detection.pp.0.cpp.out.log 2> D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/xilinx-legacy-rewriter.canny_edge_detection.pp.0.cpp.err.log 
Command         ap_eval done; 1.537 sec.
Command       tidy_31 done; 3.111 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.523 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot" -I "E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.bc" 
INFO-FLOW: exec E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot -I E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.bc
Command       clang done; 2.881 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.g.bc -hls-opt -except-internalize canny_edge_detection -LE:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 11.01 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 103.375 ; gain = 18.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 103.375 ; gain = 18.488
Execute       get_config_sdx -target 
Command       get_config_sdx done; 0.11 sec.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.pp.bc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.828 sec.
Execute         llvm-ld D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/win64/lib -lfloatconversion -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.275 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top canny_edge_detection -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.0.bc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.218 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 183.910 ; gain = 99.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.1.bc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:317) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:317) automatically.
Command         transform done; 1.298 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.213 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 237.691 ; gain = 152.805
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.g.1.bc to D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.o.1.bc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:484) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:376) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:273) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:203) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:492) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:499) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:500) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:505) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:510) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:511) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:385) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:392) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:393) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:398) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:282) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:289) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:290) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:295) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:304) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:305) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:311) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:312) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:211) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:219) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:220) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:226) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:232) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:233) in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' completely with a factor of 5.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:476) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf.value' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:368) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf.grad' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:368) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:251) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:477) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.value' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:369) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.grad' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:369) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:252) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'GAUSS_KERNEL'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:477) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.value' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:369) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.grad' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:369) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:252) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:191) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'GAUSS_KERNEL'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:317) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:317) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'canny_edge_detection', detected/extracted 8 process function(s): 
	 'hlsimproc::HlsImProc::AXIS2GrayArray<512u, 512u>76'
	 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>'
	 'hlsimproc::HlsImProc::Sobel<512u, 512u>'
	 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>'
	 'hlsimproc::HlsImProc::ZeroPadding<512u, 512u>'
	 'hlsimproc::HlsImProc::HystThreshold<512u, 512u>'
	 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>'
	 'hlsimproc::HlsImProc::GrayArray2AXIS<512u, 512u>'.
WARNING: [XFORM 203-124] Array  'fifo1' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3.value' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3.grad' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
Command         transform done; 2.979 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS-canny-edge-detection-master/src/HlsImProc.hpp:334:17) to (HLS-canny-edge-detection-master/src/HlsImProc.hpp:351:17) in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS-canny-edge-detection-master/src/HlsImProc.hpp:376:48) to (HLS-canny-edge-detection-master/src/HlsImProc.hpp:376:41) in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS-canny-edge-detection-master/src/HlsImProc.hpp:484:48) to (HLS-canny-edge-detection-master/src/HlsImProc.hpp:484:41) in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS-canny-edge-detection-master/src/HlsImProc.hpp:449:48) to (HLS-canny-edge-detection-master/src/HlsImProc.hpp:449:41) in function 'hlsimproc::HlsImProc::HystThreshold<512u, 512u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::ZeroPadding<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:529:41)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:6:41)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:368:41)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:476:41)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:190:41)...21 expression(s) balanced.
Command         transform done; 0.925 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 313.035 ; gain = 228.148
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.o.2.bc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::ZeroPadding<512u, 512u>' to 'ZeroPadding' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:529:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::Sobel<512u, 512u>' to 'Sobel<512u, 512u>' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:6:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::NonMaxSuppression<512u, 512u>' to 'NonMaxSuppression' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:368:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::HystThresholdComp<512u, 512u>' to 'HystThresholdComp' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:476:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::HystThreshold<512u, 512u>' to 'HystThreshold' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:75:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::GrayArray2AXIS<512u, 512u>' to 'GrayArray2AXIS' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:157:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::GaussianBlur<512u, 512u>' to 'GaussianBlur' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:190:41)
WARNING: [XFORM 203-631] Renaming function 'hlsimproc::HlsImProc::AXIS2GrayArray<512u, 512u>76' to 'AXIS2GrayArray76' (HLS-canny-edge-detection-master/src/HlsImProc.hpp:44:13)
WARNING: [XFORM 203-631] Renaming function 'canny_edge_detection.entry3' to 'canny_edge_detection.1.1' 
Command         transform done; 2.399 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 416.809 ; gain = 331.922
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 14.011 sec.
Command     elaborate done; 48.356 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'canny_edge_detection' ...
Execute       ap_set_top_model canny_edge_detection 
WARNING: [SYN 201-103] Legalizing function name 'canny_edge_detection.1.1' to 'canny_edge_detection_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<512u, 512u>' to 'Sobel_512u_512u_s'.
Execute       get_model_list canny_edge_detection -filter all-wo-channel -topdown 
Execute       preproc_iomode -model canny_edge_detection 
Execute       preproc_iomode -model GrayArray2AXIS 
Execute       preproc_iomode -model HystThresholdComp 
Execute       preproc_iomode -model HystThreshold 
Execute       preproc_iomode -model ZeroPadding 
Execute       preproc_iomode -model NonMaxSuppression 
Execute       preproc_iomode -model Sobel<512u, 512u> 
Execute       preproc_iomode -model GaussianBlur 
Execute       preproc_iomode -model AXIS2GrayArray76 
Execute       preproc_iomode -model canny_edge_detection.1.1 
Execute       get_model_list canny_edge_detection -filter all-wo-channel 
INFO-FLOW: Model list for configure: canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection
INFO-FLOW: Configuring Module : canny_edge_detection.1.1 ...
Execute       set_default_model canny_edge_detection.1.1 
Execute       apply_spec_resource_limit canny_edge_detection.1.1 
INFO-FLOW: Configuring Module : AXIS2GrayArray76 ...
Execute       set_default_model AXIS2GrayArray76 
Execute       apply_spec_resource_limit AXIS2GrayArray76 
INFO-FLOW: Configuring Module : GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       apply_spec_resource_limit GaussianBlur 
INFO-FLOW: Configuring Module : Sobel<512u, 512u> ...
Execute       set_default_model Sobel<512u, 512u> 
Execute       apply_spec_resource_limit Sobel<512u, 512u> 
INFO-FLOW: Configuring Module : NonMaxSuppression ...
Execute       set_default_model NonMaxSuppression 
Execute       apply_spec_resource_limit NonMaxSuppression 
INFO-FLOW: Configuring Module : ZeroPadding ...
Execute       set_default_model ZeroPadding 
Execute       apply_spec_resource_limit ZeroPadding 
INFO-FLOW: Configuring Module : HystThreshold ...
Execute       set_default_model HystThreshold 
Execute       apply_spec_resource_limit HystThreshold 
INFO-FLOW: Configuring Module : HystThresholdComp ...
Execute       set_default_model HystThresholdComp 
Execute       apply_spec_resource_limit HystThresholdComp 
INFO-FLOW: Configuring Module : GrayArray2AXIS ...
Execute       set_default_model GrayArray2AXIS 
Execute       apply_spec_resource_limit GrayArray2AXIS 
INFO-FLOW: Configuring Module : canny_edge_detection ...
Execute       set_default_model canny_edge_detection 
Execute       apply_spec_resource_limit canny_edge_detection 
INFO-FLOW: Model list for preprocess: canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection
INFO-FLOW: Preprocessing Module: canny_edge_detection.1.1 ...
Execute       set_default_model canny_edge_detection.1.1 
Execute       cdfg_preprocess -model canny_edge_detection.1.1 
Execute       rtl_gen_preprocess canny_edge_detection.1.1 
INFO-FLOW: Preprocessing Module: AXIS2GrayArray76 ...
Execute       set_default_model AXIS2GrayArray76 
Execute       cdfg_preprocess -model AXIS2GrayArray76 
Execute       rtl_gen_preprocess AXIS2GrayArray76 
INFO-FLOW: Preprocessing Module: GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       cdfg_preprocess -model GaussianBlur 
Execute       rtl_gen_preprocess GaussianBlur 
INFO-FLOW: Preprocessing Module: Sobel<512u, 512u> ...
Execute       set_default_model Sobel<512u, 512u> 
Execute       cdfg_preprocess -model Sobel<512u, 512u> 
Execute       rtl_gen_preprocess Sobel<512u, 512u> 
INFO-FLOW: Preprocessing Module: NonMaxSuppression ...
Execute       set_default_model NonMaxSuppression 
Execute       cdfg_preprocess -model NonMaxSuppression 
Execute       rtl_gen_preprocess NonMaxSuppression 
INFO-FLOW: Preprocessing Module: ZeroPadding ...
Execute       set_default_model ZeroPadding 
Execute       cdfg_preprocess -model ZeroPadding 
Execute       rtl_gen_preprocess ZeroPadding 
INFO-FLOW: Preprocessing Module: HystThreshold ...
Execute       set_default_model HystThreshold 
Execute       cdfg_preprocess -model HystThreshold 
Execute       rtl_gen_preprocess HystThreshold 
INFO-FLOW: Preprocessing Module: HystThresholdComp ...
Execute       set_default_model HystThresholdComp 
Execute       cdfg_preprocess -model HystThresholdComp 
Execute       rtl_gen_preprocess HystThresholdComp 
INFO-FLOW: Preprocessing Module: GrayArray2AXIS ...
Execute       set_default_model GrayArray2AXIS 
Execute       cdfg_preprocess -model GrayArray2AXIS 
Execute       rtl_gen_preprocess GrayArray2AXIS 
INFO-FLOW: Preprocessing Module: canny_edge_detection ...
Execute       set_default_model canny_edge_detection 
Execute       cdfg_preprocess -model canny_edge_detection 
Execute       rtl_gen_preprocess canny_edge_detection 
INFO-FLOW: Model list for synthesis: canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canny_edge_detection_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model canny_edge_detection.1.1 
Execute       schedule -model canny_edge_detection.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.663 sec.
INFO: [HLS 200-111]  Elapsed time: 50.215 seconds; current allocated memory: 354.634 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.141 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.sched.adb -f 
Command       db_write done; 0.161 sec.
INFO-FLOW: Finish scheduling canny_edge_detection.1.1.
Execute       set_default_model canny_edge_detection.1.1 
Execute       bind -model canny_edge_detection.1.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=canny_edge_detection.1.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.185 sec.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 354.701 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.221 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.bind.adb -f 
INFO-FLOW: Finish binding canny_edge_detection.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIS2GrayArray76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIS2GrayArray76 
Execute       schedule -model AXIS2GrayArray76 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (11ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'AXIS2GrayArray76' consists of the following:
	'mul' operation of DSP[141] ('phitmp1_cast_i_i_i', HLS-canny-edge-detection-master/src/HlsImProc.hpp:125) [140]  (3.36 ns)
	'add' operation of DSP[141] ('tmp_75_i_i_i', HLS-canny-edge-detection-master/src/HlsImProc.hpp:125) [141]  (3.82 ns)
	'add' operation of DSP[143] ('pix_gray', HLS-canny-edge-detection-master/src/HlsImProc.hpp:125) [143]  (3.82 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.397 sec.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 355.043 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Command       report done; 0.123 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.sched.adb -f 
INFO-FLOW: Finish scheduling AXIS2GrayArray76.
Execute       set_default_model AXIS2GrayArray76 
Execute       bind -model AXIS2GrayArray76 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIS2GrayArray76
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 355.732 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.bind.adb -f 
INFO-FLOW: Finish binding AXIS2GrayArray76.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur 
Execute       schedule -model GaussianBlur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.201 sec.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 356.282 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.sched.adb -f 
Command       db_write done; 0.106 sec.
INFO-FLOW: Finish scheduling GaussianBlur.
Execute       set_default_model GaussianBlur 
Execute       bind -model GaussianBlur 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GaussianBlur
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 356.874 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.verbose.bind.rpt -verbose -f 
Command       report done; 0.102 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.bind.adb -f 
INFO-FLOW: Finish binding GaussianBlur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel<512u, 512u> 
Execute       schedule -model Sobel<512u, 512u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.273 sec.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 357.430 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.184 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel<512u, 512u>.
Execute       set_default_model Sobel<512u, 512u> 
Execute       bind -model Sobel<512u, 512u> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Sobel<512u, 512u>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 358.120 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.154 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.bind.adb -f 
INFO-FLOW: Finish binding Sobel<512u, 512u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaxSuppression' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NonMaxSuppression 
Execute       schedule -model NonMaxSuppression 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 358.460 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.sched.adb -f 
INFO-FLOW: Finish scheduling NonMaxSuppression.
Execute       set_default_model NonMaxSuppression 
Execute       bind -model NonMaxSuppression 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=NonMaxSuppression
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 358.864 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.verbose.bind.rpt -verbose -f 
Command       report done; 0.19 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.bind.adb -f 
INFO-FLOW: Finish binding NonMaxSuppression.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZeroPadding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ZeroPadding 
Execute       schedule -model ZeroPadding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 359.005 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.sched.adb -f 
INFO-FLOW: Finish scheduling ZeroPadding.
Execute       set_default_model ZeroPadding 
Execute       bind -model ZeroPadding 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ZeroPadding
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 359.135 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.bind.adb -f 
INFO-FLOW: Finish binding ZeroPadding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HystThreshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HystThreshold 
Execute       schedule -model HystThreshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 359.235 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.sched.adb -f 
INFO-FLOW: Finish scheduling HystThreshold.
Execute       set_default_model HystThreshold 
Execute       bind -model HystThreshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HystThreshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 359.392 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.bind.adb -f 
INFO-FLOW: Finish binding HystThreshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HystThresholdComp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model HystThresholdComp 
Execute       schedule -model HystThresholdComp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 359.600 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.sched.adb -f 
INFO-FLOW: Finish scheduling HystThresholdComp.
Execute       set_default_model HystThresholdComp 
Execute       bind -model HystThresholdComp 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HystThresholdComp
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 359.835 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.bind.adb -f 
INFO-FLOW: Finish binding HystThresholdComp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GrayArray2AXIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GrayArray2AXIS 
Execute       schedule -model GrayArray2AXIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 359.958 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.sched.adb -f 
INFO-FLOW: Finish scheduling GrayArray2AXIS.
Execute       set_default_model GrayArray2AXIS 
Execute       bind -model GrayArray2AXIS 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GrayArray2AXIS
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 360.087 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.bind.adb -f 
INFO-FLOW: Finish binding GrayArray2AXIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canny_edge_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model canny_edge_detection 
Execute       schedule -model canny_edge_detection 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 360.221 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.sched.adb -f 
INFO-FLOW: Finish scheduling canny_edge_detection.
Execute       set_default_model canny_edge_detection 
Execute       bind -model canny_edge_detection 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=canny_edge_detection
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.633 sec.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 360.875 MB.
Execute       report -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.verbose.bind.rpt -verbose -f 
Command       report done; 0.313 sec.
Execute       db_write -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.bind.adb -f 
INFO-FLOW: Finish binding canny_edge_detection.
Execute       get_model_list canny_edge_detection -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess canny_edge_detection.1.1 
Execute       rtl_gen_preprocess AXIS2GrayArray76 
Execute       rtl_gen_preprocess GaussianBlur 
Execute       rtl_gen_preprocess Sobel<512u, 512u> 
Execute       rtl_gen_preprocess NonMaxSuppression 
Execute       rtl_gen_preprocess ZeroPadding 
Execute       rtl_gen_preprocess HystThreshold 
Execute       rtl_gen_preprocess HystThresholdComp 
Execute       rtl_gen_preprocess GrayArray2AXIS 
Execute       rtl_gen_preprocess canny_edge_detection 
INFO-FLOW: Model list for RTL generation: canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canny_edge_detection_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model canny_edge_detection.1.1 -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'canny_edge_detection_1_1'.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 361.163 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl canny_edge_detection.1.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/canny_edge_detection_1_1 -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl canny_edge_detection.1.1 -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/canny_edge_detection_1_1 
Execute       gen_rtl canny_edge_detection.1.1 -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/canny_edge_detection_1_1 
Command       gen_rtl done; 0.657 sec.
Execute       gen_tb_info canny_edge_detection.1.1 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1 -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model canny_edge_detection.1.1 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/canny_edge_detection_1_1_csynth.rpt -f 
Execute       report -model canny_edge_detection.1.1 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/canny_edge_detection_1_1_csynth.xml -f -x 
Execute       report -model canny_edge_detection.1.1 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.verbose.rpt -verbose -f 
Execute       db_write -model canny_edge_detection.1.1 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIS2GrayArray76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIS2GrayArray76 -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mul_mul_15ns_8ns_23_1_1' to 'canny_edge_detectbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mac_muladd_17ns_8ns_23ns_25_1_1' to 'canny_edge_detectcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mac_muladd_16ns_8ns_23ns_23_1_1' to 'canny_edge_detectdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIS2GrayArray76'.
Command       create_rtl_model done; 0.146 sec.
INFO: [HLS 200-111]  Elapsed time: 1.239 seconds; current allocated memory: 362.029 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIS2GrayArray76 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/AXIS2GrayArray76 -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl AXIS2GrayArray76 -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/AXIS2GrayArray76 
Execute       gen_rtl AXIS2GrayArray76 -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/AXIS2GrayArray76 
Execute       gen_tb_info AXIS2GrayArray76 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76 -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model AXIS2GrayArray76 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/AXIS2GrayArray76_csynth.rpt -f 
Execute       report -model AXIS2GrayArray76 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/AXIS2GrayArray76_csynth.xml -f -x 
Execute       report -model AXIS2GrayArray76 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.verbose.rpt -verbose -f 
Execute       db_write -model AXIS2GrayArray76 -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GaussianBlur -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'GaussianBlur_line_buf' to 'GaussianBlur_lineeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 363.138 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/GaussianBlur -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/GaussianBlur 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/GaussianBlur 
Execute       gen_tb_info GaussianBlur -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model GaussianBlur -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/GaussianBlur_csynth.rpt -f 
Execute       report -model GaussianBlur -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/GaussianBlur_csynth.xml -f -x 
Execute       report -model GaussianBlur -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.verbose.rpt -verbose -f 
Command       report done; 0.157 sec.
Execute       db_write -model GaussianBlur -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Sobel<512u, 512u> -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Sobel_512u_512u_s_line_buf' to 'Sobel_512u_512u_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_sitofp_32s_32_5_1' to 'canny_edge_detectg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_fsqrt_32ns_32ns_32_12_1' to 'canny_edge_detecthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_sdiv_20s_11s_20_24_1' to 'canny_edge_detectibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mul_mul_11s_11s_22_1_1' to 'canny_edge_detectjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'canny_edge_detection_mac_muladd_11s_11s_22s_22_1_1' to 'canny_edge_detectkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detecthbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'canny_edge_detectkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_512u_512u_s'.
Command       create_rtl_model done; 0.161 sec.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 364.790 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel<512u, 512u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/Sobel_512u_512u_s -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl Sobel<512u, 512u> -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/Sobel_512u_512u_s 
Execute       gen_rtl Sobel<512u, 512u> -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/Sobel_512u_512u_s 
Execute       gen_tb_info Sobel<512u, 512u> -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model Sobel<512u, 512u> -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/Sobel_512u_512u_s_csynth.rpt -f 
Execute       report -model Sobel<512u, 512u> -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/Sobel_512u_512u_s_csynth.xml -f -x 
Execute       report -model Sobel<512u, 512u> -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.verbose.rpt -verbose -f 
Command       report done; 0.199 sec.
Execute       db_write -model Sobel<512u, 512u> -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.adb -f 
Command       db_write done; 0.133 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaxSuppression' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model NonMaxSuppression -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'NonMaxSuppression_line_buf_value' to 'NonMaxSuppressionlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NonMaxSuppression_line_buf_grad' to 'NonMaxSuppressionmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaxSuppression'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 365.717 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl NonMaxSuppression -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/NonMaxSuppression -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl NonMaxSuppression -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/NonMaxSuppression 
Execute       gen_rtl NonMaxSuppression -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/NonMaxSuppression 
Execute       gen_tb_info NonMaxSuppression -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model NonMaxSuppression -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/NonMaxSuppression_csynth.rpt -f 
Execute       report -model NonMaxSuppression -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/NonMaxSuppression_csynth.xml -f -x 
Execute       report -model NonMaxSuppression -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.verbose.rpt -verbose -f 
Command       report done; 0.119 sec.
Execute       db_write -model NonMaxSuppression -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.adb -f 
Command       db_write done; 0.104 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZeroPadding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ZeroPadding -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZeroPadding'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 366.223 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl ZeroPadding -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/ZeroPadding -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl ZeroPadding -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/ZeroPadding 
Execute       gen_rtl ZeroPadding -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/ZeroPadding 
Execute       gen_tb_info ZeroPadding -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model ZeroPadding -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/ZeroPadding_csynth.rpt -f 
Execute       report -model ZeroPadding -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/ZeroPadding_csynth.xml -f -x 
Execute       report -model ZeroPadding -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.verbose.rpt -verbose -f 
Execute       db_write -model ZeroPadding -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HystThreshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model HystThreshold -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'HystThreshold'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 366.629 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl HystThreshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/HystThreshold -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl HystThreshold -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/HystThreshold 
Execute       gen_rtl HystThreshold -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/HystThreshold 
Execute       gen_tb_info HystThreshold -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model HystThreshold -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/HystThreshold_csynth.rpt -f 
Execute       report -model HystThreshold -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/HystThreshold_csynth.xml -f -x 
Execute       report -model HystThreshold -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.verbose.rpt -verbose -f 
Execute       db_write -model HystThreshold -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HystThresholdComp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model HystThresholdComp -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'HystThresholdComp_line_buf' to 'HystThresholdCompncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HystThresholdComp'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 367.133 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl HystThresholdComp -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/HystThresholdComp -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl HystThresholdComp -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/HystThresholdComp 
Execute       gen_rtl HystThresholdComp -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/HystThresholdComp 
Execute       gen_tb_info HystThresholdComp -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model HystThresholdComp -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/HystThresholdComp_csynth.rpt -f 
Execute       report -model HystThresholdComp -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/HystThresholdComp_csynth.xml -f -x 
Execute       report -model HystThresholdComp -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.verbose.rpt -verbose -f 
Execute       db_write -model HystThresholdComp -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GrayArray2AXIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GrayArray2AXIS -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GrayArray2AXIS'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 367.705 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl GrayArray2AXIS -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/GrayArray2AXIS -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl GrayArray2AXIS -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/GrayArray2AXIS 
Execute       gen_rtl GrayArray2AXIS -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/GrayArray2AXIS 
Execute       gen_tb_info GrayArray2AXIS -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Execute       report -model GrayArray2AXIS -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/GrayArray2AXIS_csynth.rpt -f 
Execute       report -model GrayArray2AXIS -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/GrayArray2AXIS_csynth.xml -f -x 
Execute       report -model GrayArray2AXIS -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.verbose.rpt -verbose -f 
Execute       db_write -model GrayArray2AXIS -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canny_edge_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model canny_edge_detection -vendor xilinx -mg_file D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/axis_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/hist_hthr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_edge_detection/hist_lthr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'canny_edge_detection' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'hist_hthr' and 'hist_lthr' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 's_axi_aclk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur_U0' to 'start_for_Gaussiaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HystThreshold_U0' to 'start_for_HystThrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Sobel_512u_512u_U0' to 'start_for_Sobel_5qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_NonMaxSuppression_U0' to 'start_for_NonMaxSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ZeroPadding_U0' to 'start_for_ZeroPadsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HystThresholdComp_U0' to 'start_for_HystThrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_GrayArray2AXIS_U0' to 'start_for_GrayArrudo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'canny_edge_detection'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 368.768 MB.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl canny_edge_detection -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/systemc/canny_edge_detection -synmodules canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection 
Execute       gen_rtl canny_edge_detection -istop -style xilinx -f -lang vhdl -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/vhdl/canny_edge_detection 
Execute       gen_rtl canny_edge_detection -istop -style xilinx -f -lang vlog -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/verilog/canny_edge_detection 
Command       gen_rtl done; 0.117 sec.
Execute       export_constraint_db -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.constraint.tcl -f -tool general 
Execute       report -model canny_edge_detection -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.design.xml -verbose -f -dv 
Command       report done; 0.399 sec.
Execute       report -model canny_edge_detection -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info canny_edge_detection -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection -p D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db 
Command       gen_tb_info done; 0.147 sec.
Execute       report -model canny_edge_detection -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/canny_edge_detection_csynth.rpt -f 
Execute       report -model canny_edge_detection -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/syn/report/canny_edge_detection_csynth.xml -f -x 
Execute       report -model canny_edge_detection -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.verbose.rpt -verbose -f 
Command       report done; 0.358 sec.
Execute       db_write -model canny_edge_detection -o D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.adb -f 
Execute       sc_get_clocks canny_edge_detection 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain canny_edge_detection 
INFO-FLOW: Model list for RTL component generation: canny_edge_detection.1.1 AXIS2GrayArray76 GaussianBlur {Sobel<512u, 512u>} NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection
INFO-FLOW: Handling components in module [canny_edge_detection_1_1] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [AXIS2GrayArray76] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.compgen.tcl 
INFO-FLOW: Found component canny_edge_detectbkb.
INFO-FLOW: Append model canny_edge_detectbkb
INFO-FLOW: Found component canny_edge_detectcud.
INFO-FLOW: Append model canny_edge_detectcud
INFO-FLOW: Found component canny_edge_detectdEe.
INFO-FLOW: Append model canny_edge_detectdEe
INFO-FLOW: Handling components in module [GaussianBlur] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO-FLOW: Found component GaussianBlur_lineeOg.
INFO-FLOW: Append model GaussianBlur_lineeOg
INFO-FLOW: Handling components in module [Sobel_512u_512u_s] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.compgen.tcl 
INFO-FLOW: Found component canny_edge_detectg8j.
INFO-FLOW: Append model canny_edge_detectg8j
INFO-FLOW: Found component canny_edge_detecthbi.
INFO-FLOW: Append model canny_edge_detecthbi
INFO-FLOW: Found component canny_edge_detectibs.
INFO-FLOW: Append model canny_edge_detectibs
INFO-FLOW: Found component canny_edge_detectjbC.
INFO-FLOW: Append model canny_edge_detectjbC
INFO-FLOW: Found component canny_edge_detectkbM.
INFO-FLOW: Append model canny_edge_detectkbM
INFO-FLOW: Found component Sobel_512u_512u_sfYi.
INFO-FLOW: Append model Sobel_512u_512u_sfYi
INFO-FLOW: Handling components in module [NonMaxSuppression] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.compgen.tcl 
INFO-FLOW: Found component NonMaxSuppressionmb6.
INFO-FLOW: Append model NonMaxSuppressionmb6
INFO-FLOW: Handling components in module [ZeroPadding] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.compgen.tcl 
INFO-FLOW: Handling components in module [HystThreshold] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.compgen.tcl 
INFO-FLOW: Handling components in module [HystThresholdComp] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.compgen.tcl 
INFO-FLOW: Handling components in module [GrayArray2AXIS] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.compgen.tcl 
INFO-FLOW: Handling components in module [canny_edge_detection] ... 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d6_A.
INFO-FLOW: Append model fifo_w8_d6_A
INFO-FLOW: Found component fifo_w8_d6_A.
INFO-FLOW: Append model fifo_w8_d6_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w2_d1_A.
INFO-FLOW: Append model fifo_w2_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component start_for_Gaussiaocq.
INFO-FLOW: Append model start_for_Gaussiaocq
INFO-FLOW: Found component start_for_HystThrpcA.
INFO-FLOW: Append model start_for_HystThrpcA
INFO-FLOW: Found component start_for_Sobel_5qcK.
INFO-FLOW: Append model start_for_Sobel_5qcK
INFO-FLOW: Found component start_for_NonMaxSrcU.
INFO-FLOW: Append model start_for_NonMaxSrcU
INFO-FLOW: Found component start_for_ZeroPadsc4.
INFO-FLOW: Append model start_for_ZeroPadsc4
INFO-FLOW: Found component start_for_HystThrtde.
INFO-FLOW: Append model start_for_HystThrtde
INFO-FLOW: Found component start_for_GrayArrudo.
INFO-FLOW: Append model start_for_GrayArrudo
INFO-FLOW: Found component canny_edge_detection_CONTROL_BUS_s_axi.
INFO-FLOW: Append model canny_edge_detection_CONTROL_BUS_s_axi
INFO-FLOW: Append model canny_edge_detection_1_1
INFO-FLOW: Append model AXIS2GrayArray76
INFO-FLOW: Append model GaussianBlur
INFO-FLOW: Append model Sobel_512u_512u_s
INFO-FLOW: Append model NonMaxSuppression
INFO-FLOW: Append model ZeroPadding
INFO-FLOW: Append model HystThreshold
INFO-FLOW: Append model HystThresholdComp
INFO-FLOW: Append model GrayArray2AXIS
INFO-FLOW: Append model canny_edge_detection
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: canny_edge_detectbkb canny_edge_detectcud canny_edge_detectdEe GaussianBlur_lineeOg canny_edge_detectg8j canny_edge_detecthbi canny_edge_detectibs canny_edge_detectjbC canny_edge_detectkbM Sobel_512u_512u_sfYi NonMaxSuppressionmb6 fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d6_A fifo_w8_d6_A fifo_w8_d1_A fifo_w8_d1_A fifo_w8_d1_A fifo_w2_d1_A fifo_w8_d1_A fifo_w8_d1_A fifo_w8_d1_A fifo_w8_d1_A start_for_Gaussiaocq start_for_HystThrpcA start_for_Sobel_5qcK start_for_NonMaxSrcU start_for_ZeroPadsc4 start_for_HystThrtde start_for_GrayArrudo canny_edge_detection_CONTROL_BUS_s_axi canny_edge_detection_1_1 AXIS2GrayArray76 GaussianBlur Sobel_512u_512u_s NonMaxSuppression ZeroPadding HystThreshold HystThresholdComp GrayArray2AXIS canny_edge_detection
INFO-FLOW: To file: write model canny_edge_detectbkb
INFO-FLOW: To file: write model canny_edge_detectcud
INFO-FLOW: To file: write model canny_edge_detectdEe
INFO-FLOW: To file: write model GaussianBlur_lineeOg
INFO-FLOW: To file: write model canny_edge_detectg8j
INFO-FLOW: To file: write model canny_edge_detecthbi
INFO-FLOW: To file: write model canny_edge_detectibs
INFO-FLOW: To file: write model canny_edge_detectjbC
INFO-FLOW: To file: write model canny_edge_detectkbM
INFO-FLOW: To file: write model Sobel_512u_512u_sfYi
INFO-FLOW: To file: write model NonMaxSuppressionmb6
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d6_A
INFO-FLOW: To file: write model fifo_w8_d6_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w2_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model start_for_Gaussiaocq
INFO-FLOW: To file: write model start_for_HystThrpcA
INFO-FLOW: To file: write model start_for_Sobel_5qcK
INFO-FLOW: To file: write model start_for_NonMaxSrcU
INFO-FLOW: To file: write model start_for_ZeroPadsc4
INFO-FLOW: To file: write model start_for_HystThrtde
INFO-FLOW: To file: write model start_for_GrayArrudo
INFO-FLOW: To file: write model canny_edge_detection_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model canny_edge_detection_1_1
INFO-FLOW: To file: write model AXIS2GrayArray76
INFO-FLOW: To file: write model GaussianBlur
INFO-FLOW: To file: write model Sobel_512u_512u_s
INFO-FLOW: To file: write model NonMaxSuppression
INFO-FLOW: To file: write model ZeroPadding
INFO-FLOW: To file: write model HystThreshold
INFO-FLOW: To file: write model HystThresholdComp
INFO-FLOW: To file: write model GrayArray2AXIS
INFO-FLOW: To file: write model canny_edge_detection
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/Projects/Verilog/HLS/EdgeDetection/solution1
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Command               ap_source done; 0.133 sec.
Command             ap_source done; 0.177 sec.
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.139 sec.
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.198 sec.
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.578 sec.
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.583 sec.
Command       ap_source done; 0.583 sec.
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.compgen.tcl 
Command       ap_source done; 0.185 sec.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'GaussianBlur_lineeOg_ram (RAM)' using block RAMs.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'canny_edge_detectibs_div'
INFO: [RTMG 210-278] Implementing memory 'Sobel_512u_512u_sfYi_ram (RAM)' using block RAMs.
Command       ap_source done; 0.539 sec.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'NonMaxSuppressionmb6_ram (RAM)' using block RAMs.
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'hist_hthr_c1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hist_lthr_c2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hist_hthr_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hist_lthr_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Gaussiaocq_U(start_for_Gaussiaocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HystThrpcA_U(start_for_HystThrpcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_5qcK_U(start_for_Sobel_5qcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_NonMaxSrcU_U(start_for_NonMaxSrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ZeroPadsc4_U(start_for_ZeroPadsc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HystThrtde_U(start_for_HystThrtde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_GrayArrudo_U(start_for_GrayArrudo)' using Shift Registers.
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.622 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/Projects/Verilog/HLS/EdgeDetection/solution1
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7.gen 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.108 sec.
Execute             source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.149 sec.
Execute           source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.152 sec.
Command       ap_source done; 0.153 sec.
Execute       source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute         source E:/Xilinx_Vivado_SDK_2018.3_1207_2324/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=canny_edge_detection xml_exists=0
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.rtl_wrap.cfg.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.tbgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection_1_1.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/AXIS2GrayArray76.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/Sobel_512u_512u_s.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/NonMaxSuppression.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/ZeroPadding.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThreshold.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/HystThresholdComp.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/GrayArray2AXIS.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.compgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.constraint.tcl 
Execute       get_config_export -vivado_clock 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=41 #gSsdmPorts=12
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.tbgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.tbgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.tbgen.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/canny_edge_detection.constraint.tcl 
Execute       sc_get_clocks canny_edge_detection 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/impl/misc/canny_edge_detection_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute       source D:/Projects/Verilog/HLS/EdgeDetection/solution1/impl/misc/canny_edge_detection_ap_sitofp_3_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/Projects/Verilog/HLS/EdgeDetection/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:10 . Memory (MB): peak = 442.789 ; gain = 357.902
INFO: [SYSC 207-301] Generating SystemC RTL for canny_edge_detection.
INFO: [VHDL 208-304] Generating VHDL RTL for canny_edge_detection.
INFO: [VLOG 209-307] Generating Verilog RTL for canny_edge_detection.
Command     autosyn done; 20.371 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 68.789 sec.
Command ap_source done; 69.148 sec.
Execute cleanup_all 
