Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 30 13:17:14 2025
| Host         : prormrxcn-Inspiron-3501 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.263ns  (logic 4.791ns (42.541%)  route 6.472ns (57.459%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 r  h_count_reg[3]/Q
                         net (fo=29, routed)          1.538     2.128    h_count_reg_n_0_[3]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299     2.427 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.824     3.251    green_OBUF[3]_inst_i_10_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.812     4.187    green_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     4.311 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     4.973    green_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.636     7.733    green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.263 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.263    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.904ns  (logic 4.786ns (43.890%)  route 6.118ns (56.110%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 f  h_count_reg[3]/Q
                         net (fo=29, routed)          1.587     2.177    h_count_reg_n_0_[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I1_O)        0.299     2.476 r  red_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.829     3.305    red_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.429 r  blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.580     4.009    blue_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.010     5.143    blue_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     5.267 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.112     7.379    blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.904 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.904    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.760ns  (logic 4.766ns (44.299%)  route 5.993ns (55.701%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 r  h_count_reg[3]/Q
                         net (fo=29, routed)          1.538     2.128    h_count_reg_n_0_[3]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299     2.427 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.824     3.251    green_OBUF[3]_inst_i_10_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.812     4.187    green_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     4.311 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     4.973    green_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.157     7.254    green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.760 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.760    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.742ns  (logic 4.764ns (44.354%)  route 5.977ns (55.646%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 f  h_count_reg[3]/Q
                         net (fo=29, routed)          1.587     2.177    h_count_reg_n_0_[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I1_O)        0.299     2.476 r  red_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.829     3.305    red_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.429 r  blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.580     4.009    blue_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.010     5.143    blue_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     5.267 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.971     7.238    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.742 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.742    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.632ns  (logic 4.790ns (45.052%)  route 5.842ns (54.948%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 r  h_count_reg[3]/Q
                         net (fo=29, routed)          1.538     2.128    h_count_reg_n_0_[3]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299     2.427 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.824     3.251    green_OBUF[3]_inst_i_10_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.812     4.187    green_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     4.311 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     4.973    green_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.006     7.103    green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.632 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.632    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.606ns  (logic 4.780ns (45.066%)  route 5.826ns (54.934%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 f  h_count_reg[3]/Q
                         net (fo=29, routed)          1.587     2.177    h_count_reg_n_0_[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I1_O)        0.299     2.476 r  red_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.829     3.305    red_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.429 r  blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.580     4.009    blue_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.010     5.143    blue_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     5.267 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.820     7.087    blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.606 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.606    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 4.780ns (45.227%)  route 5.789ns (54.773%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 f  h_count_reg[3]/Q
                         net (fo=29, routed)          1.587     2.177    h_count_reg_n_0_[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I1_O)        0.299     2.476 r  red_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.691     3.167    red_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.291 r  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.016     4.307    red_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     4.431 r  red_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.304     4.736    red_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     4.860 r  red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.191     7.050    red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.570 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.570    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.474ns  (logic 4.782ns (45.654%)  route 5.692ns (54.346%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 r  h_count_reg[3]/Q
                         net (fo=29, routed)          1.538     2.128    h_count_reg_n_0_[3]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299     2.427 r  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.824     3.251    green_OBUF[3]_inst_i_10_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.812     4.187    green_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     4.311 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     4.973    green_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.856     6.953    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.474 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.474    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.434ns  (logic 4.756ns (45.586%)  route 5.677ns (54.414%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 f  h_count_reg[3]/Q
                         net (fo=29, routed)          1.587     2.177    h_count_reg_n_0_[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I1_O)        0.299     2.476 r  red_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.829     3.305    red_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.429 r  blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.580     4.009    blue_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.010     5.143    blue_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.124     5.267 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.671     6.938    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.434 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.434    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 4.785ns (45.862%)  route 5.648ns (54.138%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  h_count_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.590     0.590 f  h_count_reg[3]/Q
                         net (fo=29, routed)          1.587     2.177    h_count_reg_n_0_[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I1_O)        0.299     2.476 r  red_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.691     3.167    red_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.291 r  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.016     4.307    red_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     4.431 r  red_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.304     4.736    red_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.124     4.860 r  red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.050     6.909    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.433 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.433    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  clk_div_reg[0]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    clk_div_reg_n_0_[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.043     0.370 r  clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    clk_div[1]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.239ns (64.379%)  route 0.132ns (35.621%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  v_count_reg[7]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  v_count_reg[7]/Q
                         net (fo=11, routed)          0.132     0.326    bg_blue[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    v_count[2]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  clk_div_reg[0]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    clk_div_reg_n_0_[0]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     0.372    clk_div[0]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.262ns (69.230%)  route 0.116ns (30.770%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  h_count_reg[1]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  h_count_reg[1]/Q
                         net (fo=9, routed)           0.116     0.333    h_count_reg_n_0_[1]
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    h_count[2]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.265ns (69.472%)  route 0.116ns (30.528%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  h_count_reg[1]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  h_count_reg[1]/Q
                         net (fo=9, routed)           0.116     0.333    h_count_reg_n_0_[1]
    SLICE_X3Y29          LUT4 (Prop_lut4_I2_O)        0.048     0.381 r  h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    h_count[3]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.239ns (62.448%)  route 0.144ns (37.552%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  h_count_reg[8]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  h_count_reg[8]/Q
                         net (fo=7, routed)           0.144     0.338    h_count_reg_n_0_[8]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.383    h_count[9]_i_2_n_0
    SLICE_X2Y30          FDRE                                         r  h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.239ns (57.664%)  route 0.175ns (42.336%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  v_count_reg[9]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  v_count_reg[9]/Q
                         net (fo=8, routed)           0.175     0.369    v_count_reg_n_0_[9]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.414 r  v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    v_count[0]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.239ns (56.976%)  route 0.180ns (43.024%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  v_count_reg[9]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  v_count_reg[9]/Q
                         net (fo=8, routed)           0.180     0.374    v_count_reg_n_0_[9]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.419 r  v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.419    v_count[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.239ns (56.858%)  route 0.181ns (43.142%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  v_count_reg[0]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  v_count_reg[0]/Q
                         net (fo=15, routed)          0.181     0.375    v_count_reg_n_0_[0]
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.420 r  v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    v_count[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.236ns (55.208%)  route 0.191ns (44.792%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  v_count_reg[7]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  v_count_reg[7]/Q
                         net (fo=11, routed)          0.191     0.385    bg_blue[3]
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.042     0.427 r  v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.427    v_count[8]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





