Active-HDL 13.0.375.8320 2025-02-10 18:54:08

Elaboration top modules:
VHDL Configuration            testbench_for_registerfile


-----------------------------------------------------------------------------------------------------
Entity          | Architecture    | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
registerfile_tb | TB_ARCHITECTURE | alpha   |      | 13.0.375.8320 (Windows64) | -O3
RegisterFile    | Behavioral      | alpha   |      | 13.0.375.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Configuration                | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
testbench_for_registerfile        | alpha   |      | 13.0.375.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Package                      | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
standard                          | std     |      |                           | <unavailable>
TEXTIO                            | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                    | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                       | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
Library                           | Comment
-----------------------------------------------------------------------------------------------------
alpha                             | None
ieee                              | Standard IEEE packages library
std                               | Standard VHDL library
-----------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_registerfile

