--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_EtherCAT.twx CNC2_FC_EtherCAT.ncd -o CNC2_FC_EtherCAT.twr
CNC2_FC_EtherCAT.pcf -ucf CNC2_FC_EtherCAT.ucf

Design file:              CNC2_FC_EtherCAT.ncd
Physical constraint file: CNC2_FC_EtherCAT.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Tx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFIO2_X1Y1.I                    1.846  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Rx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFIO2_X3Y1.I                    1.945  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152617993 paths analyzed, 14637 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.194ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (SLICE_X22Y4.CX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.433ns (Levels of Logic = 3)
  Clock Path Skew:      1.746ns (1.268 - -0.478)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B5      net (fanout=36)       1.537   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B       Tilo                  0.259   CNC2_FC_EtherCAT/enc_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y39.A4      net (fanout=29)       1.579   AddressDecoderCS0n
    SLICE_X35Y39.A       Tilo                  0.259   N1385
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X41Y44.C3      net (fanout=1)        0.977   N1385
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X22Y4.CX       net (fanout=73)       7.968   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X22Y4.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.433ns (1.372ns logic, 12.061ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.977ns (Levels of Logic = 1)
  Clock Path Skew:      1.746ns (1.268 - -0.478)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C1      net (fanout=36)       4.155   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X22Y4.CX       net (fanout=73)       7.968   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X22Y4.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.977ns (0.854ns logic, 12.123ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.889ns (Levels of Logic = 1)
  Clock Path Skew:      1.753ns (1.268 - -0.485)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X41Y44.C6      net (fanout=20)       4.067   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X22Y4.CX       net (fanout=73)       7.968   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X22Y4.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.889ns (0.854ns logic, 12.035ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC (SLICE_X30Y8.CX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.297ns (Levels of Logic = 3)
  Clock Path Skew:      1.692ns (1.214 - -0.478)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B5      net (fanout=36)       1.537   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B       Tilo                  0.259   CNC2_FC_EtherCAT/enc_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y39.A4      net (fanout=29)       1.579   AddressDecoderCS0n
    SLICE_X35Y39.A       Tilo                  0.259   N1385
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X41Y44.C3      net (fanout=1)        0.977   N1385
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X30Y8.CX       net (fanout=73)       7.832   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X30Y8.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.297ns (1.372ns logic, 11.925ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.841ns (Levels of Logic = 1)
  Clock Path Skew:      1.692ns (1.214 - -0.478)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C1      net (fanout=36)       4.155   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X30Y8.CX       net (fanout=73)       7.832   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X30Y8.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.841ns (0.854ns logic, 11.987ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.753ns (Levels of Logic = 1)
  Clock Path Skew:      1.699ns (1.214 - -0.485)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X41Y44.C6      net (fanout=20)       4.067   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X30Y8.CX       net (fanout=73)       7.832   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X30Y8.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.753ns (0.854ns logic, 11.899ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC (SLICE_X22Y5.CX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.298ns (Levels of Logic = 3)
  Clock Path Skew:      1.744ns (1.266 - -0.478)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B5      net (fanout=36)       1.537   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B       Tilo                  0.259   CNC2_FC_EtherCAT/enc_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y39.A4      net (fanout=29)       1.579   AddressDecoderCS0n
    SLICE_X35Y39.A       Tilo                  0.259   N1385
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X41Y44.C3      net (fanout=1)        0.977   N1385
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X22Y5.CX       net (fanout=73)       7.833   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X22Y5.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.298ns (1.372ns logic, 11.926ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.842ns (Levels of Logic = 1)
  Clock Path Skew:      1.744ns (1.266 - -0.478)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C1      net (fanout=36)       4.155   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X22Y5.CX       net (fanout=73)       7.833   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X22Y5.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.842ns (0.854ns logic, 11.988ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.754ns (Levels of Logic = 1)
  Clock Path Skew:      1.751ns (1.266 - -0.485)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X41Y44.C6      net (fanout=20)       4.067   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X22Y5.CX       net (fanout=73)       7.833   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X22Y5.CLK      Tds                   0.204   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.754ns (0.854ns logic, 11.900ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15 (SLICE_X32Y39.B1), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Skew:      1.429ns (1.066 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_15 to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.BQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_15
    SLICE_X39Y44.D5      net (fanout=2)        0.596   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<15>
    SLICE_X39Y44.D       Tilo                  0.156   N1399
                                                       CNC2_FC_EtherCAT/ibus_DataIn<15>LogicTrst_SW1
    SLICE_X32Y39.B1      net (fanout=1)        0.712   N1399
    SLICE_X32Y39.CLK     Tah         (-Th)    -0.190   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<15>LogicTrst
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.544ns logic, 1.308ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 2)
  Clock Path Skew:      1.417ns (1.066 - -0.351)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15
    SLICE_X39Y44.D2      net (fanout=1)        0.941   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
    SLICE_X39Y44.D       Tilo                  0.156   N1399
                                                       CNC2_FC_EtherCAT/ibus_DataIn<15>LogicTrst_SW1
    SLICE_X32Y39.B1      net (fanout=1)        0.712   N1399
    SLICE_X32Y39.CLK     Tah         (-Th)    -0.190   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<15>LogicTrst
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.546ns logic, 1.653ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.651ns (Levels of Logic = 3)
  Clock Path Skew:      1.336ns (1.066 - -0.270)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y41.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A4      net (fanout=1)        0.364   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A       Tilo                  0.156   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X39Y44.D6      net (fanout=47)       0.873   AddressDecoderCS2n
    SLICE_X39Y44.D       Tilo                  0.156   N1399
                                                       CNC2_FC_EtherCAT/ibus_DataIn<15>LogicTrst_SW1
    SLICE_X32Y39.B1      net (fanout=1)        0.712   N1399
    SLICE_X32Y39.CLK     Tah         (-Th)    -0.190   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<15>LogicTrst
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.702ns logic, 1.949ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2 (SLICE_X40Y46.C1), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 2)
  Clock Path Skew:      1.467ns (1.120 - -0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2
    SLICE_X38Y41.A5      net (fanout=1)        0.866   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<2>
    SLICE_X38Y41.A       Tilo                  0.156   N1373
                                                       CNC2_FC_EtherCAT/ibus_DataIn<2>LogicTrst_SW1
    SLICE_X40Y46.C1      net (fanout=1)        0.491   N1373
    SLICE_X40Y46.CLK     Tah         (-Th)    -0.190   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<2>LogicTrst
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.544ns logic, 1.357ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 3)
  Clock Path Skew:      1.390ns (1.120 - -0.270)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y41.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A4      net (fanout=1)        0.364   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A       Tilo                  0.156   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X38Y41.A3      net (fanout=47)       0.780   AddressDecoderCS2n
    SLICE_X38Y41.A       Tilo                  0.156   N1373
                                                       CNC2_FC_EtherCAT/ibus_DataIn<2>LogicTrst_SW1
    SLICE_X40Y46.C1      net (fanout=1)        0.491   N1373
    SLICE_X40Y46.CLK     Tah         (-Th)    -0.190   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<2>LogicTrst
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.702ns logic, 1.635ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_2 (FF)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 2)
  Clock Path Skew:      1.486ns (1.120 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_2 to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y40.CQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_2
    SLICE_X38Y41.A1      net (fanout=2)        1.480   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<2>
    SLICE_X38Y41.A       Tilo                  0.156   N1373
                                                       CNC2_FC_EtherCAT/ibus_DataIn<2>LogicTrst_SW1
    SLICE_X40Y46.C1      net (fanout=1)        0.491   N1373
    SLICE_X40Y46.CLK     Tah         (-Th)    -0.190   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<2>LogicTrst
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength_2
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.544ns logic, 1.971ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13 (SLICE_X37Y36.B4), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 (FF)
  Destination:          CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.882ns (Levels of Logic = 2)
  Clock Path Skew:      1.443ns (1.091 - -0.352)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13
    SLICE_X38Y42.D1      net (fanout=1)        0.839   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
    SLICE_X38Y42.D       Tilo                  0.156   N1395
                                                       CNC2_FC_EtherCAT/ibus_DataIn<13>LogicTrst_SW1
    SLICE_X37Y36.B4      net (fanout=1)        0.474   N1395
    SLICE_X37Y36.CLK     Tah         (-Th)    -0.215   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<15>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<13>LogicTrst
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.569ns logic, 1.313ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_13 (FF)
  Destination:          CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 2)
  Clock Path Skew:      1.454ns (1.091 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_13 to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y41.DQ      Tcko                  0.234   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<13>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_13
    SLICE_X38Y42.D6      net (fanout=2)        1.218   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<13>
    SLICE_X38Y42.D       Tilo                  0.156   N1395
                                                       CNC2_FC_EtherCAT/ibus_DataIn<13>LogicTrst_SW1
    SLICE_X37Y36.B4      net (fanout=1)        0.474   N1395
    SLICE_X37Y36.CLK     Tah         (-Th)    -0.215   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<15>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<13>LogicTrst
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.605ns logic, 1.692ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 3)
  Clock Path Skew:      1.361ns (1.091 - -0.270)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y41.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A4      net (fanout=1)        0.364   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A       Tilo                  0.156   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X38Y42.D3      net (fanout=47)       0.788   AddressDecoderCS2n
    SLICE_X38Y42.D       Tilo                  0.156   N1395
                                                       CNC2_FC_EtherCAT/ibus_DataIn<13>LogicTrst_SW1
    SLICE_X37Y36.B4      net (fanout=1)        0.474   N1395
    SLICE_X37Y36.CLK     Tah         (-Th)    -0.215   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<15>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<13>LogicTrst
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.727ns logic, 1.626ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 582975 paths analyzed, 13939 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.132ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y12.DIA8), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.852ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.515 - 0.535)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B5      net (fanout=36)       1.537   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y39.B       Tilo                  0.259   CNC2_FC_EtherCAT/enc_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y39.A4      net (fanout=29)       1.579   AddressDecoderCS0n
    SLICE_X35Y39.A       Tilo                  0.259   N1385
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X41Y44.C3      net (fanout=1)        0.977   N1385
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X17Y24.B4      net (fanout=73)       5.729   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X17Y24.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>LogicTrst1
    RAMB16_X1Y12.DIA8    net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X1Y12.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.852ns (1.727ns logic, 10.125ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.393ns (Levels of Logic = 3)
  Clock Path Skew:      -2.223ns (-0.254 - 1.969)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_8 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.DQ      Tcko                  0.447   CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut<8>
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_8
    SLICE_X35Y39.A5      net (fanout=1)        0.860   CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut<8>
    SLICE_X35Y39.A       Tilo                  0.259   N1385
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X41Y44.C3      net (fanout=1)        0.977   N1385
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X17Y24.B4      net (fanout=73)       5.729   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X17Y24.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>LogicTrst1
    RAMB16_X1Y12.DIA8    net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X1Y12.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      9.393ns (1.524ns logic, 7.869ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.515 - 0.535)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C1      net (fanout=36)       4.155   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_EtherCAT/ibus_DataIn<8>LogicTrst
    SLICE_X17Y24.B4      net (fanout=73)       5.729   CNC2_FC_EtherCAT/ibus_DataIn<8>
    SLICE_X17Y24.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>LogicTrst1
    RAMB16_X1Y12.DIA8    net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X1Y12.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (1.209ns logic, 10.187ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30 (SLICE_X7Y75.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.058ns (0.592 - 0.534)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y41.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A4      net (fanout=1)        0.698   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X21Y32.C1      net (fanout=47)       2.371   AddressDecoderCS2n
    SLICE_X21Y32.C       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1
                                                       SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_Com_Select21
    SLICE_X33Y45.A1      net (fanout=71)       2.348   SRIPartition_1/Com_Select<1>
    SLICE_X33Y45.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv1
    SLICE_X7Y75.CE       net (fanout=24)       4.744   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
    SLICE_X7Y75.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30
    -------------------------------------------------  ---------------------------
    Total                                     11.686ns (1.525ns logic, 10.161ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.413 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y65.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X8Y46.B5       net (fanout=74)       1.945   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X8Y46.B        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_547_o11
    SLICE_X33Y45.A5      net (fanout=61)       1.775   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
    SLICE_X33Y45.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv1
    SLICE_X7Y75.CE       net (fanout=24)       4.744   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
    SLICE_X7Y75.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30
    -------------------------------------------------  ---------------------------
    Total                                      9.659ns (1.195ns logic, 8.464ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.437ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.505 - 0.493)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y46.B2       net (fanout=74)       1.723   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y46.B        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_547_o11
    SLICE_X33Y45.A5      net (fanout=61)       1.775   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
    SLICE_X33Y45.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv1
    SLICE_X7Y75.CE       net (fanout=24)       4.744   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
    SLICE_X7Y75.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_30
    -------------------------------------------------  ---------------------------
    Total                                      9.437ns (1.195ns logic, 8.242ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (SLICE_X7Y75.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.670ns (Levels of Logic = 3)
  Clock Path Skew:      0.058ns (0.592 - 0.534)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y41.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A4      net (fanout=1)        0.698   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X21Y32.C1      net (fanout=47)       2.371   AddressDecoderCS2n
    SLICE_X21Y32.C       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1
                                                       SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_Com_Select21
    SLICE_X33Y45.A1      net (fanout=71)       2.348   SRIPartition_1/Com_Select<1>
    SLICE_X33Y45.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv1
    SLICE_X7Y75.CE       net (fanout=24)       4.744   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
    SLICE_X7Y75.CLK      Tceck                 0.324   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    -------------------------------------------------  ---------------------------
    Total                                     11.670ns (1.509ns logic, 10.161ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.413 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y65.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X8Y46.B5       net (fanout=74)       1.945   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X8Y46.B        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_547_o11
    SLICE_X33Y45.A5      net (fanout=61)       1.775   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
    SLICE_X33Y45.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv1
    SLICE_X7Y75.CE       net (fanout=24)       4.744   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
    SLICE_X7Y75.CLK      Tceck                 0.324   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    -------------------------------------------------  ---------------------------
    Total                                      9.643ns (1.179ns logic, 8.464ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.505 - 0.493)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y46.B2       net (fanout=74)       1.723   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y46.B        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_547_o11
    SLICE_X33Y45.A5      net (fanout=61)       1.775   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ModbusReady
    SLICE_X33Y45.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv1
    SLICE_X7Y75.CE       net (fanout=24)       4.744   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0393_inv
    SLICE_X7Y75.CLK      Tceck                 0.324   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<31>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (1.179ns logic, 8.242ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X4Y31.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X4Y31.DX       net (fanout=3)        0.137   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X4Y31.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y6.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_6 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.180 - 0.192)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_6 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.CQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<7>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_6
    RAMB16_X1Y6.DIA6     net (fanout=1)        0.236   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<6>
    RAMB16_X1Y6.CLKA     Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.145ns logic, 0.236ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8 (SLICE_X16Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.CQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    SLICE_X16Y6.DX       net (fanout=4)        0.148   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>
    SLICE_X16Y6.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.248ns logic, 0.148ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.759ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (SLICE_X17Y15.C6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.413ns (1.713 - 2.126)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.BQ       Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y15.C1      net (fanout=3)        1.051   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y15.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X17Y15.D5      net (fanout=6)        0.461   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X17Y15.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y15.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y15.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (1.231ns logic, 1.630ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_2 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.364 - 0.389)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_2 to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.CQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_2
    SLICE_X17Y14.B3      net (fanout=7)        0.835   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<2>
    SLICE_X17Y14.B       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X17Y15.D4      net (fanout=1)        1.076   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X17Y15.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y15.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y15.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.287ns logic, 2.029ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_1 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.364 - 0.389)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_1 to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.BQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_1
    SLICE_X17Y14.B2      net (fanout=7)        0.819   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<1>
    SLICE_X17Y14.B       Tilo                  0.259   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X17Y15.D4      net (fanout=1)        1.076   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X17Y15.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y15.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X17Y15.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (1.287ns logic, 2.013ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (SLICE_X16Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.363 - 0.360)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOB1     Trcko_DOB             1.850   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X16Y14.BX      net (fanout=1)        1.243   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<1>
    SLICE_X16Y14.CLK     Tdick                 0.136   EtherCATPartition_inst/tx_fifo_dout<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.986ns logic, 1.243ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (SLICE_X17Y13.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.362 - 0.288)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y11.BMUX    Tshcko                0.461   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X18Y15.A1      net (fanout=12)       1.390   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X18Y15.A       Tilo                  0.203   EtherCATPartition_inst/tx_fifo_almost_empty
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X17Y13.CE      net (fanout=3)        0.813   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X17Y13.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<11>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.027ns logic, 2.203ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.362 - 0.288)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y11.BQ      Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X18Y15.A2      net (fanout=12)       1.271   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X18Y15.A       Tilo                  0.203   EtherCATPartition_inst/tx_fifo_almost_empty
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X17Y13.CE      net (fanout=3)        0.813   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X17Y13.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<11>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.957ns logic, 2.084ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.362 - 0.293)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y14.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X18Y15.A3      net (fanout=12)       0.883   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X18Y15.A       Tilo                  0.203   EtherCATPartition_inst/tx_fifo_almost_empty
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X17Y13.CE      net (fanout=3)        0.813   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X17Y13.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<11>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.974ns logic, 1.696ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 (SLICE_X24Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y9.DQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9
    SLICE_X24Y9.D6       net (fanout=2)        0.022   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<9>
    SLICE_X24Y9.CLK      Tah         (-Th)    -0.190   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[9]_GND_181_o_add_0_OUT_xor<9>11
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y6.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.180 - 0.127)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.CQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3
    RAMB16_X1Y6.ADDRB7   net (fanout=3)        0.338   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<3>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.134ns logic, 0.338ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 (SLICE_X24Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.DQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    SLICE_X24Y10.D6      net (fanout=5)        0.031   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
    SLICE_X24Y10.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<6>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[9]_GND_181_o_add_0_OUT_xor<6>11
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Mac_Valid/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Mac_Valid/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.330ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (SLICE_X9Y12.A6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.361ns (1.756 - 2.117)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X13Y11.A2      net (fanout=5)        1.372   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X13Y11.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X9Y11.A4       net (fanout=3)        0.876   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X9Y11.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X9Y12.A6       net (fanout=2)        0.284   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X9Y12.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (1.287ns logic, 2.532ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.351ns (1.756 - 2.107)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X9Y11.A6       net (fanout=17)       0.547   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X9Y11.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X9Y12.A6       net (fanout=2)        0.284   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X9Y12.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.989ns logic, 0.831ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.406 - 0.383)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.DQ       Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X9Y11.D3       net (fanout=12)       1.370   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X9Y11.D        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o11
    SLICE_X9Y11.A3       net (fanout=3)        0.303   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o1
    SLICE_X9Y11.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X9Y12.A6       net (fanout=2)        0.284   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X9Y12.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.287ns logic, 1.957ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (SLICE_X9Y11.B6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.363ns (1.754 - 2.117)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X13Y11.A2      net (fanout=5)        1.372   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X13Y11.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X9Y11.A4       net (fanout=3)        0.876   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X9Y11.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X9Y11.B6       net (fanout=2)        0.123   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X9Y11.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (1.287ns logic, 2.371ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.353ns (1.754 - 2.107)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X9Y11.A6       net (fanout=17)       0.547   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X9Y11.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X9Y11.B6       net (fanout=2)        0.123   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X9Y11.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.989ns logic, 0.670ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.404 - 0.383)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.DQ       Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X9Y11.D3       net (fanout=12)       1.370   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X9Y11.D        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o11
    SLICE_X9Y11.A3       net (fanout=3)        0.303   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o1
    SLICE_X9Y11.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X9Y11.B6       net (fanout=2)        0.123   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X9Y11.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.287ns logic, 1.796ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3 (SLICE_X12Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.315ns (Levels of Logic = 0)
  Clock Path Skew:      -0.347ns (1.736 - 2.083)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    SLICE_X12Y12.DX      net (fanout=2)        2.771   EtherCATPartition_inst/TxControl_1/m_Mac_Data<3>
    SLICE_X12Y12.CLK     Tdick                 0.136   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (0.544ns logic, 2.771ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (SLICE_X11Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (1.104 - 0.985)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.234   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_5
    SLICE_X11Y12.BX      net (fanout=2)        0.364   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
    SLICE_X11Y12.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.293ns logic, 0.364ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3 (SLICE_X13Y12.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (1.094 - 0.974)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    SLICE_X13Y12.D6      net (fanout=2)        0.265   EtherCATPartition_inst/TxControl_1/m_Mac_Data<3>
    SLICE_X13Y12.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_66_OUT41
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.415ns logic, 0.265ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4 (SLICE_X11Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.117ns (1.104 - 0.987)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.AQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    SLICE_X11Y12.AX      net (fanout=2)        0.436   EtherCATPartition_inst/TxControl_1/m_Mac_Data<4>
    SLICE_X11Y12.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.257ns logic, 0.436ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0/CK
  Location pin: SLICE_X32Y6.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1/CK
  Location pin: SLICE_X32Y6.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.636ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (SLICE_X35Y35.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 2)
  Clock Path Skew:      -0.364ns (1.606 - 1.970)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X26Y29.D1      net (fanout=9)        2.038   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X26Y29.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y29.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.196ns logic, 3.591ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.349 - 0.367)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X26Y29.D2      net (fanout=41)       1.513   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X26Y29.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y29.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.293ns logic, 3.066ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.349 - 0.364)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X26Y29.B1      net (fanout=3)        0.853   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X26Y29.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y29.A5      net (fanout=1)        0.222   N922
    SLICE_X26Y29.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y29.C1      net (fanout=2)        0.464   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (1.358ns logic, 2.797ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (SLICE_X35Y35.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 2)
  Clock Path Skew:      -0.364ns (1.606 - 1.970)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X26Y29.D1      net (fanout=9)        2.038   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X26Y29.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y29.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.324   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (1.180ns logic, 3.591ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.349 - 0.367)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X26Y29.D2      net (fanout=41)       1.513   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X26Y29.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y29.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.324   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.277ns logic, 3.066ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.349 - 0.364)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X26Y29.B1      net (fanout=3)        0.853   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X26Y29.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y29.A5      net (fanout=1)        0.222   N922
    SLICE_X26Y29.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y29.C1      net (fanout=2)        0.464   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.324   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.342ns logic, 2.797ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (SLICE_X35Y35.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.364ns (1.606 - 1.970)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y16.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X26Y29.D1      net (fanout=9)        2.038   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X26Y29.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y29.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.172ns logic, 3.591ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.349 - 0.367)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X26Y29.D2      net (fanout=41)       1.513   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X26Y29.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y29.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.269ns logic, 3.066ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.349 - 0.364)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X26Y29.B1      net (fanout=3)        0.853   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X26Y29.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y29.A5      net (fanout=1)        0.222   N922
    SLICE_X26Y29.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y29.C1      net (fanout=2)        0.464   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y29.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CE      net (fanout=4)        1.258   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X35Y35.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.334ns logic, 2.797ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1 (SLICE_X22Y38.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.986 - 0.877)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y33.BQ      Tcko                  0.234   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1
    SLICE_X22Y38.B6      net (fanout=2)        0.378   EtherCATPartition_inst/rx_axis_mac_tdata<1>
    SLICE_X22Y38.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data81
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.431ns logic, 0.378ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (SLICE_X22Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.986 - 0.877)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y33.AQ      Tcko                  0.234   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0
    SLICE_X22Y38.A6      net (fanout=2)        0.407   EtherCATPartition_inst/rx_axis_mac_tdata<0>
    SLICE_X22Y38.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data11
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.431ns logic, 0.407ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2 (SLICE_X22Y38.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.986 - 0.877)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y33.CQ      Tcko                  0.234   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_2
    SLICE_X22Y38.C6      net (fanout=2)        0.407   EtherCATPartition_inst/rx_axis_mac_tdata<2>
    SLICE_X22Y38.CLK     Tah         (-Th)    -0.197   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data91
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.431ns logic, 0.407ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0/CK
  Location pin: SLICE_X28Y29.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.176ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (SLICE_X52Y7.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.290ns (1.690 - 1.980)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y13.A4      net (fanout=19)       2.010   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      6.813ns (1.366ns logic, 5.447ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (1.690 - 1.975)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y13.A2      net (fanout=31)       1.855   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (1.310ns logic, 5.292ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.287ns (1.690 - 1.977)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X36Y13.A5      net (fanout=41)       1.689   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      6.533ns (1.407ns logic, 5.126ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (SLICE_X52Y7.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.802ns (Levels of Logic = 2)
  Clock Path Skew:      -0.290ns (1.690 - 1.980)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y13.A4      net (fanout=19)       2.010   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.444   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      6.802ns (1.355ns logic, 5.447ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (1.690 - 1.975)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y13.A2      net (fanout=31)       1.855   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.444   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (1.299ns logic, 5.292ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.287ns (1.690 - 1.977)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X36Y13.A5      net (fanout=41)       1.689   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.444   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (1.396ns logic, 5.126ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (SLICE_X52Y7.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.779ns (Levels of Logic = 2)
  Clock Path Skew:      -0.290ns (1.690 - 1.980)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y13.A4      net (fanout=19)       2.010   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.421   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      6.779ns (1.332ns logic, 5.447ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (1.690 - 1.975)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y13.A2      net (fanout=31)       1.855   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.421   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      6.568ns (1.276ns logic, 5.292ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.499ns (Levels of Logic = 2)
  Clock Path Skew:      -0.287ns (1.690 - 1.977)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X36Y13.A5      net (fanout=41)       1.689   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X36Y13.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/N144
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o1
    SLICE_X49Y3.A5       net (fanout=90)       2.023   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_714_o
    SLICE_X49Y3.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X52Y7.SR       net (fanout=4)        1.414   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X52Y7.CLK      Tsrck                 0.421   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      6.499ns (1.373ns logic, 5.126ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT (SLICE_X41Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.033 - 0.036)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y11.AQ      Tcko                  0.198   EtherCATPartition_inst/rx_reset_out
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X41Y9.SR       net (fanout=89)       0.261   EtherCATPartition_inst/rx_reset_out
    SLICE_X41Y9.CLK      Tcksr       (-Th)     0.131   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.067ns logic, 0.261ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD (SLICE_X34Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1_3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1_3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.DQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1_3
    SLICE_X34Y3.BX       net (fanout=5)        0.228   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1<3>
    SLICE_X34Y3.CLK      Tdh         (-Th)     0.080   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.154ns logic, 0.228ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD (SLICE_X34Y3.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1_0 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1_0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y2.AQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1_0
    SLICE_X34Y3.AI       net (fanout=5)        0.123   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG1<0>
    SLICE_X34Y3.CLK      Tdh         (-Th)    -0.030   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.264ns logic, 0.123ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<5>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X18Y3.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<5>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X18Y3.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.978ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y49.A3      net (fanout=824)      2.538   startup_reset
    SLICE_X11Y49.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X13Y49.SR      net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X13Y49.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (0.947ns logic, 3.031ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y49.A5      net (fanout=2)        0.844   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y49.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X13Y49.SR      net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X13Y49.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.284ns (0.947ns logic, 1.337ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.754ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.746ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y49.A3      net (fanout=824)      2.538   startup_reset
    SLICE_X11Y49.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X13Y49.CLK     net (fanout=2)        0.487   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (0.721ns logic, 3.025ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.448ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y49.A5      net (fanout=2)        0.844   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y49.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X13Y49.CLK     net (fanout=2)        0.487   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.721ns logic, 1.331ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y49.A5      net (fanout=2)        0.455   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y49.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X13Y49.SR      net (fanout=2)        0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X13Y49.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.511ns logic, 0.724ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.384ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y49.A3      net (fanout=824)      1.604   startup_reset
    SLICE_X11Y49.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X13Y49.SR      net (fanout=2)        0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X13Y49.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (0.511ns logic, 1.873ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.123ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y49.A5      net (fanout=2)        0.455   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y49.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X13Y49.CLK     net (fanout=2)        0.265   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.403ns logic, 0.720ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.272ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.272ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y49.A3      net (fanout=824)      1.604   startup_reset
    SLICE_X11Y49.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X13Y49.CLK     net (fanout=2)        0.265   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.403ns logic, 1.869ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.222ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y48.A3      net (fanout=824)      2.813   startup_reset
    SLICE_X11Y48.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X11Y47.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X11Y47.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (0.947ns logic, 3.275ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y48.A2      net (fanout=2)        1.405   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y48.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X11Y47.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X11Y47.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.947ns logic, 1.867ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.495ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.005ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y48.A3      net (fanout=824)      2.813   startup_reset
    SLICE_X11Y48.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X11Y47.CLK     net (fanout=2)        0.471   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (0.721ns logic, 3.284ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.903ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.DQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y48.A2      net (fanout=2)        1.405   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y48.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X11Y47.CLK     net (fanout=2)        0.471   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.721ns logic, 1.876ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y48.A2      net (fanout=2)        0.880   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y48.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X11Y47.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X11Y47.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.511ns logic, 1.133ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y48.A3      net (fanout=824)      1.771   startup_reset
    SLICE_X11Y48.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X11Y47.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X11Y47.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.511ns logic, 2.024ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.547ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.547ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y48.A2      net (fanout=2)        0.880   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y48.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X11Y47.CLK     net (fanout=2)        0.264   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (0.403ns logic, 1.144ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.438ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.438ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X11Y48.A3      net (fanout=824)      1.771   startup_reset
    SLICE_X11Y48.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X11Y47.CLK     net (fanout=2)        0.264   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.403ns logic, 2.035ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.107ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.107ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X15Y18.A5      net (fanout=824)      2.507   startup_reset
    SLICE_X15Y18.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.653   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X17Y19.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (0.947ns logic, 3.160ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y18.A1      net (fanout=2)        0.852   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y18.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.653   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X17Y19.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (0.930ns logic, 1.505ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.753ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X15Y18.A5      net (fanout=824)      2.507   startup_reset
    SLICE_X15Y18.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.519   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (0.721ns logic, 3.026ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.425ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y18.A1      net (fanout=2)        0.852   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y18.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.519   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (0.704ns logic, 1.371ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y18.A1      net (fanout=2)        0.501   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y18.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.365   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X17Y19.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.509ns logic, 0.866ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X15Y18.A5      net (fanout=824)      1.560   startup_reset
    SLICE_X15Y18.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o1
    SLICE_X17Y19.SR      net (fanout=2)        0.365   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
    SLICE_X17Y19.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.511ns logic, 1.925ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.202ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y18.A1      net (fanout=2)        0.501   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y18.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.401ns logic, 0.801ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.263ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X15Y18.A5      net (fanout=824)      1.560   startup_reset
    SLICE_X15Y18.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_708_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X17Y19.CLK     net (fanout=2)        0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.403ns logic, 1.860ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.786ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X20Y18.A1      net (fanout=824)      2.426   startup_reset
    SLICE_X20Y18.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X21Y19.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X21Y19.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (0.893ns logic, 2.893ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y18.A3      net (fanout=2)        1.040   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y18.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X21Y19.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X21Y19.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (0.876ns logic, 1.507ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.101ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X20Y18.A1      net (fanout=824)      2.426   startup_reset
    SLICE_X20Y18.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y19.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (0.659ns logic, 2.740ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.504ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.996ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y18.A3      net (fanout=2)        1.040   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y18.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y19.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.642ns logic, 1.354ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y18.A3      net (fanout=2)        0.622   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y18.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X21Y19.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X21Y19.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.495ns logic, 0.880ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X20Y18.A1      net (fanout=824)      1.486   startup_reset
    SLICE_X20Y18.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o1
    SLICE_X21Y19.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_706_o
    SLICE_X21Y19.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.497ns logic, 1.744ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.127ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.127ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y18.A3      net (fanout=2)        0.622   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y18.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y19.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.381ns logic, 0.746ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.993ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.993ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X20Y18.A1      net (fanout=824)      1.486   startup_reset
    SLICE_X20Y18.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y19.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.993ns (0.383ns logic, 1.610ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.215ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X18Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.785ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 2)
  Clock Path Delay:     0.851ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp906.IMUX.33
    SLICE_X16Y25.B4      net (fanout=4)        3.769   RX_ER1_IBUF
    SLICE_X16Y25.BMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X18Y44.SR      net (fanout=4)        2.108   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X18Y44.CLK     Trck                  0.228   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (1.789ns logic, 5.877ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X18Y44.CLK     net (fanout=814)      0.845   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (-2.698ns logic, 3.549ns route)

--------------------------------------------------------------------------------
Slack (setup path):     18.254ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.197ns (Levels of Logic = 2)
  Clock Path Delay:     0.851ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp906.IMUX.34
    SLICE_X16Y25.B5      net (fanout=4)        3.300   RX_DV1_IBUF
    SLICE_X16Y25.BMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X18Y44.SR      net (fanout=4)        2.108   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X18Y44.CLK     Trck                  0.228   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.197ns (1.789ns logic, 5.408ns route)
                                                       (24.9% logic, 75.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X18Y44.CLK     net (fanout=814)      0.845   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (-2.698ns logic, 3.549ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X43Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.893ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.497ns (Levels of Logic = 3)
  Clock Path Delay:     2.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp906.IMUX.5
    SLICE_X41Y50.C1      net (fanout=1)        5.805   iE_stop_IBUF
    SLICE_X41Y50.C       Tilo                  0.259   CNC2_FC_EtherCAT/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT711
    SLICE_X43Y46.B5      net (fanout=1)        0.801   CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT710
    SLICE_X43Y46.CLK     Tas                   0.322   CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                      8.497ns (1.891ns logic, 6.606ns route)
                                                       (22.3% logic, 77.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y46.CLK     net (fanout=611)      0.836   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (1.323ns logic, 1.092ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X32Y45.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.410ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.930ns (Levels of Logic = 4)
  Clock Path Delay:     2.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L10.I                Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp906.IMUX.15
    SLICE_X40Y35.C2      net (fanout=1)        4.079   iMPG_DI_4_IBUF
    SLICE_X40Y35.C       Tilo                  0.205   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT42
    SLICE_X40Y35.B4      net (fanout=1)        0.278   CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT41
    SLICE_X40Y35.B       Tilo                  0.205   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT44
    SLICE_X32Y45.D4      net (fanout=1)        1.512   CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT43
    SLICE_X32Y45.CLK     Tas                   0.341   CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      7.930ns (2.061ns logic, 5.869ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y45.CLK     net (fanout=611)      0.786   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.323ns logic, 1.042ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_A (SLICE_X6Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_A (PAD)
  Destination:          m_HHB_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 1)
  Clock Path Delay:     3.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iHHB_MPG_A to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.126   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp907.IMUX
    SLICE_X6Y67.DX       net (fanout=1)        2.380   iHHB_MPG_A_IBUF
    SLICE_X6Y67.CLK      Tckdi       (-Th)    -0.050   m_HHB_MPG_A
                                                       m_HHB_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (1.176ns logic, 2.380ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y67.CLK      net (fanout=611)      1.227   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.519ns logic, 1.876ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X4Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Clock Path Delay:     1.181ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 0.763   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp906.IMUX.3
    SLICE_X4Y31.AX       net (fanout=1)        1.340   SRI_RX_0_IBUF
    SLICE_X4Y31.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.811ns logic, 1.340ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X4Y31.CLK      net (fanout=814)      0.739   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (-1.453ns logic, 2.634ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X49Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Delay:     2.046ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iXY2_STS to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 0.763   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp906.IMUX.18
    SLICE_X49Y36.AX      net (fanout=1)        1.930   iXY2_STS_IBUF
    SLICE_X49Y36.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.822ns logic, 1.930ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X49Y36.CLK     net (fanout=611)      0.635   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.950ns logic, 1.096ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  16.266ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.734ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.975ns (Levels of Logic = 7)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y47.CLK     net (fanout=611)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.AQ      Tcko                  0.447   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y47.C1      net (fanout=2)        0.730   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y47.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y54.A4      net (fanout=1)        1.145   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y54.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y54.B5      net (fanout=42)       0.387   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y54.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X45Y54.C4      net (fanout=33)       0.319   CNC2_FC_EtherCAT/WD_TimeOut
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X39Y50.B4      net (fanout=39)       1.006   oLaserOn_OBUF
    SLICE_X39Y50.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X39Y50.A5      net (fanout=1)        0.187   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X39Y50.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.819   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.975ns (4.382ns logic, 8.593ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.863ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.846ns (Levels of Logic = 7)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y47.CLK     net (fanout=611)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.CQ      Tcko                  0.447   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X39Y47.C2      net (fanout=2)        0.601   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X39Y47.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y54.A4      net (fanout=1)        1.145   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y54.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y54.B5      net (fanout=42)       0.387   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y54.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X45Y54.C4      net (fanout=33)       0.319   CNC2_FC_EtherCAT/WD_TimeOut
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X39Y50.B4      net (fanout=39)       1.006   oLaserOn_OBUF
    SLICE_X39Y50.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X39Y50.A5      net (fanout=1)        0.187   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X39Y50.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.819   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.846ns (4.382ns logic, 8.464ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.901ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.769ns (Levels of Logic = 6)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y57.CLK     net (fanout=611)      1.137   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.BQ      Tcko                  0.408   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5
    SLICE_X51Y57.A2      net (fanout=3)        0.977   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<5>
    SLICE_X51Y57.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o21
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o21
    SLICE_X45Y54.D2      net (fanout=1)        1.357   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o2
    SLICE_X45Y54.D       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o23
    SLICE_X45Y54.C5      net (fanout=3)        0.339   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X39Y50.B4      net (fanout=39)       1.006   oLaserOn_OBUF
    SLICE_X39Y50.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X39Y50.A5      net (fanout=1)        0.187   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X39Y50.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.819   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.769ns (4.084ns logic, 8.685ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.079ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.630ns (Levels of Logic = 6)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y47.CLK     net (fanout=611)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.AQ      Tcko                  0.447   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y47.C1      net (fanout=2)        0.730   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y47.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y54.A4      net (fanout=1)        1.145   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y54.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y54.B5      net (fanout=42)       0.387   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y54.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X45Y54.C4      net (fanout=33)       0.319   CNC2_FC_EtherCAT/WD_TimeOut
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y50.CX      net (fanout=39)       0.920   oLaserOn_OBUF
    SLICE_X36Y50.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.102   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.630ns (4.027ns logic, 6.603ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.208ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.501ns (Levels of Logic = 6)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y47.CLK     net (fanout=611)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.CQ      Tcko                  0.447   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X39Y47.C2      net (fanout=2)        0.601   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X39Y47.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y54.A4      net (fanout=1)        1.145   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y54.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y54.B5      net (fanout=42)       0.387   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y54.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X45Y54.C4      net (fanout=33)       0.319   CNC2_FC_EtherCAT/WD_TimeOut
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y50.CX      net (fanout=39)       0.920   oLaserOn_OBUF
    SLICE_X36Y50.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.102   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.501ns (4.027ns logic, 6.474ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.246ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.424ns (Levels of Logic = 5)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y57.CLK     net (fanout=611)      1.137   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.BQ      Tcko                  0.408   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5
    SLICE_X51Y57.A2      net (fanout=3)        0.977   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<5>
    SLICE_X51Y57.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o21
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o21
    SLICE_X45Y54.D2      net (fanout=1)        1.357   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o2
    SLICE_X45Y54.D       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o23
    SLICE_X45Y54.C5      net (fanout=3)        0.339   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y50.CX      net (fanout=39)       0.920   oLaserOn_OBUF
    SLICE_X36Y50.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.102   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.424ns (3.729ns logic, 6.695ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.192ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.517ns (Levels of Logic = 5)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y47.CLK     net (fanout=611)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.AQ      Tcko                  0.447   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y47.C1      net (fanout=2)        0.730   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y47.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y54.A4      net (fanout=1)        1.145   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y54.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y54.B5      net (fanout=42)       0.387   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y54.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X45Y54.C4      net (fanout=33)       0.319   CNC2_FC_EtherCAT/WD_TimeOut
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.072   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.517ns (3.864ns logic, 5.653ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.321ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.388ns (Levels of Logic = 5)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y47.CLK     net (fanout=611)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.CQ      Tcko                  0.447   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X39Y47.C2      net (fanout=2)        0.601   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X39Y47.C       Tilo                  0.259   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y54.A4      net (fanout=1)        1.145   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y54.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y54.B5      net (fanout=42)       0.387   CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y54.B       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X45Y54.C4      net (fanout=33)       0.319   CNC2_FC_EtherCAT/WD_TimeOut
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.072   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (3.864ns logic, 5.524ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.359ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 4)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y57.CLK     net (fanout=611)      1.137   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.BQ      Tcko                  0.408   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<7>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_5
    SLICE_X51Y57.A2      net (fanout=3)        0.977   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<5>
    SLICE_X51Y57.A       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o21
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o21
    SLICE_X45Y54.D2      net (fanout=1)        1.357   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o2
    SLICE_X45Y54.D       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o23
    SLICE_X45Y54.C5      net (fanout=3)        0.339   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
    SLICE_X45Y54.C       Tilo                  0.259   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_347_o
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.072   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (3.566ns logic, 5.745ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.561ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 1)
  Clock Path Delay:     0.597ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y52.CLK      net (fanout=814)      0.678   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (-1.839ns logic, 2.436ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.734   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.630ns logic, 1.734ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.725ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 1)
  Clock Path Delay:     0.590ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X6Y29.CLK      net (fanout=814)      0.671   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (-1.839ns logic, 2.429ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.905   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.630ns logic, 1.905ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<0> (L12.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.062ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Delay:     1.559ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp906.IMUX.8
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y10.CLK     net (fanout=611)      0.588   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.822ns logic, 0.737ns route)
                                                       (52.7% logic, 47.3% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y10.DQ      Tcko                  0.198   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    L12.O                net (fanout=1)        0.934   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
    L12.PAD              Tioop                 1.396   oXY2_DAT<0>
                                                       oXY2_DAT_0_OBUF
                                                       oXY2_DAT<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.594ns logic, 0.934ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.323ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.677ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 1)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp906.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.071   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X17Y2.CLK      net (fanout=132)      1.175   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-3.441ns logic, 4.366ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.CQ       Tcko                  0.391   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    M6.O                 net (fanout=1)        2.351   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (2.772ns logic, 2.351ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.083ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 1)
  Clock Path Delay:     1.001ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp906.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.071   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X5Y2.CLK       net (fanout=132)      1.251   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (-3.441ns logic, 4.442ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.AQ        Tcko                  0.391   TX_EN1_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    N6.O                 net (fanout=1)        1.869   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (2.772ns logic, 1.869ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.176ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 1)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp906.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.071   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X17Y2.CLK      net (fanout=132)      1.175   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-3.441ns logic, 4.366ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.AQ       Tcko                  0.391   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    N5.O                 net (fanout=1)        1.852   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (2.772ns logic, 1.852ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.116ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Clock Path Delay:     0.654ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp906.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.717   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X17Y2.CLK      net (fanout=132)      0.605   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (-1.773ns logic, 2.427ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.CMUX     Tshcko                0.244   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    T5.O                 net (fanout=1)        1.097   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.640ns logic, 1.097ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.161ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.782ns (Levels of Logic = 1)
  Clock Path Delay:     0.654ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp906.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.717   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X17Y2.CLK      net (fanout=132)      0.605   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (-1.773ns logic, 2.427ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.AMUX     Tshcko                0.244   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    T6.O                 net (fanout=1)        1.142   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (1.640ns logic, 1.142ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.226ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Delay:     0.654ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp906.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.717   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X17Y2.CLK      net (fanout=132)      0.605   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (-1.773ns logic, 2.427ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.AQ       Tcko                  0.198   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    N5.O                 net (fanout=1)        1.253   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.594ns logic, 1.253ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.884ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X18Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.116ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 2)
  Clock Path Delay:     0.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp906.IMUX.33
    SLICE_X16Y25.B4      net (fanout=4)        3.769   RX_ER1_IBUF
    SLICE_X16Y25.BMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X18Y41.SR      net (fanout=4)        1.759   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X18Y41.CLK     Trck                  0.234   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (1.795ns logic, 5.528ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.252   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X18Y41.CLK     net (fanout=40)       0.836   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (-2.824ns logic, 3.738ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.585ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.854ns (Levels of Logic = 2)
  Clock Path Delay:     0.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp906.IMUX.34
    SLICE_X16Y25.B5      net (fanout=4)        3.300   RX_DV1_IBUF
    SLICE_X16Y25.BMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X18Y41.SR      net (fanout=4)        1.759   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X18Y41.CLK     Trck                  0.234   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (1.795ns logic, 5.059ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.252   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X18Y41.CLK     net (fanout=40)       0.836   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (-2.824ns logic, 3.738ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (SLICE_X36Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.314ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.280ns (Levels of Logic = 3)
  Clock Path Delay:     0.869ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp906.IMUX.34
    SLICE_X26Y26.D4      net (fanout=4)        3.861   RX_DV1_IBUF
    SLICE_X26Y26.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X36Y27.D2      net (fanout=3)        1.040   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X36Y27.DMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X36Y27.SR      net (fanout=1)        0.330   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X36Y27.CLK     Trck                  0.285   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      7.280ns (2.049ns logic, 5.231ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.252   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X36Y27.CLK     net (fanout=139)      0.791   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (-2.824ns logic, 3.693ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.981ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 3)
  Clock Path Delay:     0.869ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp906.IMUX.33
    SLICE_X26Y26.D3      net (fanout=4)        3.194   RX_ER1_IBUF
    SLICE_X26Y26.D       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X36Y27.D2      net (fanout=3)        1.040   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X36Y27.DMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X36Y27.SR      net (fanout=1)        0.330   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X36Y27.CLK     Trck                  0.285   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (2.049ns logic, 4.564ns route)
                                                       (31.0% logic, 69.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.252   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X36Y27.CLK     net (fanout=139)      0.791   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (-2.824ns logic, 3.693ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X14Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.196ns (Levels of Logic = 2)
  Clock Path Delay:     0.986ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp906.IMUX.33
    SLICE_X16Y25.B4      net (fanout=4)        3.769   RX_ER1_IBUF
    SLICE_X16Y25.BMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X14Y44.SR      net (fanout=4)        1.655   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X14Y44.CLK     Trck                  0.211   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (1.772ns logic, 5.424ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.252   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X14Y44.CLK     net (fanout=40)       0.908   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (-2.824ns logic, 3.810ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.784ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.727ns (Levels of Logic = 2)
  Clock Path Delay:     0.986ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp906.IMUX.34
    SLICE_X16Y25.B5      net (fanout=4)        3.300   RX_DV1_IBUF
    SLICE_X16Y25.BMUX    Tilo                  0.251   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X14Y44.SR      net (fanout=4)        1.655   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X14Y44.CLK     Trck                  0.211   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      6.727ns (1.772ns logic, 4.955ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.252   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X14Y44.CLK     net (fanout=40)       0.908   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (-2.824ns logic, 3.810ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (SLICE_X35Y1.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.425ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 1)
  Clock Path Delay:     1.079ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp906.IMUX.33
    SLICE_X35Y1.AX       net (fanout=4)        0.957   RX_ER1_IBUF
    SLICE_X35Y1.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.629   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X35Y1.CLK      net (fanout=139)      0.565   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (-1.549ns logic, 2.628ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (SLICE_X27Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.505ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.865ns (Levels of Logic = 1)
  Clock Path Delay:     1.085ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp906.IMUX.30
    SLICE_X27Y1.BX       net (fanout=1)        1.043   RXD1T1_IBUF
    SLICE_X27Y1.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.822ns logic, 1.043ns route)
                                                       (44.1% logic, 55.9% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.629   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X27Y1.CLK      net (fanout=139)      0.571   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (-1.549ns logic, 2.634ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (SLICE_X27Y1.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.632ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.992ns (Levels of Logic = 1)
  Clock Path Delay:     1.085ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 0.763   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp906.IMUX.31
    SLICE_X27Y1.CX       net (fanout=1)        1.170   RXD1T2_IBUF
    SLICE_X27Y1.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (0.822ns logic, 1.170ns route)
                                                       (41.3% logic, 58.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp906.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.629   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X27Y1.CLK      net (fanout=139)      0.571   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (-1.549ns logic, 2.634ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.194ns|     24.264ns|            0|            0|    152617993|       582991|
| TS_CLK_80MHz                  |     12.500ns|     12.132ns|      4.222ns|            0|            0|       582975|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.978ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.222ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.107ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.786ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|      9.330ns|            0|            0|            0|         4097|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      3.759ns|          N/A|            0|            0|          857|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|      9.330ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     15.176ns|            0|            0|            0|         5432|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      5.636ns|          N/A|            0|            0|         1161|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     15.176ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    3.554(R)|      SLOW  |   -1.225(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.393(R)|      SLOW  |   -0.505(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.597(R)|      SLOW  |   -0.632(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    2.951(R)|      SLOW  |   -0.844(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    6.686(R)|      SLOW  |   -1.027(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.415(R)|      SLOW  |   -1.353(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    6.019(R)|      SLOW  |   -0.425(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.884(R)|      SLOW  |   -1.235(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_DV1      |    6.746(R)|      SLOW  |   -2.905(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    7.215(R)|      SLOW  |   -3.273(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    2.950(R)|      SLOW  |   -0.570(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.926(R)|      SLOW  |   -1.185(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    6.107(R)|      SLOW  |   -3.205(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    1.412(R)|      SLOW  |   -0.136(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    5.308(R)|      SLOW  |   -2.677(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    2.882(R)|      SLOW  |   -0.990(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.523(R)|      SLOW  |   -0.904(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    3.064(R)|      SLOW  |   -1.260(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    5.519(R)|      SLOW  |   -2.789(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    4.699(R)|      SLOW  |   -2.219(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    4.636(R)|      SLOW  |   -2.198(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    5.147(R)|      SLOW  |   -2.515(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    5.590(R)|      SLOW  |   -2.770(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    4.680(R)|      SLOW  |   -2.198(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    5.284(R)|      SLOW  |   -2.498(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.001(R)|      SLOW  |   -0.681(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.502(R)|      SLOW  |   -0.741(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.862(R)|      SLOW  |   -1.182(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.037(R)|      SLOW  |   -1.316(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         6.323(R)|      SLOW  |         3.557(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         5.701(R)|      SLOW  |         3.116(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         5.824(R)|      SLOW  |         3.226(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         5.708(R)|      SLOW  |         3.161(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         5.917(R)|      SLOW  |         3.345(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.164(R)|      SLOW  |         4.748(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         9.191(R)|      SLOW  |         4.714(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.147(R)|      SLOW  |         3.725(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.931(R)|      SLOW  |         3.561(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.056(R)|      SLOW  |         5.599(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.623(R)|      SLOW  |         5.301(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.270(R)|      SLOW  |         4.311(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        13.921(R)|      SLOW  |         5.639(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        16.266(R)|      SLOW  |         6.879(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.808(R)|      SLOW  |         5.955(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.007(R)|      SLOW  |         4.961(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.183(R)|      SLOW  |         5.067(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |        10.008(R)|      SLOW  |         5.631(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.020(R)|      SLOW  |         4.370(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         7.560(R)|      SLOW  |         4.062(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         7.946(R)|      SLOW  |         4.291(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         7.850(R)|      SLOW  |         4.256(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         8.716(R)|      SLOW  |         4.814(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    7.588|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    8.294|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.841|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.079; Ideal Clock Offset To Actual Clock -8.825; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RX_DV1            |    6.746(R)|      SLOW  |   -2.905(R)|      FAST  |   18.254|    2.905|        7.675|
RX_ER1            |    7.215(R)|      SLOW  |   -3.273(R)|      FAST  |   17.785|    3.273|        7.256|
SRI_RX<0>         |    2.950(R)|      SLOW  |   -0.570(R)|      FAST  |   22.050|    0.570|       10.740|
SRI_RX<1>         |    3.926(R)|      SLOW  |   -1.185(R)|      FAST  |   21.074|    1.185|        9.945|
iE_stop           |    6.107(R)|      SLOW  |   -3.205(R)|      FAST  |   18.893|    3.205|        7.844|
iHHB_MPG_A        |    1.412(R)|      SLOW  |   -0.136(R)|      SLOW  |   23.588|    0.136|       11.726|
iHHB_MPG_B        |    5.308(R)|      SLOW  |   -2.677(R)|      FAST  |   19.692|    2.677|        8.508|
iLIO_DI           |    2.882(R)|      SLOW  |   -0.990(R)|      FAST  |   22.118|    0.990|       10.564|
iMPG_A            |    2.523(R)|      SLOW  |   -0.904(R)|      FAST  |   22.477|    0.904|       10.787|
iMPG_B            |    3.064(R)|      SLOW  |   -1.260(R)|      FAST  |   21.936|    1.260|       10.338|
iMPG_DI<0>        |    5.519(R)|      SLOW  |   -2.789(R)|      FAST  |   19.481|    2.789|        8.346|
iMPG_DI<1>        |    4.699(R)|      SLOW  |   -2.219(R)|      FAST  |   20.301|    2.219|        9.041|
iMPG_DI<2>        |    4.636(R)|      SLOW  |   -2.198(R)|      FAST  |   20.364|    2.198|        9.083|
iMPG_DI<3>        |    5.147(R)|      SLOW  |   -2.515(R)|      FAST  |   19.853|    2.515|        8.669|
iMPG_DI<4>        |    5.590(R)|      SLOW  |   -2.770(R)|      FAST  |   19.410|    2.770|        8.320|
iMPG_DI<5>        |    4.680(R)|      SLOW  |   -2.198(R)|      FAST  |   20.320|    2.198|        9.061|
iMPG_DI<6>        |    5.284(R)|      SLOW  |   -2.498(R)|      FAST  |   19.716|    2.498|        8.609|
iXY2_STS          |    2.001(R)|      SLOW  |   -0.681(R)|      FAST  |   22.999|    0.681|       11.159|
lb_cs_n           |    3.502(R)|      SLOW  |   -0.741(R)|      FAST  |   21.498|    0.741|       10.379|
lb_rd_n           |    3.862(R)|      SLOW  |   -1.182(R)|      FAST  |   21.138|    1.182|        9.978|
lb_wr_n           |    4.037(R)|      SLOW  |   -1.316(R)|      FAST  |   20.963|    1.316|        9.824|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.215|         -  |      -0.136|         -  |   17.785|    0.136|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 6.459; Ideal Clock Offset To Actual Clock 13.655; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.554(R)|      SLOW  |   -1.225(R)|      FAST  |    6.446|   31.225|      -12.390|
RXD1T1            |    2.393(R)|      SLOW  |   -0.505(R)|      FAST  |    7.607|   30.505|      -11.449|
RXD1T2            |    2.597(R)|      SLOW  |   -0.632(R)|      FAST  |    7.403|   30.632|      -11.615|
RXD1T3            |    2.951(R)|      SLOW  |   -0.844(R)|      FAST  |    7.049|   30.844|      -11.898|
RX_DV1            |    6.686(R)|      SLOW  |   -1.027(R)|      FAST  |    3.314|   31.027|      -13.857|
                  |    6.415(R)|      SLOW  |   -1.353(R)|      FAST  |    3.585|   31.353|      -13.884|
RX_ER1            |    6.019(R)|      SLOW  |   -0.425(R)|      FAST  |    3.981|   30.425|      -13.222|
                  |    6.884(R)|      SLOW  |   -1.235(R)|      FAST  |    3.116|   31.235|      -14.060|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.884|         -  |      -0.425|         -  |    3.116|   30.425|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 9.335 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.164|      SLOW  |        4.748|      FAST  |         2.233|
SRI_RTS<1>                                     |        9.191|      SLOW  |        4.714|      FAST  |         2.260|
SRI_TX<0>                                      |        7.147|      SLOW  |        3.725|      FAST  |         0.216|
SRI_TX<1>                                      |        6.931|      SLOW  |        3.561|      FAST  |         0.000|
lb_int                                         |       10.056|      SLOW  |        5.599|      FAST  |         3.125|
led_1                                          |       10.623|      SLOW  |        5.301|      FAST  |         3.692|
oLIO_DO                                        |        8.270|      SLOW  |        4.311|      FAST  |         1.339|
oLaser1                                        |       13.921|      SLOW  |        5.639|      FAST  |         6.990|
oLaser2                                        |       16.266|      SLOW  |        6.879|      FAST  |         9.335|
oLaserOn                                       |       12.808|      SLOW  |        5.955|      FAST  |         5.877|
oSPIDAC_CLK                                    |        9.007|      SLOW  |        4.961|      FAST  |         2.076|
oSPIDAC_CSn                                    |        9.183|      SLOW  |        5.067|      FAST  |         2.252|
oSPIDAC_DO                                     |       10.008|      SLOW  |        5.631|      FAST  |         3.077|
oXY2_CLK                                       |        8.020|      SLOW  |        4.370|      FAST  |         1.089|
oXY2_DAT<0>                                    |        7.560|      SLOW  |        4.062|      FAST  |         0.629|
oXY2_DAT<1>                                    |        7.946|      SLOW  |        4.291|      FAST  |         1.015|
oXY2_DAT<2>                                    |        7.850|      SLOW  |        4.256|      FAST  |         0.919|
oXY2_FS                                        |        8.716|      SLOW  |        4.814|      FAST  |         1.785|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.622 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        6.323|      SLOW  |        3.557|      FAST  |         0.622|
TXD1T1                                         |        5.701|      SLOW  |        3.116|      FAST  |         0.000|
TXD1T2                                         |        5.824|      SLOW  |        3.226|      FAST  |         0.123|
TXD1T3                                         |        5.708|      SLOW  |        3.161|      FAST  |         0.007|
TX_EN1                                         |        5.917|      SLOW  |        3.345|      FAST  |         0.216|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 153211118 paths, 2 nets, and 41373 connections

Design statistics:
   Minimum period:  24.194ns{1}   (Maximum frequency:  41.333MHz)
   Maximum path delay from/to any node:   4.222ns
   Maximum net skew:   0.227ns
   Minimum input required time before clock:   7.215ns
   Minimum output required time after clock:  16.266ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 29 13:21:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



