// Seed: 3829022518
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  wand id_5,
    input  wire id_6,
    input  tri0 id_7,
    output wand id_8
);
  assign module_1.id_7 = 0;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output supply1 id_4,
    output wand id_5,
    input wor id_6,
    output supply0 id_7,
    output supply0 id_8,
    output wire id_9,
    output logic id_10,
    output wand id_11
    , id_17,
    input supply0 id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri id_15
);
  wire id_18;
  logic [7:0] id_19;
  assign id_19[1] = -1;
  always begin : LABEL_0
    id_10 = 1'b0;
  end
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_2,
      id_1,
      id_3,
      id_6,
      id_14,
      id_9
  );
endmodule
