<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1557714503">
  <File Type="PA-TCL" Name="sw2hex.tcl"/>
  <File Type="BITSTR-BMM" Name="sw2hex_bd.bmm"/>
  <File Type="REPORTS-TCL" Name="sw2hex_reports.tcl"/>
  <File Type="OPT-DCP" Name="sw2hex_opt.dcp"/>
  <File Type="OPT-DRC" Name="sw2hex_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="sw2hex.hwdef"/>
  <File Type="PWROPT-DCP" Name="sw2hex_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="sw2hex_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="sw2hex_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="sw2hex.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="sw2hex_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="sw2hex.bin"/>
  <File Type="PHYSOPT-DCP" Name="sw2hex_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="sw2hex.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="sw2hex_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="sw2hex_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="sw2hex_routed_bb.dcp"/>
  <File Type="BITSTR-LTX" Name="sw2hex.ltx"/>
  <File Type="BITSTR-MMI" Name="sw2hex.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="sw2hex.sysdef"/>
  <File Type="ROUTE-TIMING-PB" Name="sw2hex_timing_summary_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="sw2hex_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="sw2hex_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="sw2hex.bit"/>
  <File Type="BITSTR-RBT" Name="sw2hex.rbt"/>
  <File Type="BITSTR-NKY" Name="sw2hex.nky"/>
  <File Type="BG-DRC" Name="sw2hex.drc"/>
  <File Type="RDI-RDI" Name="sw2hex.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv"/>
        <Attr Name="ImportTime" Val="1526531246"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sw2hex.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/BRAM/BRAM.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/BRAM_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/BRAM/hdl/BRAM_wrapper.v"/>
        <Attr Name="ImportTime" Val="1557706254"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/chap07_ram/ch07_10_sync_rw_port_ram.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/chapter_listing/chap07_ram/ch07_10_sync_rw_port_ram.sv"/>
        <Attr Name="ImportTime" Val="1526593476"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/chapter_listing/chap03_comb2/list_ch03_14_hex_to_sseg.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/chapter_listing/chap03_comb2/list_ch03_14_hex_to_sseg.sv"/>
        <Attr Name="ImportTime" Val="1488691806"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rd_wr_state_machine.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="sw2hex"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/constraint/Nexys4_DDR_chu.xdc"/>
        <Attr Name="ImportTime" Val="1555976734"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
