// Seed: 4142449346
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    output wand id_9,
    output tri1 id_10,
    input wand id_11,
    output uwire id_12,
    output supply0 id_13,
    output supply0 id_14,
    input wand id_15,
    output wire id_16,
    output uwire id_17,
    input wand id_18,
    output tri id_19,
    input supply1 id_20
);
  logic id_22;
endmodule
module module_1 #(
    parameter id_6 = 32'd1
) (
    input supply0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    input supply0 id_5
    , id_15,
    input wire _id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input uwire id_10,
    output uwire id_11,
    input uwire id_12,
    output tri1 id_13
);
  assign id_15[id_6] = 1 ? id_7 == 1 : id_12 == -1'd0;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_1,
      id_11,
      id_4,
      id_11,
      id_5,
      id_13,
      id_3,
      id_2,
      id_13,
      id_9,
      id_13,
      id_13,
      id_11,
      id_3,
      id_11,
      id_2,
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
