{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567181094247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567181094247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 13:04:54 2019 " "Processing started: Fri Aug 30 13:04:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567181094247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181094247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeVGA -c testeVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeVGA -c testeVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181094248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567181094387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567181094387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printBar.v 1 1 " "Found 1 design units, including 1 entities, in source file printBar.v" { { "Info" "ISGN_ENTITY_NAME" "1 printBar " "Found entity 1: printBar" {  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567181103806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181103806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top2.v 1 1 " "Found 1 design units, including 1 entities, in source file top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "top2.v" "" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567181103807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181103807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567181103807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181103807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top2 " "Elaborating entity \"top2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567181103848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"vga640x480:display\"" {  } { { "top2.v" "display" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567181103857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(33) " "Verilog HDL assignment warning at vga640x480.v(33): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567181103858 "|top|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(34) " "Verilog HDL assignment warning at vga640x480.v(34): truncated value with size 32 to match size of target (9)" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567181103858 "|top|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(60) " "Verilog HDL assignment warning at vga640x480.v(60): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567181103858 "|top|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(63) " "Verilog HDL assignment warning at vga640x480.v(63): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567181103858 "|top|vga640x480:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printBar printBar:printBar_1 " "Elaborating entity \"printBar\" for hierarchy \"printBar:printBar_1\"" {  } { { "top2.v" "printBar_1" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567181103858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 printBar.v(14) " "Verilog HDL assignment warning at printBar.v(14): truncated value with size 32 to match size of target (9)" {  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567181103859 "|top2|printBar:printBar_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cor printBar.v(47) " "Verilog HDL Always Construct warning at printBar.v(47): inferring latch(es) for variable \"cor\", which holds its previous value in one or more paths through the always construct" {  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1567181103860 "|top2|printBar:printBar_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor printBar.v(47) " "Inferred latch for \"cor\" at printBar.v(47)" {  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181103860 "|top2|printBar:printBar_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printBar printBar:printBar_2 " "Elaborating entity \"printBar\" for hierarchy \"printBar:printBar_2\"" {  } { { "top2.v" "printBar_2" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567181103866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 printBar.v(14) " "Verilog HDL assignment warning at printBar.v(14): truncated value with size 32 to match size of target (9)" {  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567181103866 "|top2|printBar:printBar_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cor printBar.v(47) " "Verilog HDL Always Construct warning at printBar.v(47): inferring latch(es) for variable \"cor\", which holds its previous value in one or more paths through the always construct" {  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1567181103867 "|top2|printBar:printBar_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor printBar.v(47) " "Inferred latch for \"cor\" at printBar.v(47)" {  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181103868 "|top2|printBar:printBar_2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1567181104250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "printBar:printBar_1\|cor " "Latch printBar:printBar_1\|cor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga640x480:display\|h_count\[8\] " "Ports D and ENA on the latch are fed by the same signal vga640x480:display\|h_count\[8\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1567181104254 ""}  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1567181104254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "printBar:printBar_2\|cor " "Latch printBar:printBar_2\|cor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga640x480:display\|h_count\[8\] " "Ports D and ENA on the latch are fed by the same signal vga640x480:display\|h_count\[8\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1567181104254 ""}  } { { "printBar.v" "" { Text "/home/lablenda2/Documents/testeVGA/printBar.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1567181104254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G GND " "Pin \"VGA_G\" is stuck at GND" {  } { { "top2.v" "" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567181104280 "|top2|VGA_G"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567181104280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567181104351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567181104794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567181104794 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_BTN " "No output dependent on input pin \"RST_BTN\"" {  } { { "top2.v" "" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567181104820 "|top2|RST_BTN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567181104820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567181104820 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567181104820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567181104820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567181104820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567181104825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 13:05:04 2019 " "Processing ended: Fri Aug 30 13:05:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567181104825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567181104825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567181104825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567181104825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1567181105523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567181105523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 13:05:05 2019 " "Processing started: Fri Aug 30 13:05:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567181105523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567181105523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testeVGA -c testeVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testeVGA -c testeVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567181105524 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1567181105554 ""}
{ "Info" "0" "" "Project  = testeVGA" {  } {  } 0 0 "Project  = testeVGA" 0 0 "Fitter" 0 0 1567181105555 ""}
{ "Info" "0" "" "Revision = testeVGA" {  } {  } 0 0 "Revision = testeVGA" 0 0 "Fitter" 0 0 1567181105555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1567181105601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567181105601 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testeVGA EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"testeVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567181105604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567181105661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567181105661 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567181105751 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1567181105755 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567181105797 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567181105797 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567181105797 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567181105797 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567181105799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567181105799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567181105799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567181105799 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1567181105799 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1567181105800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1567181106156 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testeVGA.sdc " "Synopsys Design Constraints File file not found: 'testeVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1567181106157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1567181106157 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1567181106159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1567181106159 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1567181106160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|v_count\[5\] " "Destination node vga640x480:display\|v_count\[5\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|v_count\[6\] " "Destination node vga640x480:display\|v_count\[6\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|v_count\[7\] " "Destination node vga640x480:display\|v_count\[7\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|v_count\[8\] " "Destination node vga640x480:display\|v_count\[8\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|v_count\[9\] " "Destination node vga640x480:display\|v_count\[9\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[6\] " "Destination node vga640x480:display\|h_count\[6\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[7\] " "Destination node vga640x480:display\|h_count\[7\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[8\] " "Destination node vga640x480:display\|h_count\[8\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[9\] " "Destination node vga640x480:display\|h_count\[9\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567181106169 ""}  } { { "top2.v" "" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567181106169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pix_stb  " "Automatically promoted node pix_stb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[0\] " "Destination node vga640x480:display\|h_count\[0\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[1\] " "Destination node vga640x480:display\|h_count\[1\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[2\] " "Destination node vga640x480:display\|h_count\[2\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[3\] " "Destination node vga640x480:display\|h_count\[3\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[4\] " "Destination node vga640x480:display\|h_count\[4\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[5\] " "Destination node vga640x480:display\|h_count\[5\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[6\] " "Destination node vga640x480:display\|h_count\[6\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[7\] " "Destination node vga640x480:display\|h_count\[7\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[8\] " "Destination node vga640x480:display\|h_count\[8\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640x480:display\|h_count\[9\] " "Destination node vga640x480:display\|h_count\[9\]" {  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1567181106169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567181106169 ""}  } { { "top2.v" "" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567181106169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640x480:display\|o_blanking~0  " "Automatically promoted node vga640x480:display\|o_blanking~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567181106169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_B~0 " "Destination node VGA_B~0" {  } { { "top2.v" "" { Text "/home/lablenda2/Documents/testeVGA/top2.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567181106169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567181106169 ""}  } { { "vga640x480.v" "" { Text "/home/lablenda2/Documents/testeVGA/vga640x480.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567181106169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567181106312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567181106313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567181106313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567181106314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567181106314 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1567181106314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1567181106314 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567181106314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567181106322 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1567181106322 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567181106322 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567181106329 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1567181106331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567181106714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567181106742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567181106752 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567181107043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567181107043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567181107195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/lablenda2/Documents/testeVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1567181107613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567181107613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1567181108017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567181108017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567181108018 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1567181108115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567181108119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567181108250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567181108250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567181108370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567181108662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1235 " "Peak virtual memory: 1235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567181109083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 13:05:09 2019 " "Processing ended: Fri Aug 30 13:05:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567181109083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567181109083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567181109083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567181109083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567181109804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567181109805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 13:05:09 2019 " "Processing started: Fri Aug 30 13:05:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567181109805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567181109805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testeVGA -c testeVGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testeVGA -c testeVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567181109805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1567181109962 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567181110194 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567181110204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567181110261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 13:05:10 2019 " "Processing ended: Fri Aug 30 13:05:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567181110261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567181110261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567181110261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567181110261 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567181110356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567181110906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567181110906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 13:05:10 2019 " "Processing started: Fri Aug 30 13:05:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567181110906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1567181110906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testeVGA -c testeVGA " "Command: quartus_sta testeVGA -c testeVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1567181110906 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1567181110940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1567181110996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1567181110997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1567181111191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testeVGA.sdc " "Synopsys Design Constraints File file not found: 'testeVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1567181111195 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111196 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567181111197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pix_stb pix_stb " "create_clock -period 1.000 -name pix_stb pix_stb" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567181111197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640x480:display\|h_count\[5\] vga640x480:display\|h_count\[5\] " "create_clock -period 1.000 -name vga640x480:display\|h_count\[5\] vga640x480:display\|h_count\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567181111197 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567181111197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1567181111197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567181111198 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1567181111199 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1567181111201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1567181111210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1567181111210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.327 " "Worst-case setup slack is -5.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.327             -10.048 vga640x480:display\|h_count\[5\]  " "   -5.327             -10.048 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.961             -13.008 pix_stb  " "   -3.961             -13.008 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.953             -56.553 CLK  " "   -3.953             -56.553 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.737 " "Worst-case hold slack is -0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -1.472 vga640x480:display\|h_count\[5\]  " "   -0.737              -1.472 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLK  " "    0.453               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 pix_stb  " "    0.795               0.000 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1567181111212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1567181111213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.714 CLK  " "   -3.000             -35.714 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 pix_stb  " "   -1.487              -5.948 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 vga640x480:display\|h_count\[5\]  " "    0.198               0.000 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111213 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1567181111242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1567181111260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1567181111420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567181111462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1567181111465 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1567181111465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.049 " "Worst-case setup slack is -5.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.049              -9.422 vga640x480:display\|h_count\[5\]  " "   -5.049              -9.422 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737             -12.110 pix_stb  " "   -3.737             -12.110 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.571             -50.867 CLK  " "   -3.571             -50.867 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.873 " "Worst-case hold slack is -0.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -1.682 vga640x480:display\|h_count\[5\]  " "   -0.873              -1.682 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK  " "    0.401               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 pix_stb  " "    0.721               0.000 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1567181111470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1567181111471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.714 CLK  " "   -3.000             -35.714 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 pix_stb  " "   -1.487              -5.948 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 vga640x480:display\|h_count\[5\]  " "   -0.006              -0.006 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111472 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1567181111502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567181111587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1567181111588 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1567181111588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.232 " "Worst-case setup slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232              -4.371 vga640x480:display\|h_count\[5\]  " "   -2.232              -4.371 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225              -3.939 pix_stb  " "   -1.225              -3.939 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.162             -16.214 CLK  " "   -1.162             -16.214 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.219 " "Worst-case hold slack is -0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.274 vga640x480:display\|h_count\[5\]  " "   -0.219              -0.274 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLK  " "    0.187               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 pix_stb  " "    0.309               0.000 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1567181111594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1567181111596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.843 CLK  " "   -3.000             -25.843 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 pix_stb  " "   -1.000              -4.000 pix_stb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 vga640x480:display\|h_count\[5\]  " "    0.380               0.000 vga640x480:display\|h_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567181111597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567181111597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1567181111907 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1567181111907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567181111937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 13:05:11 2019 " "Processing ended: Fri Aug 30 13:05:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567181111937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567181111937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567181111937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1567181111937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1567181112633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567181112633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 13:05:12 2019 " "Processing started: Fri Aug 30 13:05:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567181112633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1567181112633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testeVGA -c testeVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testeVGA -c testeVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1567181112633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1567181112821 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA_8_1200mv_85c_slow.vo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA_8_1200mv_85c_slow.vo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181112925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA_8_1200mv_0c_slow.vo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA_8_1200mv_0c_slow.vo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181112944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA_min_1200mv_0c_fast.vo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA_min_1200mv_0c_fast.vo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181112961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA.vo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA.vo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181112978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA_8_1200mv_85c_v_slow.sdo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA_8_1200mv_85c_v_slow.sdo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181112994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA_8_1200mv_0c_v_slow.sdo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA_8_1200mv_0c_v_slow.sdo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181113009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA_min_1200mv_0c_v_fast.sdo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA_min_1200mv_0c_v_fast.sdo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181113023 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeVGA_v.sdo /home/lablenda2/Documents/testeVGA/simulation/modelsim/ simulation " "Generated file testeVGA_v.sdo in folder \"/home/lablenda2/Documents/testeVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567181113040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567181113055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 13:05:13 2019 " "Processing ended: Fri Aug 30 13:05:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567181113055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567181113055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567181113055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1567181113055 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1567181113163 ""}
