{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713259286556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713259286556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 10:21:26 2024 " "Processing started: Tue Apr 16 10:21:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713259286556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1713259286556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc spi_lcd_main -c spi_lcd_main " "Command: quartus_drc spi_lcd_main -c spi_lcd_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1713259286556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1713259287065 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi_lcd_main.sdc " "Synopsys Design Constraints File file not found: 'spi_lcd_main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1713259287261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1713259287261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1713259287262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1713259287262 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst_n " "Node  \"rst_n\"" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287293 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1713259287293 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst_n~inputclkctrl " "Node  \"rst_n~inputclkctrl\"" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287294 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287294 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1713259287294 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " rst_n~inputclkctrl " "Node  \"rst_n~inputclkctrl\"" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|state.ST_HIGH_PULSE " "Node  \"spi_receiver:spi_interface\|state.ST_HIGH_PULSE\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|index_reg\[0\] " "Node  \"spi_receiver:spi_interface\|index_reg\[0\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|sck_reg " "Node  \"spi_receiver:spi_interface\|sck_reg\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|done_reg " "Node  \"spi_receiver:spi_interface\|done_reg\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|mosi_reg " "Node  \"spi_receiver:spi_interface\|mosi_reg\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|index_reg\[1\] " "Node  \"spi_receiver:spi_interface\|index_reg\[1\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|index_reg\[2\] " "Node  \"spi_receiver:spi_interface\|index_reg\[2\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|index_reg\[3\] " "Node  \"spi_receiver:spi_interface\|index_reg\[3\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|state.ST_LOW_PULSE " "Node  \"spi_receiver:spi_interface\|state.ST_LOW_PULSE\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|cs_reg " "Node  \"spi_receiver:spi_interface\|cs_reg\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|state.ST_DONE " "Node  \"spi_receiver:spi_interface\|state.ST_DONE\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|next_state_logic~0 " "Node  \"spi_receiver:spi_interface\|next_state_logic~0\"" {  } { { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|Decoder0~2 " "Node  \"spi_receiver:spi_interface\|Decoder0~2\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|index_reg\[3\]~1 " "Node  \"spi_receiver:spi_interface\|index_reg\[3\]~1\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|Selector0~3 " "Node  \"spi_receiver:spi_interface\|Selector0~3\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|state.ST_IDLE " "Node  \"spi_receiver:spi_interface\|state.ST_IDLE\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|Add0~0 " "Node  \"spi_receiver:spi_interface\|Add0~0\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|data_reg\[9\] " "Node  \"spi_receiver:spi_interface\|data_reg\[9\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|data_reg\[0\] " "Node  \"spi_receiver:spi_interface\|data_reg\[0\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|Selector1~1 " "Node  \"spi_receiver:spi_interface\|Selector1~1\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|Selector1~0 " "Node  \"spi_receiver:spi_interface\|Selector1~0\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|data_reg\[8\] " "Node  \"spi_receiver:spi_interface\|data_reg\[8\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|index_reg\[3\]~2 " "Node  \"spi_receiver:spi_interface\|index_reg\[3\]~2\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|data_reg\[1\] " "Node  \"spi_receiver:spi_interface\|data_reg\[1\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|data_reg\[2\] " "Node  \"spi_receiver:spi_interface\|data_reg\[2\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|Decoder0~4 " "Node  \"spi_receiver:spi_interface\|Decoder0~4\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|data_reg\[3\] " "Node  \"spi_receiver:spi_interface\|data_reg\[3\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_NODES_INFO" " spi_receiver:spi_interface\|data_reg\[4\] " "Node  \"spi_receiver:spi_interface\|data_reg\[4\]\"" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1713259287295 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1713259287295 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1713259287295 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1713259287299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 4 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713259287363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 10:21:27 2024 " "Processing ended: Tue Apr 16 10:21:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713259287363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713259287363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713259287363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1713259287363 ""}
