// Seed: 4223549264
module module_0 (
    output wire id_0
    , id_21,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    output tri1 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    output supply1 id_9,
    input wire id_10,
    input tri id_11,
    output supply0 id_12,
    input tri id_13,
    input supply0 id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri id_17,
    input wire id_18,
    input uwire id_19
);
  wire id_22;
  uwire id_23, id_24, id_25;
  assign id_24 = 1'b0;
  wire id_26;
  wire id_27, id_28;
  tri id_29 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    inout tri0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.type_30 = 0;
endmodule
