
stm32l053r8_ds18b20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a080  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000580  0800a140  0800a140  0000b140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6c0  0800a6c0  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a6c0  0800a6c0  0000b6c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6c8  0800a6c8  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6c8  0800a6c8  0000b6c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6cc  0800a6cc  0000b6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a6d0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  200001d4  0800a8a4  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000040c  0800a8a4  0000c40c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be4d  00000000  00000000  0000c1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b94  00000000  00000000  00018049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb0  00000000  00000000  00019be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000090c  00000000  00000000  0001a790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000153b9  00000000  00000000  0001b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d81a  00000000  00000000  00030455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081973  00000000  00000000  0003dc6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf5e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fb0  00000000  00000000  000bf628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000c35d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a128 	.word	0x0800a128

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800a128 	.word	0x0800a128

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa2f 	bl	80018a0 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f96f 	bl	8001730 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa21 	bl	80018a0 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa17 	bl	80018a0 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f999 	bl	80017b8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f98f 	bl	80017b8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f874 	bl	80005c4 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__aeabi_d2uiz>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	2200      	movs	r2, #0
 80004ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000520 <__aeabi_d2uiz+0x38>)
 80004ee:	0004      	movs	r4, r0
 80004f0:	000d      	movs	r5, r1
 80004f2:	f7ff ffcf 	bl	8000494 <__aeabi_dcmpge>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d104      	bne.n	8000504 <__aeabi_d2uiz+0x1c>
 80004fa:	0020      	movs	r0, r4
 80004fc:	0029      	movs	r1, r5
 80004fe:	f002 f8c7 	bl	8002690 <__aeabi_d2iz>
 8000502:	bd70      	pop	{r4, r5, r6, pc}
 8000504:	4b06      	ldr	r3, [pc, #24]	@ (8000520 <__aeabi_d2uiz+0x38>)
 8000506:	2200      	movs	r2, #0
 8000508:	0020      	movs	r0, r4
 800050a:	0029      	movs	r1, r5
 800050c:	f001 fd02 	bl	8001f14 <__aeabi_dsub>
 8000510:	f002 f8be 	bl	8002690 <__aeabi_d2iz>
 8000514:	2380      	movs	r3, #128	@ 0x80
 8000516:	061b      	lsls	r3, r3, #24
 8000518:	469c      	mov	ip, r3
 800051a:	4460      	add	r0, ip
 800051c:	e7f1      	b.n	8000502 <__aeabi_d2uiz+0x1a>
 800051e:	46c0      	nop			@ (mov r8, r8)
 8000520:	41e00000 	.word	0x41e00000

08000524 <__aeabi_d2lz>:
 8000524:	b570      	push	{r4, r5, r6, lr}
 8000526:	2200      	movs	r2, #0
 8000528:	2300      	movs	r3, #0
 800052a:	0004      	movs	r4, r0
 800052c:	000d      	movs	r5, r1
 800052e:	f7ff ff93 	bl	8000458 <__aeabi_dcmplt>
 8000532:	2800      	cmp	r0, #0
 8000534:	d108      	bne.n	8000548 <__aeabi_d2lz+0x24>
 8000536:	0020      	movs	r0, r4
 8000538:	0029      	movs	r1, r5
 800053a:	f000 f80f 	bl	800055c <__aeabi_d2ulz>
 800053e:	0002      	movs	r2, r0
 8000540:	000b      	movs	r3, r1
 8000542:	0010      	movs	r0, r2
 8000544:	0019      	movs	r1, r3
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	2380      	movs	r3, #128	@ 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	18e9      	adds	r1, r5, r3
 800054e:	0020      	movs	r0, r4
 8000550:	f000 f804 	bl	800055c <__aeabi_d2ulz>
 8000554:	2300      	movs	r3, #0
 8000556:	4242      	negs	r2, r0
 8000558:	418b      	sbcs	r3, r1
 800055a:	e7f2      	b.n	8000542 <__aeabi_d2lz+0x1e>

0800055c <__aeabi_d2ulz>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	2200      	movs	r2, #0
 8000560:	4b0b      	ldr	r3, [pc, #44]	@ (8000590 <__aeabi_d2ulz+0x34>)
 8000562:	000d      	movs	r5, r1
 8000564:	0004      	movs	r4, r0
 8000566:	f001 fa0d 	bl	8001984 <__aeabi_dmul>
 800056a:	f7ff ffbd 	bl	80004e8 <__aeabi_d2uiz>
 800056e:	0006      	movs	r6, r0
 8000570:	f002 f8f8 	bl	8002764 <__aeabi_ui2d>
 8000574:	2200      	movs	r2, #0
 8000576:	4b07      	ldr	r3, [pc, #28]	@ (8000594 <__aeabi_d2ulz+0x38>)
 8000578:	f001 fa04 	bl	8001984 <__aeabi_dmul>
 800057c:	0002      	movs	r2, r0
 800057e:	000b      	movs	r3, r1
 8000580:	0020      	movs	r0, r4
 8000582:	0029      	movs	r1, r5
 8000584:	f001 fcc6 	bl	8001f14 <__aeabi_dsub>
 8000588:	f7ff ffae 	bl	80004e8 <__aeabi_d2uiz>
 800058c:	0031      	movs	r1, r6
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	3df00000 	.word	0x3df00000
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_l2d>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	0006      	movs	r6, r0
 800059c:	0008      	movs	r0, r1
 800059e:	f002 f8b3 	bl	8002708 <__aeabi_i2d>
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <__aeabi_l2d+0x28>)
 80005a6:	f001 f9ed 	bl	8001984 <__aeabi_dmul>
 80005aa:	000d      	movs	r5, r1
 80005ac:	0004      	movs	r4, r0
 80005ae:	0030      	movs	r0, r6
 80005b0:	f002 f8d8 	bl	8002764 <__aeabi_ui2d>
 80005b4:	002b      	movs	r3, r5
 80005b6:	0022      	movs	r2, r4
 80005b8:	f000 fa3c 	bl	8000a34 <__aeabi_dadd>
 80005bc:	bd70      	pop	{r4, r5, r6, pc}
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	41f00000 	.word	0x41f00000

080005c4 <__udivmoddi4>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	4657      	mov	r7, sl
 80005c8:	464e      	mov	r6, r9
 80005ca:	4645      	mov	r5, r8
 80005cc:	46de      	mov	lr, fp
 80005ce:	b5e0      	push	{r5, r6, r7, lr}
 80005d0:	0004      	movs	r4, r0
 80005d2:	000d      	movs	r5, r1
 80005d4:	4692      	mov	sl, r2
 80005d6:	4699      	mov	r9, r3
 80005d8:	b083      	sub	sp, #12
 80005da:	428b      	cmp	r3, r1
 80005dc:	d830      	bhi.n	8000640 <__udivmoddi4+0x7c>
 80005de:	d02d      	beq.n	800063c <__udivmoddi4+0x78>
 80005e0:	4649      	mov	r1, r9
 80005e2:	4650      	mov	r0, sl
 80005e4:	f002 f9cc 	bl	8002980 <__clzdi2>
 80005e8:	0029      	movs	r1, r5
 80005ea:	0006      	movs	r6, r0
 80005ec:	0020      	movs	r0, r4
 80005ee:	f002 f9c7 	bl	8002980 <__clzdi2>
 80005f2:	1a33      	subs	r3, r6, r0
 80005f4:	4698      	mov	r8, r3
 80005f6:	3b20      	subs	r3, #32
 80005f8:	d434      	bmi.n	8000664 <__udivmoddi4+0xa0>
 80005fa:	469b      	mov	fp, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	465a      	mov	r2, fp
 8000600:	4093      	lsls	r3, r2
 8000602:	4642      	mov	r2, r8
 8000604:	001f      	movs	r7, r3
 8000606:	4653      	mov	r3, sl
 8000608:	4093      	lsls	r3, r2
 800060a:	001e      	movs	r6, r3
 800060c:	42af      	cmp	r7, r5
 800060e:	d83b      	bhi.n	8000688 <__udivmoddi4+0xc4>
 8000610:	42af      	cmp	r7, r5
 8000612:	d100      	bne.n	8000616 <__udivmoddi4+0x52>
 8000614:	e079      	b.n	800070a <__udivmoddi4+0x146>
 8000616:	465b      	mov	r3, fp
 8000618:	1ba4      	subs	r4, r4, r6
 800061a:	41bd      	sbcs	r5, r7
 800061c:	2b00      	cmp	r3, #0
 800061e:	da00      	bge.n	8000622 <__udivmoddi4+0x5e>
 8000620:	e076      	b.n	8000710 <__udivmoddi4+0x14c>
 8000622:	2200      	movs	r2, #0
 8000624:	2300      	movs	r3, #0
 8000626:	9200      	str	r2, [sp, #0]
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2301      	movs	r3, #1
 800062c:	465a      	mov	r2, fp
 800062e:	4093      	lsls	r3, r2
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2301      	movs	r3, #1
 8000634:	4642      	mov	r2, r8
 8000636:	4093      	lsls	r3, r2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	e029      	b.n	8000690 <__udivmoddi4+0xcc>
 800063c:	4282      	cmp	r2, r0
 800063e:	d9cf      	bls.n	80005e0 <__udivmoddi4+0x1c>
 8000640:	2200      	movs	r2, #0
 8000642:	2300      	movs	r3, #0
 8000644:	9200      	str	r2, [sp, #0]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <__udivmoddi4+0x8e>
 800064e:	601c      	str	r4, [r3, #0]
 8000650:	605d      	str	r5, [r3, #4]
 8000652:	9800      	ldr	r0, [sp, #0]
 8000654:	9901      	ldr	r1, [sp, #4]
 8000656:	b003      	add	sp, #12
 8000658:	bcf0      	pop	{r4, r5, r6, r7}
 800065a:	46bb      	mov	fp, r7
 800065c:	46b2      	mov	sl, r6
 800065e:	46a9      	mov	r9, r5
 8000660:	46a0      	mov	r8, r4
 8000662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000664:	4642      	mov	r2, r8
 8000666:	469b      	mov	fp, r3
 8000668:	2320      	movs	r3, #32
 800066a:	1a9b      	subs	r3, r3, r2
 800066c:	4652      	mov	r2, sl
 800066e:	40da      	lsrs	r2, r3
 8000670:	4641      	mov	r1, r8
 8000672:	0013      	movs	r3, r2
 8000674:	464a      	mov	r2, r9
 8000676:	408a      	lsls	r2, r1
 8000678:	0017      	movs	r7, r2
 800067a:	4642      	mov	r2, r8
 800067c:	431f      	orrs	r7, r3
 800067e:	4653      	mov	r3, sl
 8000680:	4093      	lsls	r3, r2
 8000682:	001e      	movs	r6, r3
 8000684:	42af      	cmp	r7, r5
 8000686:	d9c3      	bls.n	8000610 <__udivmoddi4+0x4c>
 8000688:	2200      	movs	r2, #0
 800068a:	2300      	movs	r3, #0
 800068c:	9200      	str	r2, [sp, #0]
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	4643      	mov	r3, r8
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0d8      	beq.n	8000648 <__udivmoddi4+0x84>
 8000696:	07fb      	lsls	r3, r7, #31
 8000698:	0872      	lsrs	r2, r6, #1
 800069a:	431a      	orrs	r2, r3
 800069c:	4646      	mov	r6, r8
 800069e:	087b      	lsrs	r3, r7, #1
 80006a0:	e00e      	b.n	80006c0 <__udivmoddi4+0xfc>
 80006a2:	42ab      	cmp	r3, r5
 80006a4:	d101      	bne.n	80006aa <__udivmoddi4+0xe6>
 80006a6:	42a2      	cmp	r2, r4
 80006a8:	d80c      	bhi.n	80006c4 <__udivmoddi4+0x100>
 80006aa:	1aa4      	subs	r4, r4, r2
 80006ac:	419d      	sbcs	r5, r3
 80006ae:	2001      	movs	r0, #1
 80006b0:	1924      	adds	r4, r4, r4
 80006b2:	416d      	adcs	r5, r5
 80006b4:	2100      	movs	r1, #0
 80006b6:	3e01      	subs	r6, #1
 80006b8:	1824      	adds	r4, r4, r0
 80006ba:	414d      	adcs	r5, r1
 80006bc:	2e00      	cmp	r6, #0
 80006be:	d006      	beq.n	80006ce <__udivmoddi4+0x10a>
 80006c0:	42ab      	cmp	r3, r5
 80006c2:	d9ee      	bls.n	80006a2 <__udivmoddi4+0xde>
 80006c4:	3e01      	subs	r6, #1
 80006c6:	1924      	adds	r4, r4, r4
 80006c8:	416d      	adcs	r5, r5
 80006ca:	2e00      	cmp	r6, #0
 80006cc:	d1f8      	bne.n	80006c0 <__udivmoddi4+0xfc>
 80006ce:	9800      	ldr	r0, [sp, #0]
 80006d0:	9901      	ldr	r1, [sp, #4]
 80006d2:	465b      	mov	r3, fp
 80006d4:	1900      	adds	r0, r0, r4
 80006d6:	4169      	adcs	r1, r5
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db24      	blt.n	8000726 <__udivmoddi4+0x162>
 80006dc:	002b      	movs	r3, r5
 80006de:	465a      	mov	r2, fp
 80006e0:	4644      	mov	r4, r8
 80006e2:	40d3      	lsrs	r3, r2
 80006e4:	002a      	movs	r2, r5
 80006e6:	40e2      	lsrs	r2, r4
 80006e8:	001c      	movs	r4, r3
 80006ea:	465b      	mov	r3, fp
 80006ec:	0015      	movs	r5, r2
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db2a      	blt.n	8000748 <__udivmoddi4+0x184>
 80006f2:	0026      	movs	r6, r4
 80006f4:	409e      	lsls	r6, r3
 80006f6:	0033      	movs	r3, r6
 80006f8:	0026      	movs	r6, r4
 80006fa:	4647      	mov	r7, r8
 80006fc:	40be      	lsls	r6, r7
 80006fe:	0032      	movs	r2, r6
 8000700:	1a80      	subs	r0, r0, r2
 8000702:	4199      	sbcs	r1, r3
 8000704:	9000      	str	r0, [sp, #0]
 8000706:	9101      	str	r1, [sp, #4]
 8000708:	e79e      	b.n	8000648 <__udivmoddi4+0x84>
 800070a:	42a3      	cmp	r3, r4
 800070c:	d8bc      	bhi.n	8000688 <__udivmoddi4+0xc4>
 800070e:	e782      	b.n	8000616 <__udivmoddi4+0x52>
 8000710:	4642      	mov	r2, r8
 8000712:	2320      	movs	r3, #32
 8000714:	2100      	movs	r1, #0
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	2200      	movs	r2, #0
 800071a:	9100      	str	r1, [sp, #0]
 800071c:	9201      	str	r2, [sp, #4]
 800071e:	2201      	movs	r2, #1
 8000720:	40da      	lsrs	r2, r3
 8000722:	9201      	str	r2, [sp, #4]
 8000724:	e785      	b.n	8000632 <__udivmoddi4+0x6e>
 8000726:	4642      	mov	r2, r8
 8000728:	2320      	movs	r3, #32
 800072a:	1a9b      	subs	r3, r3, r2
 800072c:	002a      	movs	r2, r5
 800072e:	4646      	mov	r6, r8
 8000730:	409a      	lsls	r2, r3
 8000732:	0023      	movs	r3, r4
 8000734:	40f3      	lsrs	r3, r6
 8000736:	4644      	mov	r4, r8
 8000738:	4313      	orrs	r3, r2
 800073a:	002a      	movs	r2, r5
 800073c:	40e2      	lsrs	r2, r4
 800073e:	001c      	movs	r4, r3
 8000740:	465b      	mov	r3, fp
 8000742:	0015      	movs	r5, r2
 8000744:	2b00      	cmp	r3, #0
 8000746:	dad4      	bge.n	80006f2 <__udivmoddi4+0x12e>
 8000748:	4642      	mov	r2, r8
 800074a:	002f      	movs	r7, r5
 800074c:	2320      	movs	r3, #32
 800074e:	0026      	movs	r6, r4
 8000750:	4097      	lsls	r7, r2
 8000752:	1a9b      	subs	r3, r3, r2
 8000754:	40de      	lsrs	r6, r3
 8000756:	003b      	movs	r3, r7
 8000758:	4333      	orrs	r3, r6
 800075a:	e7cd      	b.n	80006f8 <__udivmoddi4+0x134>

0800075c <__aeabi_fdiv>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	464f      	mov	r7, r9
 8000760:	4646      	mov	r6, r8
 8000762:	46d6      	mov	lr, sl
 8000764:	0244      	lsls	r4, r0, #9
 8000766:	b5c0      	push	{r6, r7, lr}
 8000768:	0047      	lsls	r7, r0, #1
 800076a:	1c0e      	adds	r6, r1, #0
 800076c:	0a64      	lsrs	r4, r4, #9
 800076e:	0e3f      	lsrs	r7, r7, #24
 8000770:	0fc5      	lsrs	r5, r0, #31
 8000772:	2f00      	cmp	r7, #0
 8000774:	d03c      	beq.n	80007f0 <__aeabi_fdiv+0x94>
 8000776:	2fff      	cmp	r7, #255	@ 0xff
 8000778:	d042      	beq.n	8000800 <__aeabi_fdiv+0xa4>
 800077a:	2300      	movs	r3, #0
 800077c:	2280      	movs	r2, #128	@ 0x80
 800077e:	4699      	mov	r9, r3
 8000780:	469a      	mov	sl, r3
 8000782:	00e4      	lsls	r4, r4, #3
 8000784:	04d2      	lsls	r2, r2, #19
 8000786:	4314      	orrs	r4, r2
 8000788:	3f7f      	subs	r7, #127	@ 0x7f
 800078a:	0273      	lsls	r3, r6, #9
 800078c:	0a5b      	lsrs	r3, r3, #9
 800078e:	4698      	mov	r8, r3
 8000790:	0073      	lsls	r3, r6, #1
 8000792:	0e1b      	lsrs	r3, r3, #24
 8000794:	0ff6      	lsrs	r6, r6, #31
 8000796:	2b00      	cmp	r3, #0
 8000798:	d01b      	beq.n	80007d2 <__aeabi_fdiv+0x76>
 800079a:	2bff      	cmp	r3, #255	@ 0xff
 800079c:	d013      	beq.n	80007c6 <__aeabi_fdiv+0x6a>
 800079e:	4642      	mov	r2, r8
 80007a0:	2180      	movs	r1, #128	@ 0x80
 80007a2:	00d2      	lsls	r2, r2, #3
 80007a4:	04c9      	lsls	r1, r1, #19
 80007a6:	4311      	orrs	r1, r2
 80007a8:	4688      	mov	r8, r1
 80007aa:	2000      	movs	r0, #0
 80007ac:	3b7f      	subs	r3, #127	@ 0x7f
 80007ae:	0029      	movs	r1, r5
 80007b0:	1aff      	subs	r7, r7, r3
 80007b2:	464b      	mov	r3, r9
 80007b4:	4071      	eors	r1, r6
 80007b6:	b2c9      	uxtb	r1, r1
 80007b8:	2b0f      	cmp	r3, #15
 80007ba:	d900      	bls.n	80007be <__aeabi_fdiv+0x62>
 80007bc:	e0b5      	b.n	800092a <__aeabi_fdiv+0x1ce>
 80007be:	4a74      	ldr	r2, [pc, #464]	@ (8000990 <__aeabi_fdiv+0x234>)
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	58d3      	ldr	r3, [r2, r3]
 80007c4:	469f      	mov	pc, r3
 80007c6:	4643      	mov	r3, r8
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d13f      	bne.n	800084c <__aeabi_fdiv+0xf0>
 80007cc:	3fff      	subs	r7, #255	@ 0xff
 80007ce:	3302      	adds	r3, #2
 80007d0:	e003      	b.n	80007da <__aeabi_fdiv+0x7e>
 80007d2:	4643      	mov	r3, r8
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d12d      	bne.n	8000834 <__aeabi_fdiv+0xd8>
 80007d8:	2301      	movs	r3, #1
 80007da:	0029      	movs	r1, r5
 80007dc:	464a      	mov	r2, r9
 80007de:	4071      	eors	r1, r6
 80007e0:	b2c9      	uxtb	r1, r1
 80007e2:	431a      	orrs	r2, r3
 80007e4:	2a0e      	cmp	r2, #14
 80007e6:	d838      	bhi.n	800085a <__aeabi_fdiv+0xfe>
 80007e8:	486a      	ldr	r0, [pc, #424]	@ (8000994 <__aeabi_fdiv+0x238>)
 80007ea:	0092      	lsls	r2, r2, #2
 80007ec:	5882      	ldr	r2, [r0, r2]
 80007ee:	4697      	mov	pc, r2
 80007f0:	2c00      	cmp	r4, #0
 80007f2:	d113      	bne.n	800081c <__aeabi_fdiv+0xc0>
 80007f4:	2304      	movs	r3, #4
 80007f6:	4699      	mov	r9, r3
 80007f8:	3b03      	subs	r3, #3
 80007fa:	2700      	movs	r7, #0
 80007fc:	469a      	mov	sl, r3
 80007fe:	e7c4      	b.n	800078a <__aeabi_fdiv+0x2e>
 8000800:	2c00      	cmp	r4, #0
 8000802:	d105      	bne.n	8000810 <__aeabi_fdiv+0xb4>
 8000804:	2308      	movs	r3, #8
 8000806:	4699      	mov	r9, r3
 8000808:	3b06      	subs	r3, #6
 800080a:	27ff      	movs	r7, #255	@ 0xff
 800080c:	469a      	mov	sl, r3
 800080e:	e7bc      	b.n	800078a <__aeabi_fdiv+0x2e>
 8000810:	230c      	movs	r3, #12
 8000812:	4699      	mov	r9, r3
 8000814:	3b09      	subs	r3, #9
 8000816:	27ff      	movs	r7, #255	@ 0xff
 8000818:	469a      	mov	sl, r3
 800081a:	e7b6      	b.n	800078a <__aeabi_fdiv+0x2e>
 800081c:	0020      	movs	r0, r4
 800081e:	f002 f891 	bl	8002944 <__clzsi2>
 8000822:	2776      	movs	r7, #118	@ 0x76
 8000824:	1f43      	subs	r3, r0, #5
 8000826:	409c      	lsls	r4, r3
 8000828:	2300      	movs	r3, #0
 800082a:	427f      	negs	r7, r7
 800082c:	4699      	mov	r9, r3
 800082e:	469a      	mov	sl, r3
 8000830:	1a3f      	subs	r7, r7, r0
 8000832:	e7aa      	b.n	800078a <__aeabi_fdiv+0x2e>
 8000834:	4640      	mov	r0, r8
 8000836:	f002 f885 	bl	8002944 <__clzsi2>
 800083a:	4642      	mov	r2, r8
 800083c:	1f43      	subs	r3, r0, #5
 800083e:	409a      	lsls	r2, r3
 8000840:	2376      	movs	r3, #118	@ 0x76
 8000842:	425b      	negs	r3, r3
 8000844:	1a1b      	subs	r3, r3, r0
 8000846:	4690      	mov	r8, r2
 8000848:	2000      	movs	r0, #0
 800084a:	e7b0      	b.n	80007ae <__aeabi_fdiv+0x52>
 800084c:	2303      	movs	r3, #3
 800084e:	464a      	mov	r2, r9
 8000850:	431a      	orrs	r2, r3
 8000852:	4691      	mov	r9, r2
 8000854:	2003      	movs	r0, #3
 8000856:	33fc      	adds	r3, #252	@ 0xfc
 8000858:	e7a9      	b.n	80007ae <__aeabi_fdiv+0x52>
 800085a:	000d      	movs	r5, r1
 800085c:	20ff      	movs	r0, #255	@ 0xff
 800085e:	2200      	movs	r2, #0
 8000860:	05c0      	lsls	r0, r0, #23
 8000862:	07ed      	lsls	r5, r5, #31
 8000864:	4310      	orrs	r0, r2
 8000866:	4328      	orrs	r0, r5
 8000868:	bce0      	pop	{r5, r6, r7}
 800086a:	46ba      	mov	sl, r7
 800086c:	46b1      	mov	r9, r6
 800086e:	46a8      	mov	r8, r5
 8000870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000872:	000d      	movs	r5, r1
 8000874:	2000      	movs	r0, #0
 8000876:	2200      	movs	r2, #0
 8000878:	e7f2      	b.n	8000860 <__aeabi_fdiv+0x104>
 800087a:	4653      	mov	r3, sl
 800087c:	2b02      	cmp	r3, #2
 800087e:	d0ed      	beq.n	800085c <__aeabi_fdiv+0x100>
 8000880:	2b03      	cmp	r3, #3
 8000882:	d033      	beq.n	80008ec <__aeabi_fdiv+0x190>
 8000884:	46a0      	mov	r8, r4
 8000886:	2b01      	cmp	r3, #1
 8000888:	d105      	bne.n	8000896 <__aeabi_fdiv+0x13a>
 800088a:	2000      	movs	r0, #0
 800088c:	2200      	movs	r2, #0
 800088e:	e7e7      	b.n	8000860 <__aeabi_fdiv+0x104>
 8000890:	0035      	movs	r5, r6
 8000892:	2803      	cmp	r0, #3
 8000894:	d07a      	beq.n	800098c <__aeabi_fdiv+0x230>
 8000896:	003b      	movs	r3, r7
 8000898:	337f      	adds	r3, #127	@ 0x7f
 800089a:	2b00      	cmp	r3, #0
 800089c:	dd2d      	ble.n	80008fa <__aeabi_fdiv+0x19e>
 800089e:	4642      	mov	r2, r8
 80008a0:	0752      	lsls	r2, r2, #29
 80008a2:	d007      	beq.n	80008b4 <__aeabi_fdiv+0x158>
 80008a4:	220f      	movs	r2, #15
 80008a6:	4641      	mov	r1, r8
 80008a8:	400a      	ands	r2, r1
 80008aa:	2a04      	cmp	r2, #4
 80008ac:	d002      	beq.n	80008b4 <__aeabi_fdiv+0x158>
 80008ae:	2204      	movs	r2, #4
 80008b0:	4694      	mov	ip, r2
 80008b2:	44e0      	add	r8, ip
 80008b4:	4642      	mov	r2, r8
 80008b6:	0112      	lsls	r2, r2, #4
 80008b8:	d505      	bpl.n	80008c6 <__aeabi_fdiv+0x16a>
 80008ba:	4642      	mov	r2, r8
 80008bc:	4b36      	ldr	r3, [pc, #216]	@ (8000998 <__aeabi_fdiv+0x23c>)
 80008be:	401a      	ands	r2, r3
 80008c0:	003b      	movs	r3, r7
 80008c2:	4690      	mov	r8, r2
 80008c4:	3380      	adds	r3, #128	@ 0x80
 80008c6:	2bfe      	cmp	r3, #254	@ 0xfe
 80008c8:	dcc8      	bgt.n	800085c <__aeabi_fdiv+0x100>
 80008ca:	4642      	mov	r2, r8
 80008cc:	0192      	lsls	r2, r2, #6
 80008ce:	0a52      	lsrs	r2, r2, #9
 80008d0:	b2d8      	uxtb	r0, r3
 80008d2:	e7c5      	b.n	8000860 <__aeabi_fdiv+0x104>
 80008d4:	2280      	movs	r2, #128	@ 0x80
 80008d6:	2500      	movs	r5, #0
 80008d8:	20ff      	movs	r0, #255	@ 0xff
 80008da:	03d2      	lsls	r2, r2, #15
 80008dc:	e7c0      	b.n	8000860 <__aeabi_fdiv+0x104>
 80008de:	2280      	movs	r2, #128	@ 0x80
 80008e0:	03d2      	lsls	r2, r2, #15
 80008e2:	4214      	tst	r4, r2
 80008e4:	d002      	beq.n	80008ec <__aeabi_fdiv+0x190>
 80008e6:	4643      	mov	r3, r8
 80008e8:	4213      	tst	r3, r2
 80008ea:	d049      	beq.n	8000980 <__aeabi_fdiv+0x224>
 80008ec:	2280      	movs	r2, #128	@ 0x80
 80008ee:	03d2      	lsls	r2, r2, #15
 80008f0:	4322      	orrs	r2, r4
 80008f2:	0252      	lsls	r2, r2, #9
 80008f4:	20ff      	movs	r0, #255	@ 0xff
 80008f6:	0a52      	lsrs	r2, r2, #9
 80008f8:	e7b2      	b.n	8000860 <__aeabi_fdiv+0x104>
 80008fa:	2201      	movs	r2, #1
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	2b1b      	cmp	r3, #27
 8000900:	dcc3      	bgt.n	800088a <__aeabi_fdiv+0x12e>
 8000902:	4642      	mov	r2, r8
 8000904:	40da      	lsrs	r2, r3
 8000906:	4643      	mov	r3, r8
 8000908:	379e      	adds	r7, #158	@ 0x9e
 800090a:	40bb      	lsls	r3, r7
 800090c:	1e59      	subs	r1, r3, #1
 800090e:	418b      	sbcs	r3, r1
 8000910:	431a      	orrs	r2, r3
 8000912:	0753      	lsls	r3, r2, #29
 8000914:	d004      	beq.n	8000920 <__aeabi_fdiv+0x1c4>
 8000916:	230f      	movs	r3, #15
 8000918:	4013      	ands	r3, r2
 800091a:	2b04      	cmp	r3, #4
 800091c:	d000      	beq.n	8000920 <__aeabi_fdiv+0x1c4>
 800091e:	3204      	adds	r2, #4
 8000920:	0153      	lsls	r3, r2, #5
 8000922:	d529      	bpl.n	8000978 <__aeabi_fdiv+0x21c>
 8000924:	2001      	movs	r0, #1
 8000926:	2200      	movs	r2, #0
 8000928:	e79a      	b.n	8000860 <__aeabi_fdiv+0x104>
 800092a:	4642      	mov	r2, r8
 800092c:	0163      	lsls	r3, r4, #5
 800092e:	0155      	lsls	r5, r2, #5
 8000930:	42ab      	cmp	r3, r5
 8000932:	d215      	bcs.n	8000960 <__aeabi_fdiv+0x204>
 8000934:	201b      	movs	r0, #27
 8000936:	2200      	movs	r2, #0
 8000938:	3f01      	subs	r7, #1
 800093a:	2601      	movs	r6, #1
 800093c:	001c      	movs	r4, r3
 800093e:	0052      	lsls	r2, r2, #1
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	2c00      	cmp	r4, #0
 8000944:	db01      	blt.n	800094a <__aeabi_fdiv+0x1ee>
 8000946:	429d      	cmp	r5, r3
 8000948:	d801      	bhi.n	800094e <__aeabi_fdiv+0x1f2>
 800094a:	1b5b      	subs	r3, r3, r5
 800094c:	4332      	orrs	r2, r6
 800094e:	3801      	subs	r0, #1
 8000950:	2800      	cmp	r0, #0
 8000952:	d1f3      	bne.n	800093c <__aeabi_fdiv+0x1e0>
 8000954:	1e58      	subs	r0, r3, #1
 8000956:	4183      	sbcs	r3, r0
 8000958:	4313      	orrs	r3, r2
 800095a:	4698      	mov	r8, r3
 800095c:	000d      	movs	r5, r1
 800095e:	e79a      	b.n	8000896 <__aeabi_fdiv+0x13a>
 8000960:	201a      	movs	r0, #26
 8000962:	2201      	movs	r2, #1
 8000964:	1b5b      	subs	r3, r3, r5
 8000966:	e7e8      	b.n	800093a <__aeabi_fdiv+0x1de>
 8000968:	3b02      	subs	r3, #2
 800096a:	425a      	negs	r2, r3
 800096c:	4153      	adcs	r3, r2
 800096e:	425b      	negs	r3, r3
 8000970:	0035      	movs	r5, r6
 8000972:	2200      	movs	r2, #0
 8000974:	b2d8      	uxtb	r0, r3
 8000976:	e773      	b.n	8000860 <__aeabi_fdiv+0x104>
 8000978:	0192      	lsls	r2, r2, #6
 800097a:	2000      	movs	r0, #0
 800097c:	0a52      	lsrs	r2, r2, #9
 800097e:	e76f      	b.n	8000860 <__aeabi_fdiv+0x104>
 8000980:	431a      	orrs	r2, r3
 8000982:	0252      	lsls	r2, r2, #9
 8000984:	0035      	movs	r5, r6
 8000986:	20ff      	movs	r0, #255	@ 0xff
 8000988:	0a52      	lsrs	r2, r2, #9
 800098a:	e769      	b.n	8000860 <__aeabi_fdiv+0x104>
 800098c:	4644      	mov	r4, r8
 800098e:	e7ad      	b.n	80008ec <__aeabi_fdiv+0x190>
 8000990:	0800a168 	.word	0x0800a168
 8000994:	0800a1a8 	.word	0x0800a1a8
 8000998:	f7ffffff 	.word	0xf7ffffff

0800099c <__aeabi_i2f>:
 800099c:	b570      	push	{r4, r5, r6, lr}
 800099e:	2800      	cmp	r0, #0
 80009a0:	d013      	beq.n	80009ca <__aeabi_i2f+0x2e>
 80009a2:	17c3      	asrs	r3, r0, #31
 80009a4:	18c5      	adds	r5, r0, r3
 80009a6:	405d      	eors	r5, r3
 80009a8:	0fc4      	lsrs	r4, r0, #31
 80009aa:	0028      	movs	r0, r5
 80009ac:	f001 ffca 	bl	8002944 <__clzsi2>
 80009b0:	239e      	movs	r3, #158	@ 0x9e
 80009b2:	0001      	movs	r1, r0
 80009b4:	1a1b      	subs	r3, r3, r0
 80009b6:	2b96      	cmp	r3, #150	@ 0x96
 80009b8:	dc0f      	bgt.n	80009da <__aeabi_i2f+0x3e>
 80009ba:	2808      	cmp	r0, #8
 80009bc:	d034      	beq.n	8000a28 <__aeabi_i2f+0x8c>
 80009be:	3908      	subs	r1, #8
 80009c0:	408d      	lsls	r5, r1
 80009c2:	026d      	lsls	r5, r5, #9
 80009c4:	0a6d      	lsrs	r5, r5, #9
 80009c6:	b2d8      	uxtb	r0, r3
 80009c8:	e002      	b.n	80009d0 <__aeabi_i2f+0x34>
 80009ca:	2400      	movs	r4, #0
 80009cc:	2000      	movs	r0, #0
 80009ce:	2500      	movs	r5, #0
 80009d0:	05c0      	lsls	r0, r0, #23
 80009d2:	4328      	orrs	r0, r5
 80009d4:	07e4      	lsls	r4, r4, #31
 80009d6:	4320      	orrs	r0, r4
 80009d8:	bd70      	pop	{r4, r5, r6, pc}
 80009da:	2b99      	cmp	r3, #153	@ 0x99
 80009dc:	dc16      	bgt.n	8000a0c <__aeabi_i2f+0x70>
 80009de:	1f42      	subs	r2, r0, #5
 80009e0:	2805      	cmp	r0, #5
 80009e2:	d000      	beq.n	80009e6 <__aeabi_i2f+0x4a>
 80009e4:	4095      	lsls	r5, r2
 80009e6:	002a      	movs	r2, r5
 80009e8:	4811      	ldr	r0, [pc, #68]	@ (8000a30 <__aeabi_i2f+0x94>)
 80009ea:	4002      	ands	r2, r0
 80009ec:	076e      	lsls	r6, r5, #29
 80009ee:	d009      	beq.n	8000a04 <__aeabi_i2f+0x68>
 80009f0:	260f      	movs	r6, #15
 80009f2:	4035      	ands	r5, r6
 80009f4:	2d04      	cmp	r5, #4
 80009f6:	d005      	beq.n	8000a04 <__aeabi_i2f+0x68>
 80009f8:	3204      	adds	r2, #4
 80009fa:	0155      	lsls	r5, r2, #5
 80009fc:	d502      	bpl.n	8000a04 <__aeabi_i2f+0x68>
 80009fe:	239f      	movs	r3, #159	@ 0x9f
 8000a00:	4002      	ands	r2, r0
 8000a02:	1a5b      	subs	r3, r3, r1
 8000a04:	0192      	lsls	r2, r2, #6
 8000a06:	0a55      	lsrs	r5, r2, #9
 8000a08:	b2d8      	uxtb	r0, r3
 8000a0a:	e7e1      	b.n	80009d0 <__aeabi_i2f+0x34>
 8000a0c:	2205      	movs	r2, #5
 8000a0e:	1a12      	subs	r2, r2, r0
 8000a10:	0028      	movs	r0, r5
 8000a12:	40d0      	lsrs	r0, r2
 8000a14:	0002      	movs	r2, r0
 8000a16:	0008      	movs	r0, r1
 8000a18:	301b      	adds	r0, #27
 8000a1a:	4085      	lsls	r5, r0
 8000a1c:	0028      	movs	r0, r5
 8000a1e:	1e45      	subs	r5, r0, #1
 8000a20:	41a8      	sbcs	r0, r5
 8000a22:	4302      	orrs	r2, r0
 8000a24:	0015      	movs	r5, r2
 8000a26:	e7de      	b.n	80009e6 <__aeabi_i2f+0x4a>
 8000a28:	026d      	lsls	r5, r5, #9
 8000a2a:	2096      	movs	r0, #150	@ 0x96
 8000a2c:	0a6d      	lsrs	r5, r5, #9
 8000a2e:	e7cf      	b.n	80009d0 <__aeabi_i2f+0x34>
 8000a30:	fbffffff 	.word	0xfbffffff

08000a34 <__aeabi_dadd>:
 8000a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a36:	4657      	mov	r7, sl
 8000a38:	464e      	mov	r6, r9
 8000a3a:	4645      	mov	r5, r8
 8000a3c:	46de      	mov	lr, fp
 8000a3e:	b5e0      	push	{r5, r6, r7, lr}
 8000a40:	b083      	sub	sp, #12
 8000a42:	9000      	str	r0, [sp, #0]
 8000a44:	9101      	str	r1, [sp, #4]
 8000a46:	030c      	lsls	r4, r1, #12
 8000a48:	004f      	lsls	r7, r1, #1
 8000a4a:	0fce      	lsrs	r6, r1, #31
 8000a4c:	0a61      	lsrs	r1, r4, #9
 8000a4e:	9c00      	ldr	r4, [sp, #0]
 8000a50:	031d      	lsls	r5, r3, #12
 8000a52:	0f64      	lsrs	r4, r4, #29
 8000a54:	430c      	orrs	r4, r1
 8000a56:	9900      	ldr	r1, [sp, #0]
 8000a58:	9200      	str	r2, [sp, #0]
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	00c8      	lsls	r0, r1, #3
 8000a5e:	0059      	lsls	r1, r3, #1
 8000a60:	0d4b      	lsrs	r3, r1, #21
 8000a62:	4699      	mov	r9, r3
 8000a64:	9a00      	ldr	r2, [sp, #0]
 8000a66:	9b01      	ldr	r3, [sp, #4]
 8000a68:	0a6d      	lsrs	r5, r5, #9
 8000a6a:	0fd9      	lsrs	r1, r3, #31
 8000a6c:	0f53      	lsrs	r3, r2, #29
 8000a6e:	432b      	orrs	r3, r5
 8000a70:	469a      	mov	sl, r3
 8000a72:	9b00      	ldr	r3, [sp, #0]
 8000a74:	0d7f      	lsrs	r7, r7, #21
 8000a76:	00da      	lsls	r2, r3, #3
 8000a78:	4694      	mov	ip, r2
 8000a7a:	464a      	mov	r2, r9
 8000a7c:	46b0      	mov	r8, r6
 8000a7e:	1aba      	subs	r2, r7, r2
 8000a80:	428e      	cmp	r6, r1
 8000a82:	d100      	bne.n	8000a86 <__aeabi_dadd+0x52>
 8000a84:	e0b0      	b.n	8000be8 <__aeabi_dadd+0x1b4>
 8000a86:	2a00      	cmp	r2, #0
 8000a88:	dc00      	bgt.n	8000a8c <__aeabi_dadd+0x58>
 8000a8a:	e078      	b.n	8000b7e <__aeabi_dadd+0x14a>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	2900      	cmp	r1, #0
 8000a90:	d100      	bne.n	8000a94 <__aeabi_dadd+0x60>
 8000a92:	e0e9      	b.n	8000c68 <__aeabi_dadd+0x234>
 8000a94:	49c9      	ldr	r1, [pc, #804]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000a96:	428f      	cmp	r7, r1
 8000a98:	d100      	bne.n	8000a9c <__aeabi_dadd+0x68>
 8000a9a:	e195      	b.n	8000dc8 <__aeabi_dadd+0x394>
 8000a9c:	2501      	movs	r5, #1
 8000a9e:	2a38      	cmp	r2, #56	@ 0x38
 8000aa0:	dc16      	bgt.n	8000ad0 <__aeabi_dadd+0x9c>
 8000aa2:	2180      	movs	r1, #128	@ 0x80
 8000aa4:	4653      	mov	r3, sl
 8000aa6:	0409      	lsls	r1, r1, #16
 8000aa8:	430b      	orrs	r3, r1
 8000aaa:	469a      	mov	sl, r3
 8000aac:	2a1f      	cmp	r2, #31
 8000aae:	dd00      	ble.n	8000ab2 <__aeabi_dadd+0x7e>
 8000ab0:	e1e7      	b.n	8000e82 <__aeabi_dadd+0x44e>
 8000ab2:	2120      	movs	r1, #32
 8000ab4:	4655      	mov	r5, sl
 8000ab6:	1a8b      	subs	r3, r1, r2
 8000ab8:	4661      	mov	r1, ip
 8000aba:	409d      	lsls	r5, r3
 8000abc:	40d1      	lsrs	r1, r2
 8000abe:	430d      	orrs	r5, r1
 8000ac0:	4661      	mov	r1, ip
 8000ac2:	4099      	lsls	r1, r3
 8000ac4:	1e4b      	subs	r3, r1, #1
 8000ac6:	4199      	sbcs	r1, r3
 8000ac8:	4653      	mov	r3, sl
 8000aca:	40d3      	lsrs	r3, r2
 8000acc:	430d      	orrs	r5, r1
 8000ace:	1ae4      	subs	r4, r4, r3
 8000ad0:	1b45      	subs	r5, r0, r5
 8000ad2:	42a8      	cmp	r0, r5
 8000ad4:	4180      	sbcs	r0, r0
 8000ad6:	4240      	negs	r0, r0
 8000ad8:	1a24      	subs	r4, r4, r0
 8000ada:	0223      	lsls	r3, r4, #8
 8000adc:	d400      	bmi.n	8000ae0 <__aeabi_dadd+0xac>
 8000ade:	e10f      	b.n	8000d00 <__aeabi_dadd+0x2cc>
 8000ae0:	0264      	lsls	r4, r4, #9
 8000ae2:	0a64      	lsrs	r4, r4, #9
 8000ae4:	2c00      	cmp	r4, #0
 8000ae6:	d100      	bne.n	8000aea <__aeabi_dadd+0xb6>
 8000ae8:	e139      	b.n	8000d5e <__aeabi_dadd+0x32a>
 8000aea:	0020      	movs	r0, r4
 8000aec:	f001 ff2a 	bl	8002944 <__clzsi2>
 8000af0:	0003      	movs	r3, r0
 8000af2:	3b08      	subs	r3, #8
 8000af4:	2120      	movs	r1, #32
 8000af6:	0028      	movs	r0, r5
 8000af8:	1aca      	subs	r2, r1, r3
 8000afa:	40d0      	lsrs	r0, r2
 8000afc:	409c      	lsls	r4, r3
 8000afe:	0002      	movs	r2, r0
 8000b00:	409d      	lsls	r5, r3
 8000b02:	4322      	orrs	r2, r4
 8000b04:	429f      	cmp	r7, r3
 8000b06:	dd00      	ble.n	8000b0a <__aeabi_dadd+0xd6>
 8000b08:	e173      	b.n	8000df2 <__aeabi_dadd+0x3be>
 8000b0a:	1bd8      	subs	r0, r3, r7
 8000b0c:	3001      	adds	r0, #1
 8000b0e:	1a09      	subs	r1, r1, r0
 8000b10:	002c      	movs	r4, r5
 8000b12:	408d      	lsls	r5, r1
 8000b14:	40c4      	lsrs	r4, r0
 8000b16:	1e6b      	subs	r3, r5, #1
 8000b18:	419d      	sbcs	r5, r3
 8000b1a:	0013      	movs	r3, r2
 8000b1c:	40c2      	lsrs	r2, r0
 8000b1e:	408b      	lsls	r3, r1
 8000b20:	4325      	orrs	r5, r4
 8000b22:	2700      	movs	r7, #0
 8000b24:	0014      	movs	r4, r2
 8000b26:	431d      	orrs	r5, r3
 8000b28:	076b      	lsls	r3, r5, #29
 8000b2a:	d009      	beq.n	8000b40 <__aeabi_dadd+0x10c>
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	402b      	ands	r3, r5
 8000b30:	2b04      	cmp	r3, #4
 8000b32:	d005      	beq.n	8000b40 <__aeabi_dadd+0x10c>
 8000b34:	1d2b      	adds	r3, r5, #4
 8000b36:	42ab      	cmp	r3, r5
 8000b38:	41ad      	sbcs	r5, r5
 8000b3a:	426d      	negs	r5, r5
 8000b3c:	1964      	adds	r4, r4, r5
 8000b3e:	001d      	movs	r5, r3
 8000b40:	0223      	lsls	r3, r4, #8
 8000b42:	d400      	bmi.n	8000b46 <__aeabi_dadd+0x112>
 8000b44:	e12d      	b.n	8000da2 <__aeabi_dadd+0x36e>
 8000b46:	4a9d      	ldr	r2, [pc, #628]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000b48:	3701      	adds	r7, #1
 8000b4a:	4297      	cmp	r7, r2
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_dadd+0x11c>
 8000b4e:	e0d3      	b.n	8000cf8 <__aeabi_dadd+0x2c4>
 8000b50:	4646      	mov	r6, r8
 8000b52:	499b      	ldr	r1, [pc, #620]	@ (8000dc0 <__aeabi_dadd+0x38c>)
 8000b54:	08ed      	lsrs	r5, r5, #3
 8000b56:	4021      	ands	r1, r4
 8000b58:	074a      	lsls	r2, r1, #29
 8000b5a:	432a      	orrs	r2, r5
 8000b5c:	057c      	lsls	r4, r7, #21
 8000b5e:	024d      	lsls	r5, r1, #9
 8000b60:	0b2d      	lsrs	r5, r5, #12
 8000b62:	0d64      	lsrs	r4, r4, #21
 8000b64:	0524      	lsls	r4, r4, #20
 8000b66:	432c      	orrs	r4, r5
 8000b68:	07f6      	lsls	r6, r6, #31
 8000b6a:	4334      	orrs	r4, r6
 8000b6c:	0010      	movs	r0, r2
 8000b6e:	0021      	movs	r1, r4
 8000b70:	b003      	add	sp, #12
 8000b72:	bcf0      	pop	{r4, r5, r6, r7}
 8000b74:	46bb      	mov	fp, r7
 8000b76:	46b2      	mov	sl, r6
 8000b78:	46a9      	mov	r9, r5
 8000b7a:	46a0      	mov	r8, r4
 8000b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b7e:	2a00      	cmp	r2, #0
 8000b80:	d100      	bne.n	8000b84 <__aeabi_dadd+0x150>
 8000b82:	e084      	b.n	8000c8e <__aeabi_dadd+0x25a>
 8000b84:	464a      	mov	r2, r9
 8000b86:	1bd2      	subs	r2, r2, r7
 8000b88:	2f00      	cmp	r7, #0
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_dadd+0x15a>
 8000b8c:	e16d      	b.n	8000e6a <__aeabi_dadd+0x436>
 8000b8e:	0025      	movs	r5, r4
 8000b90:	4305      	orrs	r5, r0
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x162>
 8000b94:	e127      	b.n	8000de6 <__aeabi_dadd+0x3b2>
 8000b96:	1e56      	subs	r6, r2, #1
 8000b98:	2a01      	cmp	r2, #1
 8000b9a:	d100      	bne.n	8000b9e <__aeabi_dadd+0x16a>
 8000b9c:	e23b      	b.n	8001016 <__aeabi_dadd+0x5e2>
 8000b9e:	4d87      	ldr	r5, [pc, #540]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000ba0:	42aa      	cmp	r2, r5
 8000ba2:	d100      	bne.n	8000ba6 <__aeabi_dadd+0x172>
 8000ba4:	e26a      	b.n	800107c <__aeabi_dadd+0x648>
 8000ba6:	2501      	movs	r5, #1
 8000ba8:	2e38      	cmp	r6, #56	@ 0x38
 8000baa:	dc12      	bgt.n	8000bd2 <__aeabi_dadd+0x19e>
 8000bac:	0032      	movs	r2, r6
 8000bae:	2a1f      	cmp	r2, #31
 8000bb0:	dd00      	ble.n	8000bb4 <__aeabi_dadd+0x180>
 8000bb2:	e1f8      	b.n	8000fa6 <__aeabi_dadd+0x572>
 8000bb4:	2620      	movs	r6, #32
 8000bb6:	0025      	movs	r5, r4
 8000bb8:	1ab6      	subs	r6, r6, r2
 8000bba:	0007      	movs	r7, r0
 8000bbc:	4653      	mov	r3, sl
 8000bbe:	40b0      	lsls	r0, r6
 8000bc0:	40d4      	lsrs	r4, r2
 8000bc2:	40b5      	lsls	r5, r6
 8000bc4:	40d7      	lsrs	r7, r2
 8000bc6:	1e46      	subs	r6, r0, #1
 8000bc8:	41b0      	sbcs	r0, r6
 8000bca:	1b1b      	subs	r3, r3, r4
 8000bcc:	469a      	mov	sl, r3
 8000bce:	433d      	orrs	r5, r7
 8000bd0:	4305      	orrs	r5, r0
 8000bd2:	4662      	mov	r2, ip
 8000bd4:	1b55      	subs	r5, r2, r5
 8000bd6:	45ac      	cmp	ip, r5
 8000bd8:	4192      	sbcs	r2, r2
 8000bda:	4653      	mov	r3, sl
 8000bdc:	4252      	negs	r2, r2
 8000bde:	000e      	movs	r6, r1
 8000be0:	464f      	mov	r7, r9
 8000be2:	4688      	mov	r8, r1
 8000be4:	1a9c      	subs	r4, r3, r2
 8000be6:	e778      	b.n	8000ada <__aeabi_dadd+0xa6>
 8000be8:	2a00      	cmp	r2, #0
 8000bea:	dc00      	bgt.n	8000bee <__aeabi_dadd+0x1ba>
 8000bec:	e08e      	b.n	8000d0c <__aeabi_dadd+0x2d8>
 8000bee:	4649      	mov	r1, r9
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	d175      	bne.n	8000ce0 <__aeabi_dadd+0x2ac>
 8000bf4:	4661      	mov	r1, ip
 8000bf6:	4653      	mov	r3, sl
 8000bf8:	4319      	orrs	r1, r3
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x1ca>
 8000bfc:	e0f6      	b.n	8000dec <__aeabi_dadd+0x3b8>
 8000bfe:	1e51      	subs	r1, r2, #1
 8000c00:	2a01      	cmp	r2, #1
 8000c02:	d100      	bne.n	8000c06 <__aeabi_dadd+0x1d2>
 8000c04:	e191      	b.n	8000f2a <__aeabi_dadd+0x4f6>
 8000c06:	4d6d      	ldr	r5, [pc, #436]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000c08:	42aa      	cmp	r2, r5
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dadd+0x1da>
 8000c0c:	e0dc      	b.n	8000dc8 <__aeabi_dadd+0x394>
 8000c0e:	2501      	movs	r5, #1
 8000c10:	2938      	cmp	r1, #56	@ 0x38
 8000c12:	dc14      	bgt.n	8000c3e <__aeabi_dadd+0x20a>
 8000c14:	000a      	movs	r2, r1
 8000c16:	2a1f      	cmp	r2, #31
 8000c18:	dd00      	ble.n	8000c1c <__aeabi_dadd+0x1e8>
 8000c1a:	e1a2      	b.n	8000f62 <__aeabi_dadd+0x52e>
 8000c1c:	2120      	movs	r1, #32
 8000c1e:	4653      	mov	r3, sl
 8000c20:	1a89      	subs	r1, r1, r2
 8000c22:	408b      	lsls	r3, r1
 8000c24:	001d      	movs	r5, r3
 8000c26:	4663      	mov	r3, ip
 8000c28:	40d3      	lsrs	r3, r2
 8000c2a:	431d      	orrs	r5, r3
 8000c2c:	4663      	mov	r3, ip
 8000c2e:	408b      	lsls	r3, r1
 8000c30:	0019      	movs	r1, r3
 8000c32:	1e4b      	subs	r3, r1, #1
 8000c34:	4199      	sbcs	r1, r3
 8000c36:	4653      	mov	r3, sl
 8000c38:	40d3      	lsrs	r3, r2
 8000c3a:	430d      	orrs	r5, r1
 8000c3c:	18e4      	adds	r4, r4, r3
 8000c3e:	182d      	adds	r5, r5, r0
 8000c40:	4285      	cmp	r5, r0
 8000c42:	4180      	sbcs	r0, r0
 8000c44:	4240      	negs	r0, r0
 8000c46:	1824      	adds	r4, r4, r0
 8000c48:	0223      	lsls	r3, r4, #8
 8000c4a:	d559      	bpl.n	8000d00 <__aeabi_dadd+0x2cc>
 8000c4c:	4b5b      	ldr	r3, [pc, #364]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000c4e:	3701      	adds	r7, #1
 8000c50:	429f      	cmp	r7, r3
 8000c52:	d051      	beq.n	8000cf8 <__aeabi_dadd+0x2c4>
 8000c54:	2101      	movs	r1, #1
 8000c56:	4b5a      	ldr	r3, [pc, #360]	@ (8000dc0 <__aeabi_dadd+0x38c>)
 8000c58:	086a      	lsrs	r2, r5, #1
 8000c5a:	401c      	ands	r4, r3
 8000c5c:	4029      	ands	r1, r5
 8000c5e:	430a      	orrs	r2, r1
 8000c60:	07e5      	lsls	r5, r4, #31
 8000c62:	4315      	orrs	r5, r2
 8000c64:	0864      	lsrs	r4, r4, #1
 8000c66:	e75f      	b.n	8000b28 <__aeabi_dadd+0xf4>
 8000c68:	4661      	mov	r1, ip
 8000c6a:	4653      	mov	r3, sl
 8000c6c:	4319      	orrs	r1, r3
 8000c6e:	d100      	bne.n	8000c72 <__aeabi_dadd+0x23e>
 8000c70:	e0bc      	b.n	8000dec <__aeabi_dadd+0x3b8>
 8000c72:	1e51      	subs	r1, r2, #1
 8000c74:	2a01      	cmp	r2, #1
 8000c76:	d100      	bne.n	8000c7a <__aeabi_dadd+0x246>
 8000c78:	e164      	b.n	8000f44 <__aeabi_dadd+0x510>
 8000c7a:	4d50      	ldr	r5, [pc, #320]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000c7c:	42aa      	cmp	r2, r5
 8000c7e:	d100      	bne.n	8000c82 <__aeabi_dadd+0x24e>
 8000c80:	e16a      	b.n	8000f58 <__aeabi_dadd+0x524>
 8000c82:	2501      	movs	r5, #1
 8000c84:	2938      	cmp	r1, #56	@ 0x38
 8000c86:	dd00      	ble.n	8000c8a <__aeabi_dadd+0x256>
 8000c88:	e722      	b.n	8000ad0 <__aeabi_dadd+0x9c>
 8000c8a:	000a      	movs	r2, r1
 8000c8c:	e70e      	b.n	8000aac <__aeabi_dadd+0x78>
 8000c8e:	4a4d      	ldr	r2, [pc, #308]	@ (8000dc4 <__aeabi_dadd+0x390>)
 8000c90:	1c7d      	adds	r5, r7, #1
 8000c92:	4215      	tst	r5, r2
 8000c94:	d000      	beq.n	8000c98 <__aeabi_dadd+0x264>
 8000c96:	e0d0      	b.n	8000e3a <__aeabi_dadd+0x406>
 8000c98:	0025      	movs	r5, r4
 8000c9a:	4662      	mov	r2, ip
 8000c9c:	4653      	mov	r3, sl
 8000c9e:	4305      	orrs	r5, r0
 8000ca0:	431a      	orrs	r2, r3
 8000ca2:	2f00      	cmp	r7, #0
 8000ca4:	d000      	beq.n	8000ca8 <__aeabi_dadd+0x274>
 8000ca6:	e137      	b.n	8000f18 <__aeabi_dadd+0x4e4>
 8000ca8:	2d00      	cmp	r5, #0
 8000caa:	d100      	bne.n	8000cae <__aeabi_dadd+0x27a>
 8000cac:	e1a8      	b.n	8001000 <__aeabi_dadd+0x5cc>
 8000cae:	2a00      	cmp	r2, #0
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_dadd+0x280>
 8000cb2:	e16a      	b.n	8000f8a <__aeabi_dadd+0x556>
 8000cb4:	4663      	mov	r3, ip
 8000cb6:	1ac5      	subs	r5, r0, r3
 8000cb8:	4653      	mov	r3, sl
 8000cba:	1ae2      	subs	r2, r4, r3
 8000cbc:	42a8      	cmp	r0, r5
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	425b      	negs	r3, r3
 8000cc2:	1ad3      	subs	r3, r2, r3
 8000cc4:	021a      	lsls	r2, r3, #8
 8000cc6:	d400      	bmi.n	8000cca <__aeabi_dadd+0x296>
 8000cc8:	e203      	b.n	80010d2 <__aeabi_dadd+0x69e>
 8000cca:	4663      	mov	r3, ip
 8000ccc:	1a1d      	subs	r5, r3, r0
 8000cce:	45ac      	cmp	ip, r5
 8000cd0:	4192      	sbcs	r2, r2
 8000cd2:	4653      	mov	r3, sl
 8000cd4:	4252      	negs	r2, r2
 8000cd6:	1b1c      	subs	r4, r3, r4
 8000cd8:	000e      	movs	r6, r1
 8000cda:	4688      	mov	r8, r1
 8000cdc:	1aa4      	subs	r4, r4, r2
 8000cde:	e723      	b.n	8000b28 <__aeabi_dadd+0xf4>
 8000ce0:	4936      	ldr	r1, [pc, #216]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000ce2:	428f      	cmp	r7, r1
 8000ce4:	d070      	beq.n	8000dc8 <__aeabi_dadd+0x394>
 8000ce6:	2501      	movs	r5, #1
 8000ce8:	2a38      	cmp	r2, #56	@ 0x38
 8000cea:	dca8      	bgt.n	8000c3e <__aeabi_dadd+0x20a>
 8000cec:	2180      	movs	r1, #128	@ 0x80
 8000cee:	4653      	mov	r3, sl
 8000cf0:	0409      	lsls	r1, r1, #16
 8000cf2:	430b      	orrs	r3, r1
 8000cf4:	469a      	mov	sl, r3
 8000cf6:	e78e      	b.n	8000c16 <__aeabi_dadd+0x1e2>
 8000cf8:	003c      	movs	r4, r7
 8000cfa:	2500      	movs	r5, #0
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	e731      	b.n	8000b64 <__aeabi_dadd+0x130>
 8000d00:	2307      	movs	r3, #7
 8000d02:	402b      	ands	r3, r5
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d000      	beq.n	8000d0a <__aeabi_dadd+0x2d6>
 8000d08:	e710      	b.n	8000b2c <__aeabi_dadd+0xf8>
 8000d0a:	e093      	b.n	8000e34 <__aeabi_dadd+0x400>
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	d074      	beq.n	8000dfa <__aeabi_dadd+0x3c6>
 8000d10:	464a      	mov	r2, r9
 8000d12:	1bd2      	subs	r2, r2, r7
 8000d14:	2f00      	cmp	r7, #0
 8000d16:	d100      	bne.n	8000d1a <__aeabi_dadd+0x2e6>
 8000d18:	e0c7      	b.n	8000eaa <__aeabi_dadd+0x476>
 8000d1a:	4928      	ldr	r1, [pc, #160]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000d1c:	4589      	cmp	r9, r1
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_dadd+0x2ee>
 8000d20:	e185      	b.n	800102e <__aeabi_dadd+0x5fa>
 8000d22:	2501      	movs	r5, #1
 8000d24:	2a38      	cmp	r2, #56	@ 0x38
 8000d26:	dc12      	bgt.n	8000d4e <__aeabi_dadd+0x31a>
 8000d28:	2180      	movs	r1, #128	@ 0x80
 8000d2a:	0409      	lsls	r1, r1, #16
 8000d2c:	430c      	orrs	r4, r1
 8000d2e:	2a1f      	cmp	r2, #31
 8000d30:	dd00      	ble.n	8000d34 <__aeabi_dadd+0x300>
 8000d32:	e1ab      	b.n	800108c <__aeabi_dadd+0x658>
 8000d34:	2120      	movs	r1, #32
 8000d36:	0025      	movs	r5, r4
 8000d38:	1a89      	subs	r1, r1, r2
 8000d3a:	0007      	movs	r7, r0
 8000d3c:	4088      	lsls	r0, r1
 8000d3e:	408d      	lsls	r5, r1
 8000d40:	40d7      	lsrs	r7, r2
 8000d42:	1e41      	subs	r1, r0, #1
 8000d44:	4188      	sbcs	r0, r1
 8000d46:	40d4      	lsrs	r4, r2
 8000d48:	433d      	orrs	r5, r7
 8000d4a:	4305      	orrs	r5, r0
 8000d4c:	44a2      	add	sl, r4
 8000d4e:	4465      	add	r5, ip
 8000d50:	4565      	cmp	r5, ip
 8000d52:	4192      	sbcs	r2, r2
 8000d54:	4252      	negs	r2, r2
 8000d56:	4452      	add	r2, sl
 8000d58:	0014      	movs	r4, r2
 8000d5a:	464f      	mov	r7, r9
 8000d5c:	e774      	b.n	8000c48 <__aeabi_dadd+0x214>
 8000d5e:	0028      	movs	r0, r5
 8000d60:	f001 fdf0 	bl	8002944 <__clzsi2>
 8000d64:	0003      	movs	r3, r0
 8000d66:	3318      	adds	r3, #24
 8000d68:	2b1f      	cmp	r3, #31
 8000d6a:	dc00      	bgt.n	8000d6e <__aeabi_dadd+0x33a>
 8000d6c:	e6c2      	b.n	8000af4 <__aeabi_dadd+0xc0>
 8000d6e:	002a      	movs	r2, r5
 8000d70:	3808      	subs	r0, #8
 8000d72:	4082      	lsls	r2, r0
 8000d74:	429f      	cmp	r7, r3
 8000d76:	dd00      	ble.n	8000d7a <__aeabi_dadd+0x346>
 8000d78:	e0a9      	b.n	8000ece <__aeabi_dadd+0x49a>
 8000d7a:	1bdb      	subs	r3, r3, r7
 8000d7c:	1c58      	adds	r0, r3, #1
 8000d7e:	281f      	cmp	r0, #31
 8000d80:	dc00      	bgt.n	8000d84 <__aeabi_dadd+0x350>
 8000d82:	e1ac      	b.n	80010de <__aeabi_dadd+0x6aa>
 8000d84:	0015      	movs	r5, r2
 8000d86:	3b1f      	subs	r3, #31
 8000d88:	40dd      	lsrs	r5, r3
 8000d8a:	2820      	cmp	r0, #32
 8000d8c:	d005      	beq.n	8000d9a <__aeabi_dadd+0x366>
 8000d8e:	2340      	movs	r3, #64	@ 0x40
 8000d90:	1a1b      	subs	r3, r3, r0
 8000d92:	409a      	lsls	r2, r3
 8000d94:	1e53      	subs	r3, r2, #1
 8000d96:	419a      	sbcs	r2, r3
 8000d98:	4315      	orrs	r5, r2
 8000d9a:	2307      	movs	r3, #7
 8000d9c:	2700      	movs	r7, #0
 8000d9e:	402b      	ands	r3, r5
 8000da0:	e7b0      	b.n	8000d04 <__aeabi_dadd+0x2d0>
 8000da2:	08ed      	lsrs	r5, r5, #3
 8000da4:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <__aeabi_dadd+0x388>)
 8000da6:	0762      	lsls	r2, r4, #29
 8000da8:	432a      	orrs	r2, r5
 8000daa:	08e4      	lsrs	r4, r4, #3
 8000dac:	429f      	cmp	r7, r3
 8000dae:	d00f      	beq.n	8000dd0 <__aeabi_dadd+0x39c>
 8000db0:	0324      	lsls	r4, r4, #12
 8000db2:	0b25      	lsrs	r5, r4, #12
 8000db4:	057c      	lsls	r4, r7, #21
 8000db6:	0d64      	lsrs	r4, r4, #21
 8000db8:	e6d4      	b.n	8000b64 <__aeabi_dadd+0x130>
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	000007ff 	.word	0x000007ff
 8000dc0:	ff7fffff 	.word	0xff7fffff
 8000dc4:	000007fe 	.word	0x000007fe
 8000dc8:	08c0      	lsrs	r0, r0, #3
 8000dca:	0762      	lsls	r2, r4, #29
 8000dcc:	4302      	orrs	r2, r0
 8000dce:	08e4      	lsrs	r4, r4, #3
 8000dd0:	0013      	movs	r3, r2
 8000dd2:	4323      	orrs	r3, r4
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_dadd+0x3a4>
 8000dd6:	e186      	b.n	80010e6 <__aeabi_dadd+0x6b2>
 8000dd8:	2580      	movs	r5, #128	@ 0x80
 8000dda:	032d      	lsls	r5, r5, #12
 8000ddc:	4325      	orrs	r5, r4
 8000dde:	032d      	lsls	r5, r5, #12
 8000de0:	4cc3      	ldr	r4, [pc, #780]	@ (80010f0 <__aeabi_dadd+0x6bc>)
 8000de2:	0b2d      	lsrs	r5, r5, #12
 8000de4:	e6be      	b.n	8000b64 <__aeabi_dadd+0x130>
 8000de6:	4660      	mov	r0, ip
 8000de8:	4654      	mov	r4, sl
 8000dea:	000e      	movs	r6, r1
 8000dec:	0017      	movs	r7, r2
 8000dee:	08c5      	lsrs	r5, r0, #3
 8000df0:	e7d8      	b.n	8000da4 <__aeabi_dadd+0x370>
 8000df2:	4cc0      	ldr	r4, [pc, #768]	@ (80010f4 <__aeabi_dadd+0x6c0>)
 8000df4:	1aff      	subs	r7, r7, r3
 8000df6:	4014      	ands	r4, r2
 8000df8:	e696      	b.n	8000b28 <__aeabi_dadd+0xf4>
 8000dfa:	4abf      	ldr	r2, [pc, #764]	@ (80010f8 <__aeabi_dadd+0x6c4>)
 8000dfc:	1c79      	adds	r1, r7, #1
 8000dfe:	4211      	tst	r1, r2
 8000e00:	d16b      	bne.n	8000eda <__aeabi_dadd+0x4a6>
 8000e02:	0022      	movs	r2, r4
 8000e04:	4302      	orrs	r2, r0
 8000e06:	2f00      	cmp	r7, #0
 8000e08:	d000      	beq.n	8000e0c <__aeabi_dadd+0x3d8>
 8000e0a:	e0db      	b.n	8000fc4 <__aeabi_dadd+0x590>
 8000e0c:	2a00      	cmp	r2, #0
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_dadd+0x3de>
 8000e10:	e12d      	b.n	800106e <__aeabi_dadd+0x63a>
 8000e12:	4662      	mov	r2, ip
 8000e14:	4653      	mov	r3, sl
 8000e16:	431a      	orrs	r2, r3
 8000e18:	d100      	bne.n	8000e1c <__aeabi_dadd+0x3e8>
 8000e1a:	e0b6      	b.n	8000f8a <__aeabi_dadd+0x556>
 8000e1c:	4663      	mov	r3, ip
 8000e1e:	18c5      	adds	r5, r0, r3
 8000e20:	4285      	cmp	r5, r0
 8000e22:	4180      	sbcs	r0, r0
 8000e24:	4454      	add	r4, sl
 8000e26:	4240      	negs	r0, r0
 8000e28:	1824      	adds	r4, r4, r0
 8000e2a:	0223      	lsls	r3, r4, #8
 8000e2c:	d502      	bpl.n	8000e34 <__aeabi_dadd+0x400>
 8000e2e:	000f      	movs	r7, r1
 8000e30:	4bb0      	ldr	r3, [pc, #704]	@ (80010f4 <__aeabi_dadd+0x6c0>)
 8000e32:	401c      	ands	r4, r3
 8000e34:	003a      	movs	r2, r7
 8000e36:	0028      	movs	r0, r5
 8000e38:	e7d8      	b.n	8000dec <__aeabi_dadd+0x3b8>
 8000e3a:	4662      	mov	r2, ip
 8000e3c:	1a85      	subs	r5, r0, r2
 8000e3e:	42a8      	cmp	r0, r5
 8000e40:	4192      	sbcs	r2, r2
 8000e42:	4653      	mov	r3, sl
 8000e44:	4252      	negs	r2, r2
 8000e46:	4691      	mov	r9, r2
 8000e48:	1ae3      	subs	r3, r4, r3
 8000e4a:	001a      	movs	r2, r3
 8000e4c:	464b      	mov	r3, r9
 8000e4e:	1ad2      	subs	r2, r2, r3
 8000e50:	0013      	movs	r3, r2
 8000e52:	4691      	mov	r9, r2
 8000e54:	021a      	lsls	r2, r3, #8
 8000e56:	d454      	bmi.n	8000f02 <__aeabi_dadd+0x4ce>
 8000e58:	464a      	mov	r2, r9
 8000e5a:	464c      	mov	r4, r9
 8000e5c:	432a      	orrs	r2, r5
 8000e5e:	d000      	beq.n	8000e62 <__aeabi_dadd+0x42e>
 8000e60:	e640      	b.n	8000ae4 <__aeabi_dadd+0xb0>
 8000e62:	2600      	movs	r6, #0
 8000e64:	2400      	movs	r4, #0
 8000e66:	2500      	movs	r5, #0
 8000e68:	e67c      	b.n	8000b64 <__aeabi_dadd+0x130>
 8000e6a:	4da1      	ldr	r5, [pc, #644]	@ (80010f0 <__aeabi_dadd+0x6bc>)
 8000e6c:	45a9      	cmp	r9, r5
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_dadd+0x43e>
 8000e70:	e090      	b.n	8000f94 <__aeabi_dadd+0x560>
 8000e72:	2501      	movs	r5, #1
 8000e74:	2a38      	cmp	r2, #56	@ 0x38
 8000e76:	dd00      	ble.n	8000e7a <__aeabi_dadd+0x446>
 8000e78:	e6ab      	b.n	8000bd2 <__aeabi_dadd+0x19e>
 8000e7a:	2580      	movs	r5, #128	@ 0x80
 8000e7c:	042d      	lsls	r5, r5, #16
 8000e7e:	432c      	orrs	r4, r5
 8000e80:	e695      	b.n	8000bae <__aeabi_dadd+0x17a>
 8000e82:	0011      	movs	r1, r2
 8000e84:	4655      	mov	r5, sl
 8000e86:	3920      	subs	r1, #32
 8000e88:	40cd      	lsrs	r5, r1
 8000e8a:	46a9      	mov	r9, r5
 8000e8c:	2a20      	cmp	r2, #32
 8000e8e:	d006      	beq.n	8000e9e <__aeabi_dadd+0x46a>
 8000e90:	2140      	movs	r1, #64	@ 0x40
 8000e92:	4653      	mov	r3, sl
 8000e94:	1a8a      	subs	r2, r1, r2
 8000e96:	4093      	lsls	r3, r2
 8000e98:	4662      	mov	r2, ip
 8000e9a:	431a      	orrs	r2, r3
 8000e9c:	4694      	mov	ip, r2
 8000e9e:	4665      	mov	r5, ip
 8000ea0:	1e6b      	subs	r3, r5, #1
 8000ea2:	419d      	sbcs	r5, r3
 8000ea4:	464b      	mov	r3, r9
 8000ea6:	431d      	orrs	r5, r3
 8000ea8:	e612      	b.n	8000ad0 <__aeabi_dadd+0x9c>
 8000eaa:	0021      	movs	r1, r4
 8000eac:	4301      	orrs	r1, r0
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_dadd+0x47e>
 8000eb0:	e0c4      	b.n	800103c <__aeabi_dadd+0x608>
 8000eb2:	1e51      	subs	r1, r2, #1
 8000eb4:	2a01      	cmp	r2, #1
 8000eb6:	d100      	bne.n	8000eba <__aeabi_dadd+0x486>
 8000eb8:	e0fb      	b.n	80010b2 <__aeabi_dadd+0x67e>
 8000eba:	4d8d      	ldr	r5, [pc, #564]	@ (80010f0 <__aeabi_dadd+0x6bc>)
 8000ebc:	42aa      	cmp	r2, r5
 8000ebe:	d100      	bne.n	8000ec2 <__aeabi_dadd+0x48e>
 8000ec0:	e0b5      	b.n	800102e <__aeabi_dadd+0x5fa>
 8000ec2:	2501      	movs	r5, #1
 8000ec4:	2938      	cmp	r1, #56	@ 0x38
 8000ec6:	dd00      	ble.n	8000eca <__aeabi_dadd+0x496>
 8000ec8:	e741      	b.n	8000d4e <__aeabi_dadd+0x31a>
 8000eca:	000a      	movs	r2, r1
 8000ecc:	e72f      	b.n	8000d2e <__aeabi_dadd+0x2fa>
 8000ece:	4c89      	ldr	r4, [pc, #548]	@ (80010f4 <__aeabi_dadd+0x6c0>)
 8000ed0:	1aff      	subs	r7, r7, r3
 8000ed2:	4014      	ands	r4, r2
 8000ed4:	0762      	lsls	r2, r4, #29
 8000ed6:	08e4      	lsrs	r4, r4, #3
 8000ed8:	e76a      	b.n	8000db0 <__aeabi_dadd+0x37c>
 8000eda:	4a85      	ldr	r2, [pc, #532]	@ (80010f0 <__aeabi_dadd+0x6bc>)
 8000edc:	4291      	cmp	r1, r2
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_dadd+0x4ae>
 8000ee0:	e0e3      	b.n	80010aa <__aeabi_dadd+0x676>
 8000ee2:	4663      	mov	r3, ip
 8000ee4:	18c2      	adds	r2, r0, r3
 8000ee6:	4282      	cmp	r2, r0
 8000ee8:	4180      	sbcs	r0, r0
 8000eea:	0023      	movs	r3, r4
 8000eec:	4240      	negs	r0, r0
 8000eee:	4453      	add	r3, sl
 8000ef0:	181b      	adds	r3, r3, r0
 8000ef2:	07dd      	lsls	r5, r3, #31
 8000ef4:	085c      	lsrs	r4, r3, #1
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	0852      	lsrs	r2, r2, #1
 8000efa:	4315      	orrs	r5, r2
 8000efc:	000f      	movs	r7, r1
 8000efe:	402b      	ands	r3, r5
 8000f00:	e700      	b.n	8000d04 <__aeabi_dadd+0x2d0>
 8000f02:	4663      	mov	r3, ip
 8000f04:	1a1d      	subs	r5, r3, r0
 8000f06:	45ac      	cmp	ip, r5
 8000f08:	4192      	sbcs	r2, r2
 8000f0a:	4653      	mov	r3, sl
 8000f0c:	4252      	negs	r2, r2
 8000f0e:	1b1c      	subs	r4, r3, r4
 8000f10:	000e      	movs	r6, r1
 8000f12:	4688      	mov	r8, r1
 8000f14:	1aa4      	subs	r4, r4, r2
 8000f16:	e5e5      	b.n	8000ae4 <__aeabi_dadd+0xb0>
 8000f18:	2d00      	cmp	r5, #0
 8000f1a:	d000      	beq.n	8000f1e <__aeabi_dadd+0x4ea>
 8000f1c:	e091      	b.n	8001042 <__aeabi_dadd+0x60e>
 8000f1e:	2a00      	cmp	r2, #0
 8000f20:	d138      	bne.n	8000f94 <__aeabi_dadd+0x560>
 8000f22:	2480      	movs	r4, #128	@ 0x80
 8000f24:	2600      	movs	r6, #0
 8000f26:	0324      	lsls	r4, r4, #12
 8000f28:	e756      	b.n	8000dd8 <__aeabi_dadd+0x3a4>
 8000f2a:	4663      	mov	r3, ip
 8000f2c:	18c5      	adds	r5, r0, r3
 8000f2e:	4285      	cmp	r5, r0
 8000f30:	4180      	sbcs	r0, r0
 8000f32:	4454      	add	r4, sl
 8000f34:	4240      	negs	r0, r0
 8000f36:	1824      	adds	r4, r4, r0
 8000f38:	2701      	movs	r7, #1
 8000f3a:	0223      	lsls	r3, r4, #8
 8000f3c:	d400      	bmi.n	8000f40 <__aeabi_dadd+0x50c>
 8000f3e:	e6df      	b.n	8000d00 <__aeabi_dadd+0x2cc>
 8000f40:	2702      	movs	r7, #2
 8000f42:	e687      	b.n	8000c54 <__aeabi_dadd+0x220>
 8000f44:	4663      	mov	r3, ip
 8000f46:	1ac5      	subs	r5, r0, r3
 8000f48:	42a8      	cmp	r0, r5
 8000f4a:	4180      	sbcs	r0, r0
 8000f4c:	4653      	mov	r3, sl
 8000f4e:	4240      	negs	r0, r0
 8000f50:	1ae4      	subs	r4, r4, r3
 8000f52:	2701      	movs	r7, #1
 8000f54:	1a24      	subs	r4, r4, r0
 8000f56:	e5c0      	b.n	8000ada <__aeabi_dadd+0xa6>
 8000f58:	0762      	lsls	r2, r4, #29
 8000f5a:	08c0      	lsrs	r0, r0, #3
 8000f5c:	4302      	orrs	r2, r0
 8000f5e:	08e4      	lsrs	r4, r4, #3
 8000f60:	e736      	b.n	8000dd0 <__aeabi_dadd+0x39c>
 8000f62:	0011      	movs	r1, r2
 8000f64:	4653      	mov	r3, sl
 8000f66:	3920      	subs	r1, #32
 8000f68:	40cb      	lsrs	r3, r1
 8000f6a:	4699      	mov	r9, r3
 8000f6c:	2a20      	cmp	r2, #32
 8000f6e:	d006      	beq.n	8000f7e <__aeabi_dadd+0x54a>
 8000f70:	2140      	movs	r1, #64	@ 0x40
 8000f72:	4653      	mov	r3, sl
 8000f74:	1a8a      	subs	r2, r1, r2
 8000f76:	4093      	lsls	r3, r2
 8000f78:	4662      	mov	r2, ip
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	4694      	mov	ip, r2
 8000f7e:	4665      	mov	r5, ip
 8000f80:	1e6b      	subs	r3, r5, #1
 8000f82:	419d      	sbcs	r5, r3
 8000f84:	464b      	mov	r3, r9
 8000f86:	431d      	orrs	r5, r3
 8000f88:	e659      	b.n	8000c3e <__aeabi_dadd+0x20a>
 8000f8a:	0762      	lsls	r2, r4, #29
 8000f8c:	08c0      	lsrs	r0, r0, #3
 8000f8e:	4302      	orrs	r2, r0
 8000f90:	08e4      	lsrs	r4, r4, #3
 8000f92:	e70d      	b.n	8000db0 <__aeabi_dadd+0x37c>
 8000f94:	4653      	mov	r3, sl
 8000f96:	075a      	lsls	r2, r3, #29
 8000f98:	4663      	mov	r3, ip
 8000f9a:	08d8      	lsrs	r0, r3, #3
 8000f9c:	4653      	mov	r3, sl
 8000f9e:	000e      	movs	r6, r1
 8000fa0:	4302      	orrs	r2, r0
 8000fa2:	08dc      	lsrs	r4, r3, #3
 8000fa4:	e714      	b.n	8000dd0 <__aeabi_dadd+0x39c>
 8000fa6:	0015      	movs	r5, r2
 8000fa8:	0026      	movs	r6, r4
 8000faa:	3d20      	subs	r5, #32
 8000fac:	40ee      	lsrs	r6, r5
 8000fae:	2a20      	cmp	r2, #32
 8000fb0:	d003      	beq.n	8000fba <__aeabi_dadd+0x586>
 8000fb2:	2540      	movs	r5, #64	@ 0x40
 8000fb4:	1aaa      	subs	r2, r5, r2
 8000fb6:	4094      	lsls	r4, r2
 8000fb8:	4320      	orrs	r0, r4
 8000fba:	1e42      	subs	r2, r0, #1
 8000fbc:	4190      	sbcs	r0, r2
 8000fbe:	0005      	movs	r5, r0
 8000fc0:	4335      	orrs	r5, r6
 8000fc2:	e606      	b.n	8000bd2 <__aeabi_dadd+0x19e>
 8000fc4:	2a00      	cmp	r2, #0
 8000fc6:	d07c      	beq.n	80010c2 <__aeabi_dadd+0x68e>
 8000fc8:	4662      	mov	r2, ip
 8000fca:	4653      	mov	r3, sl
 8000fcc:	08c0      	lsrs	r0, r0, #3
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_dadd+0x5a0>
 8000fd2:	e6fa      	b.n	8000dca <__aeabi_dadd+0x396>
 8000fd4:	0762      	lsls	r2, r4, #29
 8000fd6:	4310      	orrs	r0, r2
 8000fd8:	2280      	movs	r2, #128	@ 0x80
 8000fda:	08e4      	lsrs	r4, r4, #3
 8000fdc:	0312      	lsls	r2, r2, #12
 8000fde:	4214      	tst	r4, r2
 8000fe0:	d008      	beq.n	8000ff4 <__aeabi_dadd+0x5c0>
 8000fe2:	08d9      	lsrs	r1, r3, #3
 8000fe4:	4211      	tst	r1, r2
 8000fe6:	d105      	bne.n	8000ff4 <__aeabi_dadd+0x5c0>
 8000fe8:	4663      	mov	r3, ip
 8000fea:	08d8      	lsrs	r0, r3, #3
 8000fec:	4653      	mov	r3, sl
 8000fee:	000c      	movs	r4, r1
 8000ff0:	075b      	lsls	r3, r3, #29
 8000ff2:	4318      	orrs	r0, r3
 8000ff4:	0f42      	lsrs	r2, r0, #29
 8000ff6:	00c0      	lsls	r0, r0, #3
 8000ff8:	08c0      	lsrs	r0, r0, #3
 8000ffa:	0752      	lsls	r2, r2, #29
 8000ffc:	4302      	orrs	r2, r0
 8000ffe:	e6e7      	b.n	8000dd0 <__aeabi_dadd+0x39c>
 8001000:	2a00      	cmp	r2, #0
 8001002:	d100      	bne.n	8001006 <__aeabi_dadd+0x5d2>
 8001004:	e72d      	b.n	8000e62 <__aeabi_dadd+0x42e>
 8001006:	4663      	mov	r3, ip
 8001008:	08d8      	lsrs	r0, r3, #3
 800100a:	4653      	mov	r3, sl
 800100c:	075a      	lsls	r2, r3, #29
 800100e:	000e      	movs	r6, r1
 8001010:	4302      	orrs	r2, r0
 8001012:	08dc      	lsrs	r4, r3, #3
 8001014:	e6cc      	b.n	8000db0 <__aeabi_dadd+0x37c>
 8001016:	4663      	mov	r3, ip
 8001018:	1a1d      	subs	r5, r3, r0
 800101a:	45ac      	cmp	ip, r5
 800101c:	4192      	sbcs	r2, r2
 800101e:	4653      	mov	r3, sl
 8001020:	4252      	negs	r2, r2
 8001022:	1b1c      	subs	r4, r3, r4
 8001024:	000e      	movs	r6, r1
 8001026:	4688      	mov	r8, r1
 8001028:	1aa4      	subs	r4, r4, r2
 800102a:	3701      	adds	r7, #1
 800102c:	e555      	b.n	8000ada <__aeabi_dadd+0xa6>
 800102e:	4663      	mov	r3, ip
 8001030:	08d9      	lsrs	r1, r3, #3
 8001032:	4653      	mov	r3, sl
 8001034:	075a      	lsls	r2, r3, #29
 8001036:	430a      	orrs	r2, r1
 8001038:	08dc      	lsrs	r4, r3, #3
 800103a:	e6c9      	b.n	8000dd0 <__aeabi_dadd+0x39c>
 800103c:	4660      	mov	r0, ip
 800103e:	4654      	mov	r4, sl
 8001040:	e6d4      	b.n	8000dec <__aeabi_dadd+0x3b8>
 8001042:	08c0      	lsrs	r0, r0, #3
 8001044:	2a00      	cmp	r2, #0
 8001046:	d100      	bne.n	800104a <__aeabi_dadd+0x616>
 8001048:	e6bf      	b.n	8000dca <__aeabi_dadd+0x396>
 800104a:	0762      	lsls	r2, r4, #29
 800104c:	4310      	orrs	r0, r2
 800104e:	2280      	movs	r2, #128	@ 0x80
 8001050:	08e4      	lsrs	r4, r4, #3
 8001052:	0312      	lsls	r2, r2, #12
 8001054:	4214      	tst	r4, r2
 8001056:	d0cd      	beq.n	8000ff4 <__aeabi_dadd+0x5c0>
 8001058:	08dd      	lsrs	r5, r3, #3
 800105a:	4215      	tst	r5, r2
 800105c:	d1ca      	bne.n	8000ff4 <__aeabi_dadd+0x5c0>
 800105e:	4663      	mov	r3, ip
 8001060:	08d8      	lsrs	r0, r3, #3
 8001062:	4653      	mov	r3, sl
 8001064:	075b      	lsls	r3, r3, #29
 8001066:	000e      	movs	r6, r1
 8001068:	002c      	movs	r4, r5
 800106a:	4318      	orrs	r0, r3
 800106c:	e7c2      	b.n	8000ff4 <__aeabi_dadd+0x5c0>
 800106e:	4663      	mov	r3, ip
 8001070:	08d9      	lsrs	r1, r3, #3
 8001072:	4653      	mov	r3, sl
 8001074:	075a      	lsls	r2, r3, #29
 8001076:	430a      	orrs	r2, r1
 8001078:	08dc      	lsrs	r4, r3, #3
 800107a:	e699      	b.n	8000db0 <__aeabi_dadd+0x37c>
 800107c:	4663      	mov	r3, ip
 800107e:	08d8      	lsrs	r0, r3, #3
 8001080:	4653      	mov	r3, sl
 8001082:	075a      	lsls	r2, r3, #29
 8001084:	000e      	movs	r6, r1
 8001086:	4302      	orrs	r2, r0
 8001088:	08dc      	lsrs	r4, r3, #3
 800108a:	e6a1      	b.n	8000dd0 <__aeabi_dadd+0x39c>
 800108c:	0011      	movs	r1, r2
 800108e:	0027      	movs	r7, r4
 8001090:	3920      	subs	r1, #32
 8001092:	40cf      	lsrs	r7, r1
 8001094:	2a20      	cmp	r2, #32
 8001096:	d003      	beq.n	80010a0 <__aeabi_dadd+0x66c>
 8001098:	2140      	movs	r1, #64	@ 0x40
 800109a:	1a8a      	subs	r2, r1, r2
 800109c:	4094      	lsls	r4, r2
 800109e:	4320      	orrs	r0, r4
 80010a0:	1e42      	subs	r2, r0, #1
 80010a2:	4190      	sbcs	r0, r2
 80010a4:	0005      	movs	r5, r0
 80010a6:	433d      	orrs	r5, r7
 80010a8:	e651      	b.n	8000d4e <__aeabi_dadd+0x31a>
 80010aa:	000c      	movs	r4, r1
 80010ac:	2500      	movs	r5, #0
 80010ae:	2200      	movs	r2, #0
 80010b0:	e558      	b.n	8000b64 <__aeabi_dadd+0x130>
 80010b2:	4460      	add	r0, ip
 80010b4:	4560      	cmp	r0, ip
 80010b6:	4192      	sbcs	r2, r2
 80010b8:	4454      	add	r4, sl
 80010ba:	4252      	negs	r2, r2
 80010bc:	0005      	movs	r5, r0
 80010be:	18a4      	adds	r4, r4, r2
 80010c0:	e73a      	b.n	8000f38 <__aeabi_dadd+0x504>
 80010c2:	4653      	mov	r3, sl
 80010c4:	075a      	lsls	r2, r3, #29
 80010c6:	4663      	mov	r3, ip
 80010c8:	08d9      	lsrs	r1, r3, #3
 80010ca:	4653      	mov	r3, sl
 80010cc:	430a      	orrs	r2, r1
 80010ce:	08dc      	lsrs	r4, r3, #3
 80010d0:	e67e      	b.n	8000dd0 <__aeabi_dadd+0x39c>
 80010d2:	001a      	movs	r2, r3
 80010d4:	001c      	movs	r4, r3
 80010d6:	432a      	orrs	r2, r5
 80010d8:	d000      	beq.n	80010dc <__aeabi_dadd+0x6a8>
 80010da:	e6ab      	b.n	8000e34 <__aeabi_dadd+0x400>
 80010dc:	e6c1      	b.n	8000e62 <__aeabi_dadd+0x42e>
 80010de:	2120      	movs	r1, #32
 80010e0:	2500      	movs	r5, #0
 80010e2:	1a09      	subs	r1, r1, r0
 80010e4:	e519      	b.n	8000b1a <__aeabi_dadd+0xe6>
 80010e6:	2200      	movs	r2, #0
 80010e8:	2500      	movs	r5, #0
 80010ea:	4c01      	ldr	r4, [pc, #4]	@ (80010f0 <__aeabi_dadd+0x6bc>)
 80010ec:	e53a      	b.n	8000b64 <__aeabi_dadd+0x130>
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	000007ff 	.word	0x000007ff
 80010f4:	ff7fffff 	.word	0xff7fffff
 80010f8:	000007fe 	.word	0x000007fe

080010fc <__aeabi_ddiv>:
 80010fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010fe:	46de      	mov	lr, fp
 8001100:	4645      	mov	r5, r8
 8001102:	4657      	mov	r7, sl
 8001104:	464e      	mov	r6, r9
 8001106:	b5e0      	push	{r5, r6, r7, lr}
 8001108:	b087      	sub	sp, #28
 800110a:	9200      	str	r2, [sp, #0]
 800110c:	9301      	str	r3, [sp, #4]
 800110e:	030b      	lsls	r3, r1, #12
 8001110:	0b1b      	lsrs	r3, r3, #12
 8001112:	469b      	mov	fp, r3
 8001114:	0fca      	lsrs	r2, r1, #31
 8001116:	004b      	lsls	r3, r1, #1
 8001118:	0004      	movs	r4, r0
 800111a:	4680      	mov	r8, r0
 800111c:	0d5b      	lsrs	r3, r3, #21
 800111e:	9202      	str	r2, [sp, #8]
 8001120:	d100      	bne.n	8001124 <__aeabi_ddiv+0x28>
 8001122:	e16a      	b.n	80013fa <__aeabi_ddiv+0x2fe>
 8001124:	4ad4      	ldr	r2, [pc, #848]	@ (8001478 <__aeabi_ddiv+0x37c>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d100      	bne.n	800112c <__aeabi_ddiv+0x30>
 800112a:	e18c      	b.n	8001446 <__aeabi_ddiv+0x34a>
 800112c:	4659      	mov	r1, fp
 800112e:	0f42      	lsrs	r2, r0, #29
 8001130:	00c9      	lsls	r1, r1, #3
 8001132:	430a      	orrs	r2, r1
 8001134:	2180      	movs	r1, #128	@ 0x80
 8001136:	0409      	lsls	r1, r1, #16
 8001138:	4311      	orrs	r1, r2
 800113a:	00c2      	lsls	r2, r0, #3
 800113c:	4690      	mov	r8, r2
 800113e:	4acf      	ldr	r2, [pc, #828]	@ (800147c <__aeabi_ddiv+0x380>)
 8001140:	4689      	mov	r9, r1
 8001142:	4692      	mov	sl, r2
 8001144:	449a      	add	sl, r3
 8001146:	2300      	movs	r3, #0
 8001148:	2400      	movs	r4, #0
 800114a:	9303      	str	r3, [sp, #12]
 800114c:	9e00      	ldr	r6, [sp, #0]
 800114e:	9f01      	ldr	r7, [sp, #4]
 8001150:	033b      	lsls	r3, r7, #12
 8001152:	0b1b      	lsrs	r3, r3, #12
 8001154:	469b      	mov	fp, r3
 8001156:	007b      	lsls	r3, r7, #1
 8001158:	0030      	movs	r0, r6
 800115a:	0d5b      	lsrs	r3, r3, #21
 800115c:	0ffd      	lsrs	r5, r7, #31
 800115e:	2b00      	cmp	r3, #0
 8001160:	d100      	bne.n	8001164 <__aeabi_ddiv+0x68>
 8001162:	e128      	b.n	80013b6 <__aeabi_ddiv+0x2ba>
 8001164:	4ac4      	ldr	r2, [pc, #784]	@ (8001478 <__aeabi_ddiv+0x37c>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d100      	bne.n	800116c <__aeabi_ddiv+0x70>
 800116a:	e177      	b.n	800145c <__aeabi_ddiv+0x360>
 800116c:	4659      	mov	r1, fp
 800116e:	0f72      	lsrs	r2, r6, #29
 8001170:	00c9      	lsls	r1, r1, #3
 8001172:	430a      	orrs	r2, r1
 8001174:	2180      	movs	r1, #128	@ 0x80
 8001176:	0409      	lsls	r1, r1, #16
 8001178:	4311      	orrs	r1, r2
 800117a:	468b      	mov	fp, r1
 800117c:	49bf      	ldr	r1, [pc, #764]	@ (800147c <__aeabi_ddiv+0x380>)
 800117e:	00f2      	lsls	r2, r6, #3
 8001180:	468c      	mov	ip, r1
 8001182:	4651      	mov	r1, sl
 8001184:	4463      	add	r3, ip
 8001186:	1acb      	subs	r3, r1, r3
 8001188:	469a      	mov	sl, r3
 800118a:	2300      	movs	r3, #0
 800118c:	9e02      	ldr	r6, [sp, #8]
 800118e:	406e      	eors	r6, r5
 8001190:	2c0f      	cmp	r4, #15
 8001192:	d827      	bhi.n	80011e4 <__aeabi_ddiv+0xe8>
 8001194:	49ba      	ldr	r1, [pc, #744]	@ (8001480 <__aeabi_ddiv+0x384>)
 8001196:	00a4      	lsls	r4, r4, #2
 8001198:	5909      	ldr	r1, [r1, r4]
 800119a:	468f      	mov	pc, r1
 800119c:	46cb      	mov	fp, r9
 800119e:	4642      	mov	r2, r8
 80011a0:	9e02      	ldr	r6, [sp, #8]
 80011a2:	9b03      	ldr	r3, [sp, #12]
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d016      	beq.n	80011d6 <__aeabi_ddiv+0xda>
 80011a8:	2b03      	cmp	r3, #3
 80011aa:	d100      	bne.n	80011ae <__aeabi_ddiv+0xb2>
 80011ac:	e2a6      	b.n	80016fc <__aeabi_ddiv+0x600>
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d000      	beq.n	80011b4 <__aeabi_ddiv+0xb8>
 80011b2:	e0df      	b.n	8001374 <__aeabi_ddiv+0x278>
 80011b4:	2200      	movs	r2, #0
 80011b6:	2300      	movs	r3, #0
 80011b8:	2400      	movs	r4, #0
 80011ba:	4690      	mov	r8, r2
 80011bc:	051b      	lsls	r3, r3, #20
 80011be:	4323      	orrs	r3, r4
 80011c0:	07f6      	lsls	r6, r6, #31
 80011c2:	4333      	orrs	r3, r6
 80011c4:	4640      	mov	r0, r8
 80011c6:	0019      	movs	r1, r3
 80011c8:	b007      	add	sp, #28
 80011ca:	bcf0      	pop	{r4, r5, r6, r7}
 80011cc:	46bb      	mov	fp, r7
 80011ce:	46b2      	mov	sl, r6
 80011d0:	46a9      	mov	r9, r5
 80011d2:	46a0      	mov	r8, r4
 80011d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d6:	2200      	movs	r2, #0
 80011d8:	2400      	movs	r4, #0
 80011da:	4690      	mov	r8, r2
 80011dc:	4ba6      	ldr	r3, [pc, #664]	@ (8001478 <__aeabi_ddiv+0x37c>)
 80011de:	e7ed      	b.n	80011bc <__aeabi_ddiv+0xc0>
 80011e0:	002e      	movs	r6, r5
 80011e2:	e7df      	b.n	80011a4 <__aeabi_ddiv+0xa8>
 80011e4:	45cb      	cmp	fp, r9
 80011e6:	d200      	bcs.n	80011ea <__aeabi_ddiv+0xee>
 80011e8:	e1d4      	b.n	8001594 <__aeabi_ddiv+0x498>
 80011ea:	d100      	bne.n	80011ee <__aeabi_ddiv+0xf2>
 80011ec:	e1cf      	b.n	800158e <__aeabi_ddiv+0x492>
 80011ee:	2301      	movs	r3, #1
 80011f0:	425b      	negs	r3, r3
 80011f2:	469c      	mov	ip, r3
 80011f4:	4644      	mov	r4, r8
 80011f6:	4648      	mov	r0, r9
 80011f8:	2700      	movs	r7, #0
 80011fa:	44e2      	add	sl, ip
 80011fc:	465b      	mov	r3, fp
 80011fe:	0e15      	lsrs	r5, r2, #24
 8001200:	021b      	lsls	r3, r3, #8
 8001202:	431d      	orrs	r5, r3
 8001204:	0c19      	lsrs	r1, r3, #16
 8001206:	042b      	lsls	r3, r5, #16
 8001208:	0212      	lsls	r2, r2, #8
 800120a:	9500      	str	r5, [sp, #0]
 800120c:	0c1d      	lsrs	r5, r3, #16
 800120e:	4691      	mov	r9, r2
 8001210:	9102      	str	r1, [sp, #8]
 8001212:	9503      	str	r5, [sp, #12]
 8001214:	f7ff f81a 	bl	800024c <__aeabi_uidivmod>
 8001218:	0002      	movs	r2, r0
 800121a:	436a      	muls	r2, r5
 800121c:	040b      	lsls	r3, r1, #16
 800121e:	0c21      	lsrs	r1, r4, #16
 8001220:	4680      	mov	r8, r0
 8001222:	4319      	orrs	r1, r3
 8001224:	428a      	cmp	r2, r1
 8001226:	d909      	bls.n	800123c <__aeabi_ddiv+0x140>
 8001228:	9d00      	ldr	r5, [sp, #0]
 800122a:	2301      	movs	r3, #1
 800122c:	46ac      	mov	ip, r5
 800122e:	425b      	negs	r3, r3
 8001230:	4461      	add	r1, ip
 8001232:	469c      	mov	ip, r3
 8001234:	44e0      	add	r8, ip
 8001236:	428d      	cmp	r5, r1
 8001238:	d800      	bhi.n	800123c <__aeabi_ddiv+0x140>
 800123a:	e1fb      	b.n	8001634 <__aeabi_ddiv+0x538>
 800123c:	1a88      	subs	r0, r1, r2
 800123e:	9902      	ldr	r1, [sp, #8]
 8001240:	f7ff f804 	bl	800024c <__aeabi_uidivmod>
 8001244:	9a03      	ldr	r2, [sp, #12]
 8001246:	0424      	lsls	r4, r4, #16
 8001248:	4342      	muls	r2, r0
 800124a:	0409      	lsls	r1, r1, #16
 800124c:	0c24      	lsrs	r4, r4, #16
 800124e:	0003      	movs	r3, r0
 8001250:	430c      	orrs	r4, r1
 8001252:	42a2      	cmp	r2, r4
 8001254:	d906      	bls.n	8001264 <__aeabi_ddiv+0x168>
 8001256:	9900      	ldr	r1, [sp, #0]
 8001258:	3b01      	subs	r3, #1
 800125a:	468c      	mov	ip, r1
 800125c:	4464      	add	r4, ip
 800125e:	42a1      	cmp	r1, r4
 8001260:	d800      	bhi.n	8001264 <__aeabi_ddiv+0x168>
 8001262:	e1e1      	b.n	8001628 <__aeabi_ddiv+0x52c>
 8001264:	1aa0      	subs	r0, r4, r2
 8001266:	4642      	mov	r2, r8
 8001268:	0412      	lsls	r2, r2, #16
 800126a:	431a      	orrs	r2, r3
 800126c:	4693      	mov	fp, r2
 800126e:	464b      	mov	r3, r9
 8001270:	4659      	mov	r1, fp
 8001272:	0c1b      	lsrs	r3, r3, #16
 8001274:	001d      	movs	r5, r3
 8001276:	9304      	str	r3, [sp, #16]
 8001278:	040b      	lsls	r3, r1, #16
 800127a:	4649      	mov	r1, r9
 800127c:	0409      	lsls	r1, r1, #16
 800127e:	0c09      	lsrs	r1, r1, #16
 8001280:	000c      	movs	r4, r1
 8001282:	0c1b      	lsrs	r3, r3, #16
 8001284:	435c      	muls	r4, r3
 8001286:	0c12      	lsrs	r2, r2, #16
 8001288:	436b      	muls	r3, r5
 800128a:	4688      	mov	r8, r1
 800128c:	4351      	muls	r1, r2
 800128e:	436a      	muls	r2, r5
 8001290:	0c25      	lsrs	r5, r4, #16
 8001292:	46ac      	mov	ip, r5
 8001294:	185b      	adds	r3, r3, r1
 8001296:	4463      	add	r3, ip
 8001298:	4299      	cmp	r1, r3
 800129a:	d903      	bls.n	80012a4 <__aeabi_ddiv+0x1a8>
 800129c:	2180      	movs	r1, #128	@ 0x80
 800129e:	0249      	lsls	r1, r1, #9
 80012a0:	468c      	mov	ip, r1
 80012a2:	4462      	add	r2, ip
 80012a4:	0c19      	lsrs	r1, r3, #16
 80012a6:	0424      	lsls	r4, r4, #16
 80012a8:	041b      	lsls	r3, r3, #16
 80012aa:	0c24      	lsrs	r4, r4, #16
 80012ac:	188a      	adds	r2, r1, r2
 80012ae:	191c      	adds	r4, r3, r4
 80012b0:	4290      	cmp	r0, r2
 80012b2:	d302      	bcc.n	80012ba <__aeabi_ddiv+0x1be>
 80012b4:	d116      	bne.n	80012e4 <__aeabi_ddiv+0x1e8>
 80012b6:	42a7      	cmp	r7, r4
 80012b8:	d214      	bcs.n	80012e4 <__aeabi_ddiv+0x1e8>
 80012ba:	465b      	mov	r3, fp
 80012bc:	9d00      	ldr	r5, [sp, #0]
 80012be:	3b01      	subs	r3, #1
 80012c0:	444f      	add	r7, r9
 80012c2:	9305      	str	r3, [sp, #20]
 80012c4:	454f      	cmp	r7, r9
 80012c6:	419b      	sbcs	r3, r3
 80012c8:	46ac      	mov	ip, r5
 80012ca:	425b      	negs	r3, r3
 80012cc:	4463      	add	r3, ip
 80012ce:	18c0      	adds	r0, r0, r3
 80012d0:	4285      	cmp	r5, r0
 80012d2:	d300      	bcc.n	80012d6 <__aeabi_ddiv+0x1da>
 80012d4:	e1a1      	b.n	800161a <__aeabi_ddiv+0x51e>
 80012d6:	4282      	cmp	r2, r0
 80012d8:	d900      	bls.n	80012dc <__aeabi_ddiv+0x1e0>
 80012da:	e1f6      	b.n	80016ca <__aeabi_ddiv+0x5ce>
 80012dc:	d100      	bne.n	80012e0 <__aeabi_ddiv+0x1e4>
 80012de:	e1f1      	b.n	80016c4 <__aeabi_ddiv+0x5c8>
 80012e0:	9b05      	ldr	r3, [sp, #20]
 80012e2:	469b      	mov	fp, r3
 80012e4:	1b3c      	subs	r4, r7, r4
 80012e6:	42a7      	cmp	r7, r4
 80012e8:	41bf      	sbcs	r7, r7
 80012ea:	9d00      	ldr	r5, [sp, #0]
 80012ec:	1a80      	subs	r0, r0, r2
 80012ee:	427f      	negs	r7, r7
 80012f0:	1bc0      	subs	r0, r0, r7
 80012f2:	4285      	cmp	r5, r0
 80012f4:	d100      	bne.n	80012f8 <__aeabi_ddiv+0x1fc>
 80012f6:	e1d0      	b.n	800169a <__aeabi_ddiv+0x59e>
 80012f8:	9902      	ldr	r1, [sp, #8]
 80012fa:	f7fe ffa7 	bl	800024c <__aeabi_uidivmod>
 80012fe:	9a03      	ldr	r2, [sp, #12]
 8001300:	040b      	lsls	r3, r1, #16
 8001302:	4342      	muls	r2, r0
 8001304:	0c21      	lsrs	r1, r4, #16
 8001306:	0007      	movs	r7, r0
 8001308:	4319      	orrs	r1, r3
 800130a:	428a      	cmp	r2, r1
 800130c:	d900      	bls.n	8001310 <__aeabi_ddiv+0x214>
 800130e:	e178      	b.n	8001602 <__aeabi_ddiv+0x506>
 8001310:	1a88      	subs	r0, r1, r2
 8001312:	9902      	ldr	r1, [sp, #8]
 8001314:	f7fe ff9a 	bl	800024c <__aeabi_uidivmod>
 8001318:	9a03      	ldr	r2, [sp, #12]
 800131a:	0424      	lsls	r4, r4, #16
 800131c:	4342      	muls	r2, r0
 800131e:	0409      	lsls	r1, r1, #16
 8001320:	0c24      	lsrs	r4, r4, #16
 8001322:	0003      	movs	r3, r0
 8001324:	430c      	orrs	r4, r1
 8001326:	42a2      	cmp	r2, r4
 8001328:	d900      	bls.n	800132c <__aeabi_ddiv+0x230>
 800132a:	e15d      	b.n	80015e8 <__aeabi_ddiv+0x4ec>
 800132c:	4641      	mov	r1, r8
 800132e:	1aa4      	subs	r4, r4, r2
 8001330:	043a      	lsls	r2, r7, #16
 8001332:	431a      	orrs	r2, r3
 8001334:	9d04      	ldr	r5, [sp, #16]
 8001336:	0413      	lsls	r3, r2, #16
 8001338:	0c1b      	lsrs	r3, r3, #16
 800133a:	4359      	muls	r1, r3
 800133c:	4647      	mov	r7, r8
 800133e:	436b      	muls	r3, r5
 8001340:	469c      	mov	ip, r3
 8001342:	0c10      	lsrs	r0, r2, #16
 8001344:	4347      	muls	r7, r0
 8001346:	0c0b      	lsrs	r3, r1, #16
 8001348:	44bc      	add	ip, r7
 800134a:	4463      	add	r3, ip
 800134c:	4368      	muls	r0, r5
 800134e:	429f      	cmp	r7, r3
 8001350:	d903      	bls.n	800135a <__aeabi_ddiv+0x25e>
 8001352:	2580      	movs	r5, #128	@ 0x80
 8001354:	026d      	lsls	r5, r5, #9
 8001356:	46ac      	mov	ip, r5
 8001358:	4460      	add	r0, ip
 800135a:	0c1f      	lsrs	r7, r3, #16
 800135c:	0409      	lsls	r1, r1, #16
 800135e:	041b      	lsls	r3, r3, #16
 8001360:	0c09      	lsrs	r1, r1, #16
 8001362:	183f      	adds	r7, r7, r0
 8001364:	185b      	adds	r3, r3, r1
 8001366:	42bc      	cmp	r4, r7
 8001368:	d200      	bcs.n	800136c <__aeabi_ddiv+0x270>
 800136a:	e102      	b.n	8001572 <__aeabi_ddiv+0x476>
 800136c:	d100      	bne.n	8001370 <__aeabi_ddiv+0x274>
 800136e:	e0fd      	b.n	800156c <__aeabi_ddiv+0x470>
 8001370:	2301      	movs	r3, #1
 8001372:	431a      	orrs	r2, r3
 8001374:	4b43      	ldr	r3, [pc, #268]	@ (8001484 <__aeabi_ddiv+0x388>)
 8001376:	4453      	add	r3, sl
 8001378:	2b00      	cmp	r3, #0
 800137a:	dc00      	bgt.n	800137e <__aeabi_ddiv+0x282>
 800137c:	e0ae      	b.n	80014dc <__aeabi_ddiv+0x3e0>
 800137e:	0751      	lsls	r1, r2, #29
 8001380:	d000      	beq.n	8001384 <__aeabi_ddiv+0x288>
 8001382:	e198      	b.n	80016b6 <__aeabi_ddiv+0x5ba>
 8001384:	4659      	mov	r1, fp
 8001386:	01c9      	lsls	r1, r1, #7
 8001388:	d506      	bpl.n	8001398 <__aeabi_ddiv+0x29c>
 800138a:	4659      	mov	r1, fp
 800138c:	4b3e      	ldr	r3, [pc, #248]	@ (8001488 <__aeabi_ddiv+0x38c>)
 800138e:	4019      	ands	r1, r3
 8001390:	2380      	movs	r3, #128	@ 0x80
 8001392:	468b      	mov	fp, r1
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	4453      	add	r3, sl
 8001398:	493c      	ldr	r1, [pc, #240]	@ (800148c <__aeabi_ddiv+0x390>)
 800139a:	428b      	cmp	r3, r1
 800139c:	dd00      	ble.n	80013a0 <__aeabi_ddiv+0x2a4>
 800139e:	e71a      	b.n	80011d6 <__aeabi_ddiv+0xda>
 80013a0:	4659      	mov	r1, fp
 80013a2:	08d2      	lsrs	r2, r2, #3
 80013a4:	0749      	lsls	r1, r1, #29
 80013a6:	4311      	orrs	r1, r2
 80013a8:	465a      	mov	r2, fp
 80013aa:	055b      	lsls	r3, r3, #21
 80013ac:	0254      	lsls	r4, r2, #9
 80013ae:	4688      	mov	r8, r1
 80013b0:	0b24      	lsrs	r4, r4, #12
 80013b2:	0d5b      	lsrs	r3, r3, #21
 80013b4:	e702      	b.n	80011bc <__aeabi_ddiv+0xc0>
 80013b6:	465a      	mov	r2, fp
 80013b8:	9b00      	ldr	r3, [sp, #0]
 80013ba:	431a      	orrs	r2, r3
 80013bc:	d100      	bne.n	80013c0 <__aeabi_ddiv+0x2c4>
 80013be:	e07e      	b.n	80014be <__aeabi_ddiv+0x3c2>
 80013c0:	465b      	mov	r3, fp
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d100      	bne.n	80013c8 <__aeabi_ddiv+0x2cc>
 80013c6:	e100      	b.n	80015ca <__aeabi_ddiv+0x4ce>
 80013c8:	4658      	mov	r0, fp
 80013ca:	f001 fabb 	bl	8002944 <__clzsi2>
 80013ce:	0002      	movs	r2, r0
 80013d0:	0003      	movs	r3, r0
 80013d2:	3a0b      	subs	r2, #11
 80013d4:	271d      	movs	r7, #29
 80013d6:	9e00      	ldr	r6, [sp, #0]
 80013d8:	1aba      	subs	r2, r7, r2
 80013da:	0019      	movs	r1, r3
 80013dc:	4658      	mov	r0, fp
 80013de:	40d6      	lsrs	r6, r2
 80013e0:	3908      	subs	r1, #8
 80013e2:	4088      	lsls	r0, r1
 80013e4:	0032      	movs	r2, r6
 80013e6:	4302      	orrs	r2, r0
 80013e8:	4693      	mov	fp, r2
 80013ea:	9a00      	ldr	r2, [sp, #0]
 80013ec:	408a      	lsls	r2, r1
 80013ee:	4928      	ldr	r1, [pc, #160]	@ (8001490 <__aeabi_ddiv+0x394>)
 80013f0:	4453      	add	r3, sl
 80013f2:	468a      	mov	sl, r1
 80013f4:	449a      	add	sl, r3
 80013f6:	2300      	movs	r3, #0
 80013f8:	e6c8      	b.n	800118c <__aeabi_ddiv+0x90>
 80013fa:	465b      	mov	r3, fp
 80013fc:	4303      	orrs	r3, r0
 80013fe:	4699      	mov	r9, r3
 8001400:	d056      	beq.n	80014b0 <__aeabi_ddiv+0x3b4>
 8001402:	465b      	mov	r3, fp
 8001404:	2b00      	cmp	r3, #0
 8001406:	d100      	bne.n	800140a <__aeabi_ddiv+0x30e>
 8001408:	e0cd      	b.n	80015a6 <__aeabi_ddiv+0x4aa>
 800140a:	4658      	mov	r0, fp
 800140c:	f001 fa9a 	bl	8002944 <__clzsi2>
 8001410:	230b      	movs	r3, #11
 8001412:	425b      	negs	r3, r3
 8001414:	469c      	mov	ip, r3
 8001416:	0002      	movs	r2, r0
 8001418:	4484      	add	ip, r0
 800141a:	4666      	mov	r6, ip
 800141c:	231d      	movs	r3, #29
 800141e:	1b9b      	subs	r3, r3, r6
 8001420:	0026      	movs	r6, r4
 8001422:	0011      	movs	r1, r2
 8001424:	4658      	mov	r0, fp
 8001426:	40de      	lsrs	r6, r3
 8001428:	3908      	subs	r1, #8
 800142a:	4088      	lsls	r0, r1
 800142c:	0033      	movs	r3, r6
 800142e:	4303      	orrs	r3, r0
 8001430:	4699      	mov	r9, r3
 8001432:	0023      	movs	r3, r4
 8001434:	408b      	lsls	r3, r1
 8001436:	4698      	mov	r8, r3
 8001438:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <__aeabi_ddiv+0x398>)
 800143a:	2400      	movs	r4, #0
 800143c:	1a9b      	subs	r3, r3, r2
 800143e:	469a      	mov	sl, r3
 8001440:	2300      	movs	r3, #0
 8001442:	9303      	str	r3, [sp, #12]
 8001444:	e682      	b.n	800114c <__aeabi_ddiv+0x50>
 8001446:	465a      	mov	r2, fp
 8001448:	4302      	orrs	r2, r0
 800144a:	4691      	mov	r9, r2
 800144c:	d12a      	bne.n	80014a4 <__aeabi_ddiv+0x3a8>
 800144e:	2200      	movs	r2, #0
 8001450:	469a      	mov	sl, r3
 8001452:	2302      	movs	r3, #2
 8001454:	4690      	mov	r8, r2
 8001456:	2408      	movs	r4, #8
 8001458:	9303      	str	r3, [sp, #12]
 800145a:	e677      	b.n	800114c <__aeabi_ddiv+0x50>
 800145c:	465a      	mov	r2, fp
 800145e:	9b00      	ldr	r3, [sp, #0]
 8001460:	431a      	orrs	r2, r3
 8001462:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <__aeabi_ddiv+0x39c>)
 8001464:	469c      	mov	ip, r3
 8001466:	44e2      	add	sl, ip
 8001468:	2a00      	cmp	r2, #0
 800146a:	d117      	bne.n	800149c <__aeabi_ddiv+0x3a0>
 800146c:	2302      	movs	r3, #2
 800146e:	431c      	orrs	r4, r3
 8001470:	2300      	movs	r3, #0
 8001472:	469b      	mov	fp, r3
 8001474:	3302      	adds	r3, #2
 8001476:	e689      	b.n	800118c <__aeabi_ddiv+0x90>
 8001478:	000007ff 	.word	0x000007ff
 800147c:	fffffc01 	.word	0xfffffc01
 8001480:	0800a1e4 	.word	0x0800a1e4
 8001484:	000003ff 	.word	0x000003ff
 8001488:	feffffff 	.word	0xfeffffff
 800148c:	000007fe 	.word	0x000007fe
 8001490:	000003f3 	.word	0x000003f3
 8001494:	fffffc0d 	.word	0xfffffc0d
 8001498:	fffff801 	.word	0xfffff801
 800149c:	2303      	movs	r3, #3
 800149e:	0032      	movs	r2, r6
 80014a0:	431c      	orrs	r4, r3
 80014a2:	e673      	b.n	800118c <__aeabi_ddiv+0x90>
 80014a4:	469a      	mov	sl, r3
 80014a6:	2303      	movs	r3, #3
 80014a8:	46d9      	mov	r9, fp
 80014aa:	240c      	movs	r4, #12
 80014ac:	9303      	str	r3, [sp, #12]
 80014ae:	e64d      	b.n	800114c <__aeabi_ddiv+0x50>
 80014b0:	2300      	movs	r3, #0
 80014b2:	4698      	mov	r8, r3
 80014b4:	469a      	mov	sl, r3
 80014b6:	3301      	adds	r3, #1
 80014b8:	2404      	movs	r4, #4
 80014ba:	9303      	str	r3, [sp, #12]
 80014bc:	e646      	b.n	800114c <__aeabi_ddiv+0x50>
 80014be:	2301      	movs	r3, #1
 80014c0:	431c      	orrs	r4, r3
 80014c2:	2300      	movs	r3, #0
 80014c4:	469b      	mov	fp, r3
 80014c6:	3301      	adds	r3, #1
 80014c8:	e660      	b.n	800118c <__aeabi_ddiv+0x90>
 80014ca:	2300      	movs	r3, #0
 80014cc:	2480      	movs	r4, #128	@ 0x80
 80014ce:	4698      	mov	r8, r3
 80014d0:	2600      	movs	r6, #0
 80014d2:	4b92      	ldr	r3, [pc, #584]	@ (800171c <__aeabi_ddiv+0x620>)
 80014d4:	0324      	lsls	r4, r4, #12
 80014d6:	e671      	b.n	80011bc <__aeabi_ddiv+0xc0>
 80014d8:	2201      	movs	r2, #1
 80014da:	4252      	negs	r2, r2
 80014dc:	2101      	movs	r1, #1
 80014de:	1ac9      	subs	r1, r1, r3
 80014e0:	2938      	cmp	r1, #56	@ 0x38
 80014e2:	dd00      	ble.n	80014e6 <__aeabi_ddiv+0x3ea>
 80014e4:	e666      	b.n	80011b4 <__aeabi_ddiv+0xb8>
 80014e6:	291f      	cmp	r1, #31
 80014e8:	dc00      	bgt.n	80014ec <__aeabi_ddiv+0x3f0>
 80014ea:	e0ab      	b.n	8001644 <__aeabi_ddiv+0x548>
 80014ec:	201f      	movs	r0, #31
 80014ee:	4240      	negs	r0, r0
 80014f0:	1ac3      	subs	r3, r0, r3
 80014f2:	4658      	mov	r0, fp
 80014f4:	40d8      	lsrs	r0, r3
 80014f6:	0003      	movs	r3, r0
 80014f8:	2920      	cmp	r1, #32
 80014fa:	d004      	beq.n	8001506 <__aeabi_ddiv+0x40a>
 80014fc:	4658      	mov	r0, fp
 80014fe:	4988      	ldr	r1, [pc, #544]	@ (8001720 <__aeabi_ddiv+0x624>)
 8001500:	4451      	add	r1, sl
 8001502:	4088      	lsls	r0, r1
 8001504:	4302      	orrs	r2, r0
 8001506:	1e51      	subs	r1, r2, #1
 8001508:	418a      	sbcs	r2, r1
 800150a:	431a      	orrs	r2, r3
 800150c:	2307      	movs	r3, #7
 800150e:	0019      	movs	r1, r3
 8001510:	2400      	movs	r4, #0
 8001512:	4011      	ands	r1, r2
 8001514:	4213      	tst	r3, r2
 8001516:	d00c      	beq.n	8001532 <__aeabi_ddiv+0x436>
 8001518:	230f      	movs	r3, #15
 800151a:	4013      	ands	r3, r2
 800151c:	2b04      	cmp	r3, #4
 800151e:	d100      	bne.n	8001522 <__aeabi_ddiv+0x426>
 8001520:	e0f9      	b.n	8001716 <__aeabi_ddiv+0x61a>
 8001522:	1d11      	adds	r1, r2, #4
 8001524:	4291      	cmp	r1, r2
 8001526:	419b      	sbcs	r3, r3
 8001528:	000a      	movs	r2, r1
 800152a:	425b      	negs	r3, r3
 800152c:	0759      	lsls	r1, r3, #29
 800152e:	025b      	lsls	r3, r3, #9
 8001530:	0b1c      	lsrs	r4, r3, #12
 8001532:	08d2      	lsrs	r2, r2, #3
 8001534:	430a      	orrs	r2, r1
 8001536:	4690      	mov	r8, r2
 8001538:	2300      	movs	r3, #0
 800153a:	e63f      	b.n	80011bc <__aeabi_ddiv+0xc0>
 800153c:	2480      	movs	r4, #128	@ 0x80
 800153e:	464b      	mov	r3, r9
 8001540:	0324      	lsls	r4, r4, #12
 8001542:	4223      	tst	r3, r4
 8001544:	d009      	beq.n	800155a <__aeabi_ddiv+0x45e>
 8001546:	465b      	mov	r3, fp
 8001548:	4223      	tst	r3, r4
 800154a:	d106      	bne.n	800155a <__aeabi_ddiv+0x45e>
 800154c:	431c      	orrs	r4, r3
 800154e:	0324      	lsls	r4, r4, #12
 8001550:	002e      	movs	r6, r5
 8001552:	4690      	mov	r8, r2
 8001554:	4b71      	ldr	r3, [pc, #452]	@ (800171c <__aeabi_ddiv+0x620>)
 8001556:	0b24      	lsrs	r4, r4, #12
 8001558:	e630      	b.n	80011bc <__aeabi_ddiv+0xc0>
 800155a:	2480      	movs	r4, #128	@ 0x80
 800155c:	464b      	mov	r3, r9
 800155e:	0324      	lsls	r4, r4, #12
 8001560:	431c      	orrs	r4, r3
 8001562:	0324      	lsls	r4, r4, #12
 8001564:	9e02      	ldr	r6, [sp, #8]
 8001566:	4b6d      	ldr	r3, [pc, #436]	@ (800171c <__aeabi_ddiv+0x620>)
 8001568:	0b24      	lsrs	r4, r4, #12
 800156a:	e627      	b.n	80011bc <__aeabi_ddiv+0xc0>
 800156c:	2b00      	cmp	r3, #0
 800156e:	d100      	bne.n	8001572 <__aeabi_ddiv+0x476>
 8001570:	e700      	b.n	8001374 <__aeabi_ddiv+0x278>
 8001572:	9800      	ldr	r0, [sp, #0]
 8001574:	1e51      	subs	r1, r2, #1
 8001576:	4684      	mov	ip, r0
 8001578:	4464      	add	r4, ip
 800157a:	4284      	cmp	r4, r0
 800157c:	d200      	bcs.n	8001580 <__aeabi_ddiv+0x484>
 800157e:	e084      	b.n	800168a <__aeabi_ddiv+0x58e>
 8001580:	42bc      	cmp	r4, r7
 8001582:	d200      	bcs.n	8001586 <__aeabi_ddiv+0x48a>
 8001584:	e0ae      	b.n	80016e4 <__aeabi_ddiv+0x5e8>
 8001586:	d100      	bne.n	800158a <__aeabi_ddiv+0x48e>
 8001588:	e0c1      	b.n	800170e <__aeabi_ddiv+0x612>
 800158a:	000a      	movs	r2, r1
 800158c:	e6f0      	b.n	8001370 <__aeabi_ddiv+0x274>
 800158e:	4542      	cmp	r2, r8
 8001590:	d900      	bls.n	8001594 <__aeabi_ddiv+0x498>
 8001592:	e62c      	b.n	80011ee <__aeabi_ddiv+0xf2>
 8001594:	464b      	mov	r3, r9
 8001596:	07dc      	lsls	r4, r3, #31
 8001598:	0858      	lsrs	r0, r3, #1
 800159a:	4643      	mov	r3, r8
 800159c:	085b      	lsrs	r3, r3, #1
 800159e:	431c      	orrs	r4, r3
 80015a0:	4643      	mov	r3, r8
 80015a2:	07df      	lsls	r7, r3, #31
 80015a4:	e62a      	b.n	80011fc <__aeabi_ddiv+0x100>
 80015a6:	f001 f9cd 	bl	8002944 <__clzsi2>
 80015aa:	2315      	movs	r3, #21
 80015ac:	469c      	mov	ip, r3
 80015ae:	4484      	add	ip, r0
 80015b0:	0002      	movs	r2, r0
 80015b2:	4663      	mov	r3, ip
 80015b4:	3220      	adds	r2, #32
 80015b6:	2b1c      	cmp	r3, #28
 80015b8:	dc00      	bgt.n	80015bc <__aeabi_ddiv+0x4c0>
 80015ba:	e72e      	b.n	800141a <__aeabi_ddiv+0x31e>
 80015bc:	0023      	movs	r3, r4
 80015be:	3808      	subs	r0, #8
 80015c0:	4083      	lsls	r3, r0
 80015c2:	4699      	mov	r9, r3
 80015c4:	2300      	movs	r3, #0
 80015c6:	4698      	mov	r8, r3
 80015c8:	e736      	b.n	8001438 <__aeabi_ddiv+0x33c>
 80015ca:	f001 f9bb 	bl	8002944 <__clzsi2>
 80015ce:	0002      	movs	r2, r0
 80015d0:	0003      	movs	r3, r0
 80015d2:	3215      	adds	r2, #21
 80015d4:	3320      	adds	r3, #32
 80015d6:	2a1c      	cmp	r2, #28
 80015d8:	dc00      	bgt.n	80015dc <__aeabi_ddiv+0x4e0>
 80015da:	e6fb      	b.n	80013d4 <__aeabi_ddiv+0x2d8>
 80015dc:	9900      	ldr	r1, [sp, #0]
 80015de:	3808      	subs	r0, #8
 80015e0:	4081      	lsls	r1, r0
 80015e2:	2200      	movs	r2, #0
 80015e4:	468b      	mov	fp, r1
 80015e6:	e702      	b.n	80013ee <__aeabi_ddiv+0x2f2>
 80015e8:	9900      	ldr	r1, [sp, #0]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	468c      	mov	ip, r1
 80015ee:	4464      	add	r4, ip
 80015f0:	42a1      	cmp	r1, r4
 80015f2:	d900      	bls.n	80015f6 <__aeabi_ddiv+0x4fa>
 80015f4:	e69a      	b.n	800132c <__aeabi_ddiv+0x230>
 80015f6:	42a2      	cmp	r2, r4
 80015f8:	d800      	bhi.n	80015fc <__aeabi_ddiv+0x500>
 80015fa:	e697      	b.n	800132c <__aeabi_ddiv+0x230>
 80015fc:	1e83      	subs	r3, r0, #2
 80015fe:	4464      	add	r4, ip
 8001600:	e694      	b.n	800132c <__aeabi_ddiv+0x230>
 8001602:	46ac      	mov	ip, r5
 8001604:	4461      	add	r1, ip
 8001606:	3f01      	subs	r7, #1
 8001608:	428d      	cmp	r5, r1
 800160a:	d900      	bls.n	800160e <__aeabi_ddiv+0x512>
 800160c:	e680      	b.n	8001310 <__aeabi_ddiv+0x214>
 800160e:	428a      	cmp	r2, r1
 8001610:	d800      	bhi.n	8001614 <__aeabi_ddiv+0x518>
 8001612:	e67d      	b.n	8001310 <__aeabi_ddiv+0x214>
 8001614:	1e87      	subs	r7, r0, #2
 8001616:	4461      	add	r1, ip
 8001618:	e67a      	b.n	8001310 <__aeabi_ddiv+0x214>
 800161a:	4285      	cmp	r5, r0
 800161c:	d000      	beq.n	8001620 <__aeabi_ddiv+0x524>
 800161e:	e65f      	b.n	80012e0 <__aeabi_ddiv+0x1e4>
 8001620:	45b9      	cmp	r9, r7
 8001622:	d900      	bls.n	8001626 <__aeabi_ddiv+0x52a>
 8001624:	e65c      	b.n	80012e0 <__aeabi_ddiv+0x1e4>
 8001626:	e656      	b.n	80012d6 <__aeabi_ddiv+0x1da>
 8001628:	42a2      	cmp	r2, r4
 800162a:	d800      	bhi.n	800162e <__aeabi_ddiv+0x532>
 800162c:	e61a      	b.n	8001264 <__aeabi_ddiv+0x168>
 800162e:	1e83      	subs	r3, r0, #2
 8001630:	4464      	add	r4, ip
 8001632:	e617      	b.n	8001264 <__aeabi_ddiv+0x168>
 8001634:	428a      	cmp	r2, r1
 8001636:	d800      	bhi.n	800163a <__aeabi_ddiv+0x53e>
 8001638:	e600      	b.n	800123c <__aeabi_ddiv+0x140>
 800163a:	46ac      	mov	ip, r5
 800163c:	1e83      	subs	r3, r0, #2
 800163e:	4698      	mov	r8, r3
 8001640:	4461      	add	r1, ip
 8001642:	e5fb      	b.n	800123c <__aeabi_ddiv+0x140>
 8001644:	4837      	ldr	r0, [pc, #220]	@ (8001724 <__aeabi_ddiv+0x628>)
 8001646:	0014      	movs	r4, r2
 8001648:	4450      	add	r0, sl
 800164a:	4082      	lsls	r2, r0
 800164c:	465b      	mov	r3, fp
 800164e:	0017      	movs	r7, r2
 8001650:	4083      	lsls	r3, r0
 8001652:	40cc      	lsrs	r4, r1
 8001654:	1e7a      	subs	r2, r7, #1
 8001656:	4197      	sbcs	r7, r2
 8001658:	4323      	orrs	r3, r4
 800165a:	433b      	orrs	r3, r7
 800165c:	001a      	movs	r2, r3
 800165e:	465b      	mov	r3, fp
 8001660:	40cb      	lsrs	r3, r1
 8001662:	0751      	lsls	r1, r2, #29
 8001664:	d009      	beq.n	800167a <__aeabi_ddiv+0x57e>
 8001666:	210f      	movs	r1, #15
 8001668:	4011      	ands	r1, r2
 800166a:	2904      	cmp	r1, #4
 800166c:	d005      	beq.n	800167a <__aeabi_ddiv+0x57e>
 800166e:	1d11      	adds	r1, r2, #4
 8001670:	4291      	cmp	r1, r2
 8001672:	4192      	sbcs	r2, r2
 8001674:	4252      	negs	r2, r2
 8001676:	189b      	adds	r3, r3, r2
 8001678:	000a      	movs	r2, r1
 800167a:	0219      	lsls	r1, r3, #8
 800167c:	d400      	bmi.n	8001680 <__aeabi_ddiv+0x584>
 800167e:	e755      	b.n	800152c <__aeabi_ddiv+0x430>
 8001680:	2200      	movs	r2, #0
 8001682:	2301      	movs	r3, #1
 8001684:	2400      	movs	r4, #0
 8001686:	4690      	mov	r8, r2
 8001688:	e598      	b.n	80011bc <__aeabi_ddiv+0xc0>
 800168a:	000a      	movs	r2, r1
 800168c:	42bc      	cmp	r4, r7
 800168e:	d000      	beq.n	8001692 <__aeabi_ddiv+0x596>
 8001690:	e66e      	b.n	8001370 <__aeabi_ddiv+0x274>
 8001692:	454b      	cmp	r3, r9
 8001694:	d000      	beq.n	8001698 <__aeabi_ddiv+0x59c>
 8001696:	e66b      	b.n	8001370 <__aeabi_ddiv+0x274>
 8001698:	e66c      	b.n	8001374 <__aeabi_ddiv+0x278>
 800169a:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <__aeabi_ddiv+0x62c>)
 800169c:	4a23      	ldr	r2, [pc, #140]	@ (800172c <__aeabi_ddiv+0x630>)
 800169e:	4453      	add	r3, sl
 80016a0:	4592      	cmp	sl, r2
 80016a2:	da00      	bge.n	80016a6 <__aeabi_ddiv+0x5aa>
 80016a4:	e718      	b.n	80014d8 <__aeabi_ddiv+0x3dc>
 80016a6:	2101      	movs	r1, #1
 80016a8:	4249      	negs	r1, r1
 80016aa:	1d0a      	adds	r2, r1, #4
 80016ac:	428a      	cmp	r2, r1
 80016ae:	4189      	sbcs	r1, r1
 80016b0:	4249      	negs	r1, r1
 80016b2:	448b      	add	fp, r1
 80016b4:	e666      	b.n	8001384 <__aeabi_ddiv+0x288>
 80016b6:	210f      	movs	r1, #15
 80016b8:	4011      	ands	r1, r2
 80016ba:	2904      	cmp	r1, #4
 80016bc:	d100      	bne.n	80016c0 <__aeabi_ddiv+0x5c4>
 80016be:	e661      	b.n	8001384 <__aeabi_ddiv+0x288>
 80016c0:	0011      	movs	r1, r2
 80016c2:	e7f2      	b.n	80016aa <__aeabi_ddiv+0x5ae>
 80016c4:	42bc      	cmp	r4, r7
 80016c6:	d800      	bhi.n	80016ca <__aeabi_ddiv+0x5ce>
 80016c8:	e60a      	b.n	80012e0 <__aeabi_ddiv+0x1e4>
 80016ca:	2302      	movs	r3, #2
 80016cc:	425b      	negs	r3, r3
 80016ce:	469c      	mov	ip, r3
 80016d0:	9900      	ldr	r1, [sp, #0]
 80016d2:	444f      	add	r7, r9
 80016d4:	454f      	cmp	r7, r9
 80016d6:	419b      	sbcs	r3, r3
 80016d8:	44e3      	add	fp, ip
 80016da:	468c      	mov	ip, r1
 80016dc:	425b      	negs	r3, r3
 80016de:	4463      	add	r3, ip
 80016e0:	18c0      	adds	r0, r0, r3
 80016e2:	e5ff      	b.n	80012e4 <__aeabi_ddiv+0x1e8>
 80016e4:	4649      	mov	r1, r9
 80016e6:	9d00      	ldr	r5, [sp, #0]
 80016e8:	0048      	lsls	r0, r1, #1
 80016ea:	4548      	cmp	r0, r9
 80016ec:	4189      	sbcs	r1, r1
 80016ee:	46ac      	mov	ip, r5
 80016f0:	4249      	negs	r1, r1
 80016f2:	4461      	add	r1, ip
 80016f4:	4681      	mov	r9, r0
 80016f6:	3a02      	subs	r2, #2
 80016f8:	1864      	adds	r4, r4, r1
 80016fa:	e7c7      	b.n	800168c <__aeabi_ddiv+0x590>
 80016fc:	2480      	movs	r4, #128	@ 0x80
 80016fe:	465b      	mov	r3, fp
 8001700:	0324      	lsls	r4, r4, #12
 8001702:	431c      	orrs	r4, r3
 8001704:	0324      	lsls	r4, r4, #12
 8001706:	4690      	mov	r8, r2
 8001708:	4b04      	ldr	r3, [pc, #16]	@ (800171c <__aeabi_ddiv+0x620>)
 800170a:	0b24      	lsrs	r4, r4, #12
 800170c:	e556      	b.n	80011bc <__aeabi_ddiv+0xc0>
 800170e:	4599      	cmp	r9, r3
 8001710:	d3e8      	bcc.n	80016e4 <__aeabi_ddiv+0x5e8>
 8001712:	000a      	movs	r2, r1
 8001714:	e7bd      	b.n	8001692 <__aeabi_ddiv+0x596>
 8001716:	2300      	movs	r3, #0
 8001718:	e708      	b.n	800152c <__aeabi_ddiv+0x430>
 800171a:	46c0      	nop			@ (mov r8, r8)
 800171c:	000007ff 	.word	0x000007ff
 8001720:	0000043e 	.word	0x0000043e
 8001724:	0000041e 	.word	0x0000041e
 8001728:	000003ff 	.word	0x000003ff
 800172c:	fffffc02 	.word	0xfffffc02

08001730 <__eqdf2>:
 8001730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001732:	4657      	mov	r7, sl
 8001734:	46de      	mov	lr, fp
 8001736:	464e      	mov	r6, r9
 8001738:	4645      	mov	r5, r8
 800173a:	b5e0      	push	{r5, r6, r7, lr}
 800173c:	000d      	movs	r5, r1
 800173e:	0004      	movs	r4, r0
 8001740:	0fe8      	lsrs	r0, r5, #31
 8001742:	4683      	mov	fp, r0
 8001744:	0309      	lsls	r1, r1, #12
 8001746:	0fd8      	lsrs	r0, r3, #31
 8001748:	0b09      	lsrs	r1, r1, #12
 800174a:	4682      	mov	sl, r0
 800174c:	4819      	ldr	r0, [pc, #100]	@ (80017b4 <__eqdf2+0x84>)
 800174e:	468c      	mov	ip, r1
 8001750:	031f      	lsls	r7, r3, #12
 8001752:	0069      	lsls	r1, r5, #1
 8001754:	005e      	lsls	r6, r3, #1
 8001756:	0d49      	lsrs	r1, r1, #21
 8001758:	0b3f      	lsrs	r7, r7, #12
 800175a:	0d76      	lsrs	r6, r6, #21
 800175c:	4281      	cmp	r1, r0
 800175e:	d018      	beq.n	8001792 <__eqdf2+0x62>
 8001760:	4286      	cmp	r6, r0
 8001762:	d00f      	beq.n	8001784 <__eqdf2+0x54>
 8001764:	2001      	movs	r0, #1
 8001766:	42b1      	cmp	r1, r6
 8001768:	d10d      	bne.n	8001786 <__eqdf2+0x56>
 800176a:	45bc      	cmp	ip, r7
 800176c:	d10b      	bne.n	8001786 <__eqdf2+0x56>
 800176e:	4294      	cmp	r4, r2
 8001770:	d109      	bne.n	8001786 <__eqdf2+0x56>
 8001772:	45d3      	cmp	fp, sl
 8001774:	d01c      	beq.n	80017b0 <__eqdf2+0x80>
 8001776:	2900      	cmp	r1, #0
 8001778:	d105      	bne.n	8001786 <__eqdf2+0x56>
 800177a:	4660      	mov	r0, ip
 800177c:	4320      	orrs	r0, r4
 800177e:	1e43      	subs	r3, r0, #1
 8001780:	4198      	sbcs	r0, r3
 8001782:	e000      	b.n	8001786 <__eqdf2+0x56>
 8001784:	2001      	movs	r0, #1
 8001786:	bcf0      	pop	{r4, r5, r6, r7}
 8001788:	46bb      	mov	fp, r7
 800178a:	46b2      	mov	sl, r6
 800178c:	46a9      	mov	r9, r5
 800178e:	46a0      	mov	r8, r4
 8001790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001792:	2001      	movs	r0, #1
 8001794:	428e      	cmp	r6, r1
 8001796:	d1f6      	bne.n	8001786 <__eqdf2+0x56>
 8001798:	4661      	mov	r1, ip
 800179a:	4339      	orrs	r1, r7
 800179c:	000f      	movs	r7, r1
 800179e:	4317      	orrs	r7, r2
 80017a0:	4327      	orrs	r7, r4
 80017a2:	d1f0      	bne.n	8001786 <__eqdf2+0x56>
 80017a4:	465b      	mov	r3, fp
 80017a6:	4652      	mov	r2, sl
 80017a8:	1a98      	subs	r0, r3, r2
 80017aa:	1e43      	subs	r3, r0, #1
 80017ac:	4198      	sbcs	r0, r3
 80017ae:	e7ea      	b.n	8001786 <__eqdf2+0x56>
 80017b0:	2000      	movs	r0, #0
 80017b2:	e7e8      	b.n	8001786 <__eqdf2+0x56>
 80017b4:	000007ff 	.word	0x000007ff

080017b8 <__gedf2>:
 80017b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ba:	4657      	mov	r7, sl
 80017bc:	464e      	mov	r6, r9
 80017be:	4645      	mov	r5, r8
 80017c0:	46de      	mov	lr, fp
 80017c2:	b5e0      	push	{r5, r6, r7, lr}
 80017c4:	000d      	movs	r5, r1
 80017c6:	030f      	lsls	r7, r1, #12
 80017c8:	0b39      	lsrs	r1, r7, #12
 80017ca:	b083      	sub	sp, #12
 80017cc:	0004      	movs	r4, r0
 80017ce:	4680      	mov	r8, r0
 80017d0:	9101      	str	r1, [sp, #4]
 80017d2:	0058      	lsls	r0, r3, #1
 80017d4:	0fe9      	lsrs	r1, r5, #31
 80017d6:	4f31      	ldr	r7, [pc, #196]	@ (800189c <__gedf2+0xe4>)
 80017d8:	0d40      	lsrs	r0, r0, #21
 80017da:	468c      	mov	ip, r1
 80017dc:	006e      	lsls	r6, r5, #1
 80017de:	0319      	lsls	r1, r3, #12
 80017e0:	4682      	mov	sl, r0
 80017e2:	4691      	mov	r9, r2
 80017e4:	0d76      	lsrs	r6, r6, #21
 80017e6:	0b09      	lsrs	r1, r1, #12
 80017e8:	0fd8      	lsrs	r0, r3, #31
 80017ea:	42be      	cmp	r6, r7
 80017ec:	d01f      	beq.n	800182e <__gedf2+0x76>
 80017ee:	45ba      	cmp	sl, r7
 80017f0:	d00f      	beq.n	8001812 <__gedf2+0x5a>
 80017f2:	2e00      	cmp	r6, #0
 80017f4:	d12f      	bne.n	8001856 <__gedf2+0x9e>
 80017f6:	4655      	mov	r5, sl
 80017f8:	9e01      	ldr	r6, [sp, #4]
 80017fa:	4334      	orrs	r4, r6
 80017fc:	2d00      	cmp	r5, #0
 80017fe:	d127      	bne.n	8001850 <__gedf2+0x98>
 8001800:	430a      	orrs	r2, r1
 8001802:	d03a      	beq.n	800187a <__gedf2+0xc2>
 8001804:	2c00      	cmp	r4, #0
 8001806:	d145      	bne.n	8001894 <__gedf2+0xdc>
 8001808:	2800      	cmp	r0, #0
 800180a:	d11a      	bne.n	8001842 <__gedf2+0x8a>
 800180c:	2001      	movs	r0, #1
 800180e:	4240      	negs	r0, r0
 8001810:	e017      	b.n	8001842 <__gedf2+0x8a>
 8001812:	4311      	orrs	r1, r2
 8001814:	d13b      	bne.n	800188e <__gedf2+0xd6>
 8001816:	2e00      	cmp	r6, #0
 8001818:	d102      	bne.n	8001820 <__gedf2+0x68>
 800181a:	9f01      	ldr	r7, [sp, #4]
 800181c:	4327      	orrs	r7, r4
 800181e:	d0f3      	beq.n	8001808 <__gedf2+0x50>
 8001820:	4584      	cmp	ip, r0
 8001822:	d109      	bne.n	8001838 <__gedf2+0x80>
 8001824:	4663      	mov	r3, ip
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f0      	beq.n	800180c <__gedf2+0x54>
 800182a:	4660      	mov	r0, ip
 800182c:	e009      	b.n	8001842 <__gedf2+0x8a>
 800182e:	9f01      	ldr	r7, [sp, #4]
 8001830:	4327      	orrs	r7, r4
 8001832:	d12c      	bne.n	800188e <__gedf2+0xd6>
 8001834:	45b2      	cmp	sl, r6
 8001836:	d024      	beq.n	8001882 <__gedf2+0xca>
 8001838:	4663      	mov	r3, ip
 800183a:	2002      	movs	r0, #2
 800183c:	3b01      	subs	r3, #1
 800183e:	4018      	ands	r0, r3
 8001840:	3801      	subs	r0, #1
 8001842:	b003      	add	sp, #12
 8001844:	bcf0      	pop	{r4, r5, r6, r7}
 8001846:	46bb      	mov	fp, r7
 8001848:	46b2      	mov	sl, r6
 800184a:	46a9      	mov	r9, r5
 800184c:	46a0      	mov	r8, r4
 800184e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001850:	2c00      	cmp	r4, #0
 8001852:	d0d9      	beq.n	8001808 <__gedf2+0x50>
 8001854:	e7e4      	b.n	8001820 <__gedf2+0x68>
 8001856:	4654      	mov	r4, sl
 8001858:	2c00      	cmp	r4, #0
 800185a:	d0ed      	beq.n	8001838 <__gedf2+0x80>
 800185c:	4584      	cmp	ip, r0
 800185e:	d1eb      	bne.n	8001838 <__gedf2+0x80>
 8001860:	4556      	cmp	r6, sl
 8001862:	dce9      	bgt.n	8001838 <__gedf2+0x80>
 8001864:	dbde      	blt.n	8001824 <__gedf2+0x6c>
 8001866:	9b01      	ldr	r3, [sp, #4]
 8001868:	428b      	cmp	r3, r1
 800186a:	d8e5      	bhi.n	8001838 <__gedf2+0x80>
 800186c:	d1da      	bne.n	8001824 <__gedf2+0x6c>
 800186e:	45c8      	cmp	r8, r9
 8001870:	d8e2      	bhi.n	8001838 <__gedf2+0x80>
 8001872:	2000      	movs	r0, #0
 8001874:	45c8      	cmp	r8, r9
 8001876:	d2e4      	bcs.n	8001842 <__gedf2+0x8a>
 8001878:	e7d4      	b.n	8001824 <__gedf2+0x6c>
 800187a:	2000      	movs	r0, #0
 800187c:	2c00      	cmp	r4, #0
 800187e:	d0e0      	beq.n	8001842 <__gedf2+0x8a>
 8001880:	e7da      	b.n	8001838 <__gedf2+0x80>
 8001882:	4311      	orrs	r1, r2
 8001884:	d103      	bne.n	800188e <__gedf2+0xd6>
 8001886:	4584      	cmp	ip, r0
 8001888:	d1d6      	bne.n	8001838 <__gedf2+0x80>
 800188a:	2000      	movs	r0, #0
 800188c:	e7d9      	b.n	8001842 <__gedf2+0x8a>
 800188e:	2002      	movs	r0, #2
 8001890:	4240      	negs	r0, r0
 8001892:	e7d6      	b.n	8001842 <__gedf2+0x8a>
 8001894:	4584      	cmp	ip, r0
 8001896:	d0e6      	beq.n	8001866 <__gedf2+0xae>
 8001898:	e7ce      	b.n	8001838 <__gedf2+0x80>
 800189a:	46c0      	nop			@ (mov r8, r8)
 800189c:	000007ff 	.word	0x000007ff

080018a0 <__ledf2>:
 80018a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a2:	4657      	mov	r7, sl
 80018a4:	464e      	mov	r6, r9
 80018a6:	4645      	mov	r5, r8
 80018a8:	46de      	mov	lr, fp
 80018aa:	b5e0      	push	{r5, r6, r7, lr}
 80018ac:	000d      	movs	r5, r1
 80018ae:	030f      	lsls	r7, r1, #12
 80018b0:	0004      	movs	r4, r0
 80018b2:	4680      	mov	r8, r0
 80018b4:	0fe8      	lsrs	r0, r5, #31
 80018b6:	0b39      	lsrs	r1, r7, #12
 80018b8:	4684      	mov	ip, r0
 80018ba:	b083      	sub	sp, #12
 80018bc:	0058      	lsls	r0, r3, #1
 80018be:	4f30      	ldr	r7, [pc, #192]	@ (8001980 <__ledf2+0xe0>)
 80018c0:	0d40      	lsrs	r0, r0, #21
 80018c2:	9101      	str	r1, [sp, #4]
 80018c4:	031e      	lsls	r6, r3, #12
 80018c6:	0069      	lsls	r1, r5, #1
 80018c8:	4682      	mov	sl, r0
 80018ca:	4691      	mov	r9, r2
 80018cc:	0d49      	lsrs	r1, r1, #21
 80018ce:	0b36      	lsrs	r6, r6, #12
 80018d0:	0fd8      	lsrs	r0, r3, #31
 80018d2:	42b9      	cmp	r1, r7
 80018d4:	d020      	beq.n	8001918 <__ledf2+0x78>
 80018d6:	45ba      	cmp	sl, r7
 80018d8:	d00f      	beq.n	80018fa <__ledf2+0x5a>
 80018da:	2900      	cmp	r1, #0
 80018dc:	d12b      	bne.n	8001936 <__ledf2+0x96>
 80018de:	9901      	ldr	r1, [sp, #4]
 80018e0:	430c      	orrs	r4, r1
 80018e2:	4651      	mov	r1, sl
 80018e4:	2900      	cmp	r1, #0
 80018e6:	d137      	bne.n	8001958 <__ledf2+0xb8>
 80018e8:	4332      	orrs	r2, r6
 80018ea:	d038      	beq.n	800195e <__ledf2+0xbe>
 80018ec:	2c00      	cmp	r4, #0
 80018ee:	d144      	bne.n	800197a <__ledf2+0xda>
 80018f0:	2800      	cmp	r0, #0
 80018f2:	d119      	bne.n	8001928 <__ledf2+0x88>
 80018f4:	2001      	movs	r0, #1
 80018f6:	4240      	negs	r0, r0
 80018f8:	e016      	b.n	8001928 <__ledf2+0x88>
 80018fa:	4316      	orrs	r6, r2
 80018fc:	d113      	bne.n	8001926 <__ledf2+0x86>
 80018fe:	2900      	cmp	r1, #0
 8001900:	d102      	bne.n	8001908 <__ledf2+0x68>
 8001902:	9f01      	ldr	r7, [sp, #4]
 8001904:	4327      	orrs	r7, r4
 8001906:	d0f3      	beq.n	80018f0 <__ledf2+0x50>
 8001908:	4584      	cmp	ip, r0
 800190a:	d020      	beq.n	800194e <__ledf2+0xae>
 800190c:	4663      	mov	r3, ip
 800190e:	2002      	movs	r0, #2
 8001910:	3b01      	subs	r3, #1
 8001912:	4018      	ands	r0, r3
 8001914:	3801      	subs	r0, #1
 8001916:	e007      	b.n	8001928 <__ledf2+0x88>
 8001918:	9f01      	ldr	r7, [sp, #4]
 800191a:	4327      	orrs	r7, r4
 800191c:	d103      	bne.n	8001926 <__ledf2+0x86>
 800191e:	458a      	cmp	sl, r1
 8001920:	d1f4      	bne.n	800190c <__ledf2+0x6c>
 8001922:	4316      	orrs	r6, r2
 8001924:	d01f      	beq.n	8001966 <__ledf2+0xc6>
 8001926:	2002      	movs	r0, #2
 8001928:	b003      	add	sp, #12
 800192a:	bcf0      	pop	{r4, r5, r6, r7}
 800192c:	46bb      	mov	fp, r7
 800192e:	46b2      	mov	sl, r6
 8001930:	46a9      	mov	r9, r5
 8001932:	46a0      	mov	r8, r4
 8001934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001936:	4654      	mov	r4, sl
 8001938:	2c00      	cmp	r4, #0
 800193a:	d0e7      	beq.n	800190c <__ledf2+0x6c>
 800193c:	4584      	cmp	ip, r0
 800193e:	d1e5      	bne.n	800190c <__ledf2+0x6c>
 8001940:	4551      	cmp	r1, sl
 8001942:	dce3      	bgt.n	800190c <__ledf2+0x6c>
 8001944:	db03      	blt.n	800194e <__ledf2+0xae>
 8001946:	9b01      	ldr	r3, [sp, #4]
 8001948:	42b3      	cmp	r3, r6
 800194a:	d8df      	bhi.n	800190c <__ledf2+0x6c>
 800194c:	d00f      	beq.n	800196e <__ledf2+0xce>
 800194e:	4663      	mov	r3, ip
 8001950:	2b00      	cmp	r3, #0
 8001952:	d0cf      	beq.n	80018f4 <__ledf2+0x54>
 8001954:	4660      	mov	r0, ip
 8001956:	e7e7      	b.n	8001928 <__ledf2+0x88>
 8001958:	2c00      	cmp	r4, #0
 800195a:	d0c9      	beq.n	80018f0 <__ledf2+0x50>
 800195c:	e7d4      	b.n	8001908 <__ledf2+0x68>
 800195e:	2000      	movs	r0, #0
 8001960:	2c00      	cmp	r4, #0
 8001962:	d0e1      	beq.n	8001928 <__ledf2+0x88>
 8001964:	e7d2      	b.n	800190c <__ledf2+0x6c>
 8001966:	4584      	cmp	ip, r0
 8001968:	d1d0      	bne.n	800190c <__ledf2+0x6c>
 800196a:	2000      	movs	r0, #0
 800196c:	e7dc      	b.n	8001928 <__ledf2+0x88>
 800196e:	45c8      	cmp	r8, r9
 8001970:	d8cc      	bhi.n	800190c <__ledf2+0x6c>
 8001972:	2000      	movs	r0, #0
 8001974:	45c8      	cmp	r8, r9
 8001976:	d2d7      	bcs.n	8001928 <__ledf2+0x88>
 8001978:	e7e9      	b.n	800194e <__ledf2+0xae>
 800197a:	4584      	cmp	ip, r0
 800197c:	d0e3      	beq.n	8001946 <__ledf2+0xa6>
 800197e:	e7c5      	b.n	800190c <__ledf2+0x6c>
 8001980:	000007ff 	.word	0x000007ff

08001984 <__aeabi_dmul>:
 8001984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001986:	4657      	mov	r7, sl
 8001988:	46de      	mov	lr, fp
 800198a:	464e      	mov	r6, r9
 800198c:	4645      	mov	r5, r8
 800198e:	b5e0      	push	{r5, r6, r7, lr}
 8001990:	001f      	movs	r7, r3
 8001992:	030b      	lsls	r3, r1, #12
 8001994:	0b1b      	lsrs	r3, r3, #12
 8001996:	0016      	movs	r6, r2
 8001998:	469a      	mov	sl, r3
 800199a:	0fca      	lsrs	r2, r1, #31
 800199c:	004b      	lsls	r3, r1, #1
 800199e:	0004      	movs	r4, r0
 80019a0:	4693      	mov	fp, r2
 80019a2:	b087      	sub	sp, #28
 80019a4:	0d5b      	lsrs	r3, r3, #21
 80019a6:	d100      	bne.n	80019aa <__aeabi_dmul+0x26>
 80019a8:	e0d5      	b.n	8001b56 <__aeabi_dmul+0x1d2>
 80019aa:	4abb      	ldr	r2, [pc, #748]	@ (8001c98 <__aeabi_dmul+0x314>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d100      	bne.n	80019b2 <__aeabi_dmul+0x2e>
 80019b0:	e0f8      	b.n	8001ba4 <__aeabi_dmul+0x220>
 80019b2:	4651      	mov	r1, sl
 80019b4:	0f42      	lsrs	r2, r0, #29
 80019b6:	00c9      	lsls	r1, r1, #3
 80019b8:	430a      	orrs	r2, r1
 80019ba:	2180      	movs	r1, #128	@ 0x80
 80019bc:	0409      	lsls	r1, r1, #16
 80019be:	4311      	orrs	r1, r2
 80019c0:	00c2      	lsls	r2, r0, #3
 80019c2:	4691      	mov	r9, r2
 80019c4:	4ab5      	ldr	r2, [pc, #724]	@ (8001c9c <__aeabi_dmul+0x318>)
 80019c6:	468a      	mov	sl, r1
 80019c8:	189d      	adds	r5, r3, r2
 80019ca:	2300      	movs	r3, #0
 80019cc:	4698      	mov	r8, r3
 80019ce:	9302      	str	r3, [sp, #8]
 80019d0:	033c      	lsls	r4, r7, #12
 80019d2:	007b      	lsls	r3, r7, #1
 80019d4:	0ffa      	lsrs	r2, r7, #31
 80019d6:	0030      	movs	r0, r6
 80019d8:	0b24      	lsrs	r4, r4, #12
 80019da:	0d5b      	lsrs	r3, r3, #21
 80019dc:	9200      	str	r2, [sp, #0]
 80019de:	d100      	bne.n	80019e2 <__aeabi_dmul+0x5e>
 80019e0:	e096      	b.n	8001b10 <__aeabi_dmul+0x18c>
 80019e2:	4aad      	ldr	r2, [pc, #692]	@ (8001c98 <__aeabi_dmul+0x314>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d031      	beq.n	8001a4c <__aeabi_dmul+0xc8>
 80019e8:	0f72      	lsrs	r2, r6, #29
 80019ea:	00e4      	lsls	r4, r4, #3
 80019ec:	4322      	orrs	r2, r4
 80019ee:	2480      	movs	r4, #128	@ 0x80
 80019f0:	0424      	lsls	r4, r4, #16
 80019f2:	4314      	orrs	r4, r2
 80019f4:	4aa9      	ldr	r2, [pc, #676]	@ (8001c9c <__aeabi_dmul+0x318>)
 80019f6:	00f0      	lsls	r0, r6, #3
 80019f8:	4694      	mov	ip, r2
 80019fa:	4463      	add	r3, ip
 80019fc:	195b      	adds	r3, r3, r5
 80019fe:	1c5a      	adds	r2, r3, #1
 8001a00:	9201      	str	r2, [sp, #4]
 8001a02:	4642      	mov	r2, r8
 8001a04:	2600      	movs	r6, #0
 8001a06:	2a0a      	cmp	r2, #10
 8001a08:	dc42      	bgt.n	8001a90 <__aeabi_dmul+0x10c>
 8001a0a:	465a      	mov	r2, fp
 8001a0c:	9900      	ldr	r1, [sp, #0]
 8001a0e:	404a      	eors	r2, r1
 8001a10:	4693      	mov	fp, r2
 8001a12:	4642      	mov	r2, r8
 8001a14:	2a02      	cmp	r2, #2
 8001a16:	dc32      	bgt.n	8001a7e <__aeabi_dmul+0xfa>
 8001a18:	3a01      	subs	r2, #1
 8001a1a:	2a01      	cmp	r2, #1
 8001a1c:	d900      	bls.n	8001a20 <__aeabi_dmul+0x9c>
 8001a1e:	e149      	b.n	8001cb4 <__aeabi_dmul+0x330>
 8001a20:	2e02      	cmp	r6, #2
 8001a22:	d100      	bne.n	8001a26 <__aeabi_dmul+0xa2>
 8001a24:	e0ca      	b.n	8001bbc <__aeabi_dmul+0x238>
 8001a26:	2e01      	cmp	r6, #1
 8001a28:	d13d      	bne.n	8001aa6 <__aeabi_dmul+0x122>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	2400      	movs	r4, #0
 8001a2e:	2200      	movs	r2, #0
 8001a30:	0010      	movs	r0, r2
 8001a32:	465a      	mov	r2, fp
 8001a34:	051b      	lsls	r3, r3, #20
 8001a36:	4323      	orrs	r3, r4
 8001a38:	07d2      	lsls	r2, r2, #31
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	0019      	movs	r1, r3
 8001a3e:	b007      	add	sp, #28
 8001a40:	bcf0      	pop	{r4, r5, r6, r7}
 8001a42:	46bb      	mov	fp, r7
 8001a44:	46b2      	mov	sl, r6
 8001a46:	46a9      	mov	r9, r5
 8001a48:	46a0      	mov	r8, r4
 8001a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4c:	4b92      	ldr	r3, [pc, #584]	@ (8001c98 <__aeabi_dmul+0x314>)
 8001a4e:	4326      	orrs	r6, r4
 8001a50:	18eb      	adds	r3, r5, r3
 8001a52:	2e00      	cmp	r6, #0
 8001a54:	d100      	bne.n	8001a58 <__aeabi_dmul+0xd4>
 8001a56:	e0bb      	b.n	8001bd0 <__aeabi_dmul+0x24c>
 8001a58:	2203      	movs	r2, #3
 8001a5a:	4641      	mov	r1, r8
 8001a5c:	4311      	orrs	r1, r2
 8001a5e:	465a      	mov	r2, fp
 8001a60:	4688      	mov	r8, r1
 8001a62:	9900      	ldr	r1, [sp, #0]
 8001a64:	404a      	eors	r2, r1
 8001a66:	2180      	movs	r1, #128	@ 0x80
 8001a68:	0109      	lsls	r1, r1, #4
 8001a6a:	468c      	mov	ip, r1
 8001a6c:	0029      	movs	r1, r5
 8001a6e:	4461      	add	r1, ip
 8001a70:	9101      	str	r1, [sp, #4]
 8001a72:	4641      	mov	r1, r8
 8001a74:	290a      	cmp	r1, #10
 8001a76:	dd00      	ble.n	8001a7a <__aeabi_dmul+0xf6>
 8001a78:	e233      	b.n	8001ee2 <__aeabi_dmul+0x55e>
 8001a7a:	4693      	mov	fp, r2
 8001a7c:	2603      	movs	r6, #3
 8001a7e:	4642      	mov	r2, r8
 8001a80:	2701      	movs	r7, #1
 8001a82:	4097      	lsls	r7, r2
 8001a84:	21a6      	movs	r1, #166	@ 0xa6
 8001a86:	003a      	movs	r2, r7
 8001a88:	00c9      	lsls	r1, r1, #3
 8001a8a:	400a      	ands	r2, r1
 8001a8c:	420f      	tst	r7, r1
 8001a8e:	d031      	beq.n	8001af4 <__aeabi_dmul+0x170>
 8001a90:	9e02      	ldr	r6, [sp, #8]
 8001a92:	2e02      	cmp	r6, #2
 8001a94:	d100      	bne.n	8001a98 <__aeabi_dmul+0x114>
 8001a96:	e235      	b.n	8001f04 <__aeabi_dmul+0x580>
 8001a98:	2e03      	cmp	r6, #3
 8001a9a:	d100      	bne.n	8001a9e <__aeabi_dmul+0x11a>
 8001a9c:	e1d2      	b.n	8001e44 <__aeabi_dmul+0x4c0>
 8001a9e:	4654      	mov	r4, sl
 8001aa0:	4648      	mov	r0, r9
 8001aa2:	2e01      	cmp	r6, #1
 8001aa4:	d0c1      	beq.n	8001a2a <__aeabi_dmul+0xa6>
 8001aa6:	9a01      	ldr	r2, [sp, #4]
 8001aa8:	4b7d      	ldr	r3, [pc, #500]	@ (8001ca0 <__aeabi_dmul+0x31c>)
 8001aaa:	4694      	mov	ip, r2
 8001aac:	4463      	add	r3, ip
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	dc00      	bgt.n	8001ab4 <__aeabi_dmul+0x130>
 8001ab2:	e0c0      	b.n	8001c36 <__aeabi_dmul+0x2b2>
 8001ab4:	0742      	lsls	r2, r0, #29
 8001ab6:	d009      	beq.n	8001acc <__aeabi_dmul+0x148>
 8001ab8:	220f      	movs	r2, #15
 8001aba:	4002      	ands	r2, r0
 8001abc:	2a04      	cmp	r2, #4
 8001abe:	d005      	beq.n	8001acc <__aeabi_dmul+0x148>
 8001ac0:	1d02      	adds	r2, r0, #4
 8001ac2:	4282      	cmp	r2, r0
 8001ac4:	4180      	sbcs	r0, r0
 8001ac6:	4240      	negs	r0, r0
 8001ac8:	1824      	adds	r4, r4, r0
 8001aca:	0010      	movs	r0, r2
 8001acc:	01e2      	lsls	r2, r4, #7
 8001ace:	d506      	bpl.n	8001ade <__aeabi_dmul+0x15a>
 8001ad0:	4b74      	ldr	r3, [pc, #464]	@ (8001ca4 <__aeabi_dmul+0x320>)
 8001ad2:	9a01      	ldr	r2, [sp, #4]
 8001ad4:	401c      	ands	r4, r3
 8001ad6:	2380      	movs	r3, #128	@ 0x80
 8001ad8:	4694      	mov	ip, r2
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	4463      	add	r3, ip
 8001ade:	4a72      	ldr	r2, [pc, #456]	@ (8001ca8 <__aeabi_dmul+0x324>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	dc6b      	bgt.n	8001bbc <__aeabi_dmul+0x238>
 8001ae4:	0762      	lsls	r2, r4, #29
 8001ae6:	08c0      	lsrs	r0, r0, #3
 8001ae8:	0264      	lsls	r4, r4, #9
 8001aea:	055b      	lsls	r3, r3, #21
 8001aec:	4302      	orrs	r2, r0
 8001aee:	0b24      	lsrs	r4, r4, #12
 8001af0:	0d5b      	lsrs	r3, r3, #21
 8001af2:	e79d      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001af4:	2190      	movs	r1, #144	@ 0x90
 8001af6:	0089      	lsls	r1, r1, #2
 8001af8:	420f      	tst	r7, r1
 8001afa:	d163      	bne.n	8001bc4 <__aeabi_dmul+0x240>
 8001afc:	2288      	movs	r2, #136	@ 0x88
 8001afe:	423a      	tst	r2, r7
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dmul+0x180>
 8001b02:	e0d7      	b.n	8001cb4 <__aeabi_dmul+0x330>
 8001b04:	9b00      	ldr	r3, [sp, #0]
 8001b06:	46a2      	mov	sl, r4
 8001b08:	469b      	mov	fp, r3
 8001b0a:	4681      	mov	r9, r0
 8001b0c:	9602      	str	r6, [sp, #8]
 8001b0e:	e7bf      	b.n	8001a90 <__aeabi_dmul+0x10c>
 8001b10:	0023      	movs	r3, r4
 8001b12:	4333      	orrs	r3, r6
 8001b14:	d100      	bne.n	8001b18 <__aeabi_dmul+0x194>
 8001b16:	e07f      	b.n	8001c18 <__aeabi_dmul+0x294>
 8001b18:	2c00      	cmp	r4, #0
 8001b1a:	d100      	bne.n	8001b1e <__aeabi_dmul+0x19a>
 8001b1c:	e1ad      	b.n	8001e7a <__aeabi_dmul+0x4f6>
 8001b1e:	0020      	movs	r0, r4
 8001b20:	f000 ff10 	bl	8002944 <__clzsi2>
 8001b24:	0002      	movs	r2, r0
 8001b26:	0003      	movs	r3, r0
 8001b28:	3a0b      	subs	r2, #11
 8001b2a:	201d      	movs	r0, #29
 8001b2c:	0019      	movs	r1, r3
 8001b2e:	1a82      	subs	r2, r0, r2
 8001b30:	0030      	movs	r0, r6
 8001b32:	3908      	subs	r1, #8
 8001b34:	40d0      	lsrs	r0, r2
 8001b36:	408c      	lsls	r4, r1
 8001b38:	4304      	orrs	r4, r0
 8001b3a:	0030      	movs	r0, r6
 8001b3c:	4088      	lsls	r0, r1
 8001b3e:	4a5b      	ldr	r2, [pc, #364]	@ (8001cac <__aeabi_dmul+0x328>)
 8001b40:	1aeb      	subs	r3, r5, r3
 8001b42:	4694      	mov	ip, r2
 8001b44:	4463      	add	r3, ip
 8001b46:	1c5a      	adds	r2, r3, #1
 8001b48:	9201      	str	r2, [sp, #4]
 8001b4a:	4642      	mov	r2, r8
 8001b4c:	2600      	movs	r6, #0
 8001b4e:	2a0a      	cmp	r2, #10
 8001b50:	dc00      	bgt.n	8001b54 <__aeabi_dmul+0x1d0>
 8001b52:	e75a      	b.n	8001a0a <__aeabi_dmul+0x86>
 8001b54:	e79c      	b.n	8001a90 <__aeabi_dmul+0x10c>
 8001b56:	4653      	mov	r3, sl
 8001b58:	4303      	orrs	r3, r0
 8001b5a:	4699      	mov	r9, r3
 8001b5c:	d054      	beq.n	8001c08 <__aeabi_dmul+0x284>
 8001b5e:	4653      	mov	r3, sl
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d100      	bne.n	8001b66 <__aeabi_dmul+0x1e2>
 8001b64:	e177      	b.n	8001e56 <__aeabi_dmul+0x4d2>
 8001b66:	4650      	mov	r0, sl
 8001b68:	f000 feec 	bl	8002944 <__clzsi2>
 8001b6c:	230b      	movs	r3, #11
 8001b6e:	425b      	negs	r3, r3
 8001b70:	469c      	mov	ip, r3
 8001b72:	0002      	movs	r2, r0
 8001b74:	4484      	add	ip, r0
 8001b76:	0011      	movs	r1, r2
 8001b78:	4650      	mov	r0, sl
 8001b7a:	3908      	subs	r1, #8
 8001b7c:	4088      	lsls	r0, r1
 8001b7e:	231d      	movs	r3, #29
 8001b80:	4680      	mov	r8, r0
 8001b82:	4660      	mov	r0, ip
 8001b84:	1a1b      	subs	r3, r3, r0
 8001b86:	0020      	movs	r0, r4
 8001b88:	40d8      	lsrs	r0, r3
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	4640      	mov	r0, r8
 8001b8e:	4303      	orrs	r3, r0
 8001b90:	469a      	mov	sl, r3
 8001b92:	0023      	movs	r3, r4
 8001b94:	408b      	lsls	r3, r1
 8001b96:	4699      	mov	r9, r3
 8001b98:	2300      	movs	r3, #0
 8001b9a:	4d44      	ldr	r5, [pc, #272]	@ (8001cac <__aeabi_dmul+0x328>)
 8001b9c:	4698      	mov	r8, r3
 8001b9e:	1aad      	subs	r5, r5, r2
 8001ba0:	9302      	str	r3, [sp, #8]
 8001ba2:	e715      	b.n	80019d0 <__aeabi_dmul+0x4c>
 8001ba4:	4652      	mov	r2, sl
 8001ba6:	4302      	orrs	r2, r0
 8001ba8:	4691      	mov	r9, r2
 8001baa:	d126      	bne.n	8001bfa <__aeabi_dmul+0x276>
 8001bac:	2200      	movs	r2, #0
 8001bae:	001d      	movs	r5, r3
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	4692      	mov	sl, r2
 8001bb4:	3208      	adds	r2, #8
 8001bb6:	4690      	mov	r8, r2
 8001bb8:	9302      	str	r3, [sp, #8]
 8001bba:	e709      	b.n	80019d0 <__aeabi_dmul+0x4c>
 8001bbc:	2400      	movs	r4, #0
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	4b35      	ldr	r3, [pc, #212]	@ (8001c98 <__aeabi_dmul+0x314>)
 8001bc2:	e735      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	2480      	movs	r4, #128	@ 0x80
 8001bc8:	469b      	mov	fp, r3
 8001bca:	0324      	lsls	r4, r4, #12
 8001bcc:	4b32      	ldr	r3, [pc, #200]	@ (8001c98 <__aeabi_dmul+0x314>)
 8001bce:	e72f      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	4641      	mov	r1, r8
 8001bd4:	4311      	orrs	r1, r2
 8001bd6:	2280      	movs	r2, #128	@ 0x80
 8001bd8:	0112      	lsls	r2, r2, #4
 8001bda:	4694      	mov	ip, r2
 8001bdc:	002a      	movs	r2, r5
 8001bde:	4462      	add	r2, ip
 8001be0:	4688      	mov	r8, r1
 8001be2:	9201      	str	r2, [sp, #4]
 8001be4:	290a      	cmp	r1, #10
 8001be6:	dd00      	ble.n	8001bea <__aeabi_dmul+0x266>
 8001be8:	e752      	b.n	8001a90 <__aeabi_dmul+0x10c>
 8001bea:	465a      	mov	r2, fp
 8001bec:	2000      	movs	r0, #0
 8001bee:	9900      	ldr	r1, [sp, #0]
 8001bf0:	0004      	movs	r4, r0
 8001bf2:	404a      	eors	r2, r1
 8001bf4:	4693      	mov	fp, r2
 8001bf6:	2602      	movs	r6, #2
 8001bf8:	e70b      	b.n	8001a12 <__aeabi_dmul+0x8e>
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	001d      	movs	r5, r3
 8001bfe:	2303      	movs	r3, #3
 8001c00:	4681      	mov	r9, r0
 8001c02:	4690      	mov	r8, r2
 8001c04:	9302      	str	r3, [sp, #8]
 8001c06:	e6e3      	b.n	80019d0 <__aeabi_dmul+0x4c>
 8001c08:	2300      	movs	r3, #0
 8001c0a:	469a      	mov	sl, r3
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	4698      	mov	r8, r3
 8001c10:	3b03      	subs	r3, #3
 8001c12:	2500      	movs	r5, #0
 8001c14:	9302      	str	r3, [sp, #8]
 8001c16:	e6db      	b.n	80019d0 <__aeabi_dmul+0x4c>
 8001c18:	4642      	mov	r2, r8
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	002b      	movs	r3, r5
 8001c20:	4690      	mov	r8, r2
 8001c22:	1c5a      	adds	r2, r3, #1
 8001c24:	9201      	str	r2, [sp, #4]
 8001c26:	4642      	mov	r2, r8
 8001c28:	2400      	movs	r4, #0
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	2601      	movs	r6, #1
 8001c2e:	2a0a      	cmp	r2, #10
 8001c30:	dc00      	bgt.n	8001c34 <__aeabi_dmul+0x2b0>
 8001c32:	e6ea      	b.n	8001a0a <__aeabi_dmul+0x86>
 8001c34:	e72c      	b.n	8001a90 <__aeabi_dmul+0x10c>
 8001c36:	2201      	movs	r2, #1
 8001c38:	1ad2      	subs	r2, r2, r3
 8001c3a:	2a38      	cmp	r2, #56	@ 0x38
 8001c3c:	dd00      	ble.n	8001c40 <__aeabi_dmul+0x2bc>
 8001c3e:	e6f4      	b.n	8001a2a <__aeabi_dmul+0xa6>
 8001c40:	2a1f      	cmp	r2, #31
 8001c42:	dc00      	bgt.n	8001c46 <__aeabi_dmul+0x2c2>
 8001c44:	e12a      	b.n	8001e9c <__aeabi_dmul+0x518>
 8001c46:	211f      	movs	r1, #31
 8001c48:	4249      	negs	r1, r1
 8001c4a:	1acb      	subs	r3, r1, r3
 8001c4c:	0021      	movs	r1, r4
 8001c4e:	40d9      	lsrs	r1, r3
 8001c50:	000b      	movs	r3, r1
 8001c52:	2a20      	cmp	r2, #32
 8001c54:	d005      	beq.n	8001c62 <__aeabi_dmul+0x2de>
 8001c56:	4a16      	ldr	r2, [pc, #88]	@ (8001cb0 <__aeabi_dmul+0x32c>)
 8001c58:	9d01      	ldr	r5, [sp, #4]
 8001c5a:	4694      	mov	ip, r2
 8001c5c:	4465      	add	r5, ip
 8001c5e:	40ac      	lsls	r4, r5
 8001c60:	4320      	orrs	r0, r4
 8001c62:	1e42      	subs	r2, r0, #1
 8001c64:	4190      	sbcs	r0, r2
 8001c66:	4318      	orrs	r0, r3
 8001c68:	2307      	movs	r3, #7
 8001c6a:	0019      	movs	r1, r3
 8001c6c:	2400      	movs	r4, #0
 8001c6e:	4001      	ands	r1, r0
 8001c70:	4203      	tst	r3, r0
 8001c72:	d00c      	beq.n	8001c8e <__aeabi_dmul+0x30a>
 8001c74:	230f      	movs	r3, #15
 8001c76:	4003      	ands	r3, r0
 8001c78:	2b04      	cmp	r3, #4
 8001c7a:	d100      	bne.n	8001c7e <__aeabi_dmul+0x2fa>
 8001c7c:	e140      	b.n	8001f00 <__aeabi_dmul+0x57c>
 8001c7e:	1d03      	adds	r3, r0, #4
 8001c80:	4283      	cmp	r3, r0
 8001c82:	41a4      	sbcs	r4, r4
 8001c84:	0018      	movs	r0, r3
 8001c86:	4264      	negs	r4, r4
 8001c88:	0761      	lsls	r1, r4, #29
 8001c8a:	0264      	lsls	r4, r4, #9
 8001c8c:	0b24      	lsrs	r4, r4, #12
 8001c8e:	08c2      	lsrs	r2, r0, #3
 8001c90:	2300      	movs	r3, #0
 8001c92:	430a      	orrs	r2, r1
 8001c94:	e6cc      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001c96:	46c0      	nop			@ (mov r8, r8)
 8001c98:	000007ff 	.word	0x000007ff
 8001c9c:	fffffc01 	.word	0xfffffc01
 8001ca0:	000003ff 	.word	0x000003ff
 8001ca4:	feffffff 	.word	0xfeffffff
 8001ca8:	000007fe 	.word	0x000007fe
 8001cac:	fffffc0d 	.word	0xfffffc0d
 8001cb0:	0000043e 	.word	0x0000043e
 8001cb4:	4649      	mov	r1, r9
 8001cb6:	464a      	mov	r2, r9
 8001cb8:	0409      	lsls	r1, r1, #16
 8001cba:	0c09      	lsrs	r1, r1, #16
 8001cbc:	000d      	movs	r5, r1
 8001cbe:	0c16      	lsrs	r6, r2, #16
 8001cc0:	0c02      	lsrs	r2, r0, #16
 8001cc2:	0400      	lsls	r0, r0, #16
 8001cc4:	0c00      	lsrs	r0, r0, #16
 8001cc6:	4345      	muls	r5, r0
 8001cc8:	46ac      	mov	ip, r5
 8001cca:	0005      	movs	r5, r0
 8001ccc:	4375      	muls	r5, r6
 8001cce:	46a8      	mov	r8, r5
 8001cd0:	0015      	movs	r5, r2
 8001cd2:	000f      	movs	r7, r1
 8001cd4:	4375      	muls	r5, r6
 8001cd6:	9200      	str	r2, [sp, #0]
 8001cd8:	9502      	str	r5, [sp, #8]
 8001cda:	002a      	movs	r2, r5
 8001cdc:	9d00      	ldr	r5, [sp, #0]
 8001cde:	436f      	muls	r7, r5
 8001ce0:	4665      	mov	r5, ip
 8001ce2:	0c2d      	lsrs	r5, r5, #16
 8001ce4:	46a9      	mov	r9, r5
 8001ce6:	4447      	add	r7, r8
 8001ce8:	444f      	add	r7, r9
 8001cea:	45b8      	cmp	r8, r7
 8001cec:	d905      	bls.n	8001cfa <__aeabi_dmul+0x376>
 8001cee:	0015      	movs	r5, r2
 8001cf0:	2280      	movs	r2, #128	@ 0x80
 8001cf2:	0252      	lsls	r2, r2, #9
 8001cf4:	4690      	mov	r8, r2
 8001cf6:	4445      	add	r5, r8
 8001cf8:	9502      	str	r5, [sp, #8]
 8001cfa:	0c3d      	lsrs	r5, r7, #16
 8001cfc:	9503      	str	r5, [sp, #12]
 8001cfe:	4665      	mov	r5, ip
 8001d00:	042d      	lsls	r5, r5, #16
 8001d02:	043f      	lsls	r7, r7, #16
 8001d04:	0c2d      	lsrs	r5, r5, #16
 8001d06:	46ac      	mov	ip, r5
 8001d08:	003d      	movs	r5, r7
 8001d0a:	4465      	add	r5, ip
 8001d0c:	9504      	str	r5, [sp, #16]
 8001d0e:	0c25      	lsrs	r5, r4, #16
 8001d10:	0424      	lsls	r4, r4, #16
 8001d12:	0c24      	lsrs	r4, r4, #16
 8001d14:	46ac      	mov	ip, r5
 8001d16:	0025      	movs	r5, r4
 8001d18:	4375      	muls	r5, r6
 8001d1a:	46a8      	mov	r8, r5
 8001d1c:	4665      	mov	r5, ip
 8001d1e:	000f      	movs	r7, r1
 8001d20:	4369      	muls	r1, r5
 8001d22:	4441      	add	r1, r8
 8001d24:	4689      	mov	r9, r1
 8001d26:	4367      	muls	r7, r4
 8001d28:	0c39      	lsrs	r1, r7, #16
 8001d2a:	4449      	add	r1, r9
 8001d2c:	436e      	muls	r6, r5
 8001d2e:	4588      	cmp	r8, r1
 8001d30:	d903      	bls.n	8001d3a <__aeabi_dmul+0x3b6>
 8001d32:	2280      	movs	r2, #128	@ 0x80
 8001d34:	0252      	lsls	r2, r2, #9
 8001d36:	4690      	mov	r8, r2
 8001d38:	4446      	add	r6, r8
 8001d3a:	0c0d      	lsrs	r5, r1, #16
 8001d3c:	46a8      	mov	r8, r5
 8001d3e:	0035      	movs	r5, r6
 8001d40:	4445      	add	r5, r8
 8001d42:	9505      	str	r5, [sp, #20]
 8001d44:	9d03      	ldr	r5, [sp, #12]
 8001d46:	043f      	lsls	r7, r7, #16
 8001d48:	46a8      	mov	r8, r5
 8001d4a:	0c3f      	lsrs	r7, r7, #16
 8001d4c:	0409      	lsls	r1, r1, #16
 8001d4e:	19c9      	adds	r1, r1, r7
 8001d50:	4488      	add	r8, r1
 8001d52:	4645      	mov	r5, r8
 8001d54:	9503      	str	r5, [sp, #12]
 8001d56:	4655      	mov	r5, sl
 8001d58:	042e      	lsls	r6, r5, #16
 8001d5a:	0c36      	lsrs	r6, r6, #16
 8001d5c:	0c2f      	lsrs	r7, r5, #16
 8001d5e:	0035      	movs	r5, r6
 8001d60:	4345      	muls	r5, r0
 8001d62:	4378      	muls	r0, r7
 8001d64:	4681      	mov	r9, r0
 8001d66:	0038      	movs	r0, r7
 8001d68:	46a8      	mov	r8, r5
 8001d6a:	0c2d      	lsrs	r5, r5, #16
 8001d6c:	46aa      	mov	sl, r5
 8001d6e:	9a00      	ldr	r2, [sp, #0]
 8001d70:	4350      	muls	r0, r2
 8001d72:	4372      	muls	r2, r6
 8001d74:	444a      	add	r2, r9
 8001d76:	4452      	add	r2, sl
 8001d78:	4591      	cmp	r9, r2
 8001d7a:	d903      	bls.n	8001d84 <__aeabi_dmul+0x400>
 8001d7c:	2580      	movs	r5, #128	@ 0x80
 8001d7e:	026d      	lsls	r5, r5, #9
 8001d80:	46a9      	mov	r9, r5
 8001d82:	4448      	add	r0, r9
 8001d84:	0c15      	lsrs	r5, r2, #16
 8001d86:	46a9      	mov	r9, r5
 8001d88:	4645      	mov	r5, r8
 8001d8a:	042d      	lsls	r5, r5, #16
 8001d8c:	0c2d      	lsrs	r5, r5, #16
 8001d8e:	46a8      	mov	r8, r5
 8001d90:	4665      	mov	r5, ip
 8001d92:	437d      	muls	r5, r7
 8001d94:	0412      	lsls	r2, r2, #16
 8001d96:	4448      	add	r0, r9
 8001d98:	4490      	add	r8, r2
 8001d9a:	46a9      	mov	r9, r5
 8001d9c:	0032      	movs	r2, r6
 8001d9e:	4665      	mov	r5, ip
 8001da0:	4362      	muls	r2, r4
 8001da2:	436e      	muls	r6, r5
 8001da4:	437c      	muls	r4, r7
 8001da6:	0c17      	lsrs	r7, r2, #16
 8001da8:	1936      	adds	r6, r6, r4
 8001daa:	19bf      	adds	r7, r7, r6
 8001dac:	42bc      	cmp	r4, r7
 8001dae:	d903      	bls.n	8001db8 <__aeabi_dmul+0x434>
 8001db0:	2480      	movs	r4, #128	@ 0x80
 8001db2:	0264      	lsls	r4, r4, #9
 8001db4:	46a4      	mov	ip, r4
 8001db6:	44e1      	add	r9, ip
 8001db8:	9c02      	ldr	r4, [sp, #8]
 8001dba:	9e03      	ldr	r6, [sp, #12]
 8001dbc:	46a4      	mov	ip, r4
 8001dbe:	9d05      	ldr	r5, [sp, #20]
 8001dc0:	4466      	add	r6, ip
 8001dc2:	428e      	cmp	r6, r1
 8001dc4:	4189      	sbcs	r1, r1
 8001dc6:	46ac      	mov	ip, r5
 8001dc8:	0412      	lsls	r2, r2, #16
 8001dca:	043c      	lsls	r4, r7, #16
 8001dcc:	0c12      	lsrs	r2, r2, #16
 8001dce:	18a2      	adds	r2, r4, r2
 8001dd0:	4462      	add	r2, ip
 8001dd2:	4249      	negs	r1, r1
 8001dd4:	1854      	adds	r4, r2, r1
 8001dd6:	4446      	add	r6, r8
 8001dd8:	46a4      	mov	ip, r4
 8001dda:	4546      	cmp	r6, r8
 8001ddc:	41a4      	sbcs	r4, r4
 8001dde:	4682      	mov	sl, r0
 8001de0:	4264      	negs	r4, r4
 8001de2:	46a0      	mov	r8, r4
 8001de4:	42aa      	cmp	r2, r5
 8001de6:	4192      	sbcs	r2, r2
 8001de8:	458c      	cmp	ip, r1
 8001dea:	4189      	sbcs	r1, r1
 8001dec:	44e2      	add	sl, ip
 8001dee:	44d0      	add	r8, sl
 8001df0:	4249      	negs	r1, r1
 8001df2:	4252      	negs	r2, r2
 8001df4:	430a      	orrs	r2, r1
 8001df6:	45a0      	cmp	r8, r4
 8001df8:	41a4      	sbcs	r4, r4
 8001dfa:	4582      	cmp	sl, r0
 8001dfc:	4189      	sbcs	r1, r1
 8001dfe:	4264      	negs	r4, r4
 8001e00:	4249      	negs	r1, r1
 8001e02:	430c      	orrs	r4, r1
 8001e04:	4641      	mov	r1, r8
 8001e06:	0c3f      	lsrs	r7, r7, #16
 8001e08:	19d2      	adds	r2, r2, r7
 8001e0a:	1912      	adds	r2, r2, r4
 8001e0c:	0dcc      	lsrs	r4, r1, #23
 8001e0e:	9904      	ldr	r1, [sp, #16]
 8001e10:	0270      	lsls	r0, r6, #9
 8001e12:	4308      	orrs	r0, r1
 8001e14:	1e41      	subs	r1, r0, #1
 8001e16:	4188      	sbcs	r0, r1
 8001e18:	4641      	mov	r1, r8
 8001e1a:	444a      	add	r2, r9
 8001e1c:	0df6      	lsrs	r6, r6, #23
 8001e1e:	0252      	lsls	r2, r2, #9
 8001e20:	4330      	orrs	r0, r6
 8001e22:	0249      	lsls	r1, r1, #9
 8001e24:	4314      	orrs	r4, r2
 8001e26:	4308      	orrs	r0, r1
 8001e28:	01d2      	lsls	r2, r2, #7
 8001e2a:	d535      	bpl.n	8001e98 <__aeabi_dmul+0x514>
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	0843      	lsrs	r3, r0, #1
 8001e30:	4002      	ands	r2, r0
 8001e32:	4313      	orrs	r3, r2
 8001e34:	07e0      	lsls	r0, r4, #31
 8001e36:	4318      	orrs	r0, r3
 8001e38:	0864      	lsrs	r4, r4, #1
 8001e3a:	e634      	b.n	8001aa6 <__aeabi_dmul+0x122>
 8001e3c:	9b00      	ldr	r3, [sp, #0]
 8001e3e:	46a2      	mov	sl, r4
 8001e40:	469b      	mov	fp, r3
 8001e42:	4681      	mov	r9, r0
 8001e44:	2480      	movs	r4, #128	@ 0x80
 8001e46:	4653      	mov	r3, sl
 8001e48:	0324      	lsls	r4, r4, #12
 8001e4a:	431c      	orrs	r4, r3
 8001e4c:	0324      	lsls	r4, r4, #12
 8001e4e:	464a      	mov	r2, r9
 8001e50:	4b2e      	ldr	r3, [pc, #184]	@ (8001f0c <__aeabi_dmul+0x588>)
 8001e52:	0b24      	lsrs	r4, r4, #12
 8001e54:	e5ec      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001e56:	f000 fd75 	bl	8002944 <__clzsi2>
 8001e5a:	2315      	movs	r3, #21
 8001e5c:	469c      	mov	ip, r3
 8001e5e:	4484      	add	ip, r0
 8001e60:	0002      	movs	r2, r0
 8001e62:	4663      	mov	r3, ip
 8001e64:	3220      	adds	r2, #32
 8001e66:	2b1c      	cmp	r3, #28
 8001e68:	dc00      	bgt.n	8001e6c <__aeabi_dmul+0x4e8>
 8001e6a:	e684      	b.n	8001b76 <__aeabi_dmul+0x1f2>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	4699      	mov	r9, r3
 8001e70:	0023      	movs	r3, r4
 8001e72:	3808      	subs	r0, #8
 8001e74:	4083      	lsls	r3, r0
 8001e76:	469a      	mov	sl, r3
 8001e78:	e68e      	b.n	8001b98 <__aeabi_dmul+0x214>
 8001e7a:	f000 fd63 	bl	8002944 <__clzsi2>
 8001e7e:	0002      	movs	r2, r0
 8001e80:	0003      	movs	r3, r0
 8001e82:	3215      	adds	r2, #21
 8001e84:	3320      	adds	r3, #32
 8001e86:	2a1c      	cmp	r2, #28
 8001e88:	dc00      	bgt.n	8001e8c <__aeabi_dmul+0x508>
 8001e8a:	e64e      	b.n	8001b2a <__aeabi_dmul+0x1a6>
 8001e8c:	0002      	movs	r2, r0
 8001e8e:	0034      	movs	r4, r6
 8001e90:	3a08      	subs	r2, #8
 8001e92:	2000      	movs	r0, #0
 8001e94:	4094      	lsls	r4, r2
 8001e96:	e652      	b.n	8001b3e <__aeabi_dmul+0x1ba>
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	e604      	b.n	8001aa6 <__aeabi_dmul+0x122>
 8001e9c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f10 <__aeabi_dmul+0x58c>)
 8001e9e:	0021      	movs	r1, r4
 8001ea0:	469c      	mov	ip, r3
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	9d01      	ldr	r5, [sp, #4]
 8001ea6:	40d3      	lsrs	r3, r2
 8001ea8:	4465      	add	r5, ip
 8001eaa:	40a9      	lsls	r1, r5
 8001eac:	4319      	orrs	r1, r3
 8001eae:	0003      	movs	r3, r0
 8001eb0:	40ab      	lsls	r3, r5
 8001eb2:	1e58      	subs	r0, r3, #1
 8001eb4:	4183      	sbcs	r3, r0
 8001eb6:	4319      	orrs	r1, r3
 8001eb8:	0008      	movs	r0, r1
 8001eba:	40d4      	lsrs	r4, r2
 8001ebc:	074b      	lsls	r3, r1, #29
 8001ebe:	d009      	beq.n	8001ed4 <__aeabi_dmul+0x550>
 8001ec0:	230f      	movs	r3, #15
 8001ec2:	400b      	ands	r3, r1
 8001ec4:	2b04      	cmp	r3, #4
 8001ec6:	d005      	beq.n	8001ed4 <__aeabi_dmul+0x550>
 8001ec8:	1d0b      	adds	r3, r1, #4
 8001eca:	428b      	cmp	r3, r1
 8001ecc:	4180      	sbcs	r0, r0
 8001ece:	4240      	negs	r0, r0
 8001ed0:	1824      	adds	r4, r4, r0
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	0223      	lsls	r3, r4, #8
 8001ed6:	d400      	bmi.n	8001eda <__aeabi_dmul+0x556>
 8001ed8:	e6d6      	b.n	8001c88 <__aeabi_dmul+0x304>
 8001eda:	2301      	movs	r3, #1
 8001edc:	2400      	movs	r4, #0
 8001ede:	2200      	movs	r2, #0
 8001ee0:	e5a6      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001ee2:	290f      	cmp	r1, #15
 8001ee4:	d1aa      	bne.n	8001e3c <__aeabi_dmul+0x4b8>
 8001ee6:	2380      	movs	r3, #128	@ 0x80
 8001ee8:	4652      	mov	r2, sl
 8001eea:	031b      	lsls	r3, r3, #12
 8001eec:	421a      	tst	r2, r3
 8001eee:	d0a9      	beq.n	8001e44 <__aeabi_dmul+0x4c0>
 8001ef0:	421c      	tst	r4, r3
 8001ef2:	d1a7      	bne.n	8001e44 <__aeabi_dmul+0x4c0>
 8001ef4:	431c      	orrs	r4, r3
 8001ef6:	9b00      	ldr	r3, [sp, #0]
 8001ef8:	0002      	movs	r2, r0
 8001efa:	469b      	mov	fp, r3
 8001efc:	4b03      	ldr	r3, [pc, #12]	@ (8001f0c <__aeabi_dmul+0x588>)
 8001efe:	e597      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001f00:	2400      	movs	r4, #0
 8001f02:	e6c1      	b.n	8001c88 <__aeabi_dmul+0x304>
 8001f04:	2400      	movs	r4, #0
 8001f06:	4b01      	ldr	r3, [pc, #4]	@ (8001f0c <__aeabi_dmul+0x588>)
 8001f08:	0022      	movs	r2, r4
 8001f0a:	e591      	b.n	8001a30 <__aeabi_dmul+0xac>
 8001f0c:	000007ff 	.word	0x000007ff
 8001f10:	0000041e 	.word	0x0000041e

08001f14 <__aeabi_dsub>:
 8001f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f16:	464e      	mov	r6, r9
 8001f18:	4645      	mov	r5, r8
 8001f1a:	46de      	mov	lr, fp
 8001f1c:	4657      	mov	r7, sl
 8001f1e:	b5e0      	push	{r5, r6, r7, lr}
 8001f20:	b085      	sub	sp, #20
 8001f22:	9000      	str	r0, [sp, #0]
 8001f24:	9101      	str	r1, [sp, #4]
 8001f26:	030c      	lsls	r4, r1, #12
 8001f28:	004f      	lsls	r7, r1, #1
 8001f2a:	0fce      	lsrs	r6, r1, #31
 8001f2c:	0a61      	lsrs	r1, r4, #9
 8001f2e:	9c00      	ldr	r4, [sp, #0]
 8001f30:	46b0      	mov	r8, r6
 8001f32:	0f64      	lsrs	r4, r4, #29
 8001f34:	430c      	orrs	r4, r1
 8001f36:	9900      	ldr	r1, [sp, #0]
 8001f38:	0d7f      	lsrs	r7, r7, #21
 8001f3a:	00c8      	lsls	r0, r1, #3
 8001f3c:	0011      	movs	r1, r2
 8001f3e:	001a      	movs	r2, r3
 8001f40:	031b      	lsls	r3, r3, #12
 8001f42:	469c      	mov	ip, r3
 8001f44:	9100      	str	r1, [sp, #0]
 8001f46:	9201      	str	r2, [sp, #4]
 8001f48:	0051      	lsls	r1, r2, #1
 8001f4a:	0d4b      	lsrs	r3, r1, #21
 8001f4c:	4699      	mov	r9, r3
 8001f4e:	9b01      	ldr	r3, [sp, #4]
 8001f50:	9d00      	ldr	r5, [sp, #0]
 8001f52:	0fd9      	lsrs	r1, r3, #31
 8001f54:	4663      	mov	r3, ip
 8001f56:	0f6a      	lsrs	r2, r5, #29
 8001f58:	0a5b      	lsrs	r3, r3, #9
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	00ea      	lsls	r2, r5, #3
 8001f5e:	4694      	mov	ip, r2
 8001f60:	4693      	mov	fp, r2
 8001f62:	4ac1      	ldr	r2, [pc, #772]	@ (8002268 <__aeabi_dsub+0x354>)
 8001f64:	9003      	str	r0, [sp, #12]
 8001f66:	9302      	str	r3, [sp, #8]
 8001f68:	4591      	cmp	r9, r2
 8001f6a:	d100      	bne.n	8001f6e <__aeabi_dsub+0x5a>
 8001f6c:	e0cd      	b.n	800210a <__aeabi_dsub+0x1f6>
 8001f6e:	2501      	movs	r5, #1
 8001f70:	4069      	eors	r1, r5
 8001f72:	464d      	mov	r5, r9
 8001f74:	1b7d      	subs	r5, r7, r5
 8001f76:	46aa      	mov	sl, r5
 8001f78:	428e      	cmp	r6, r1
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_dsub+0x6a>
 8001f7c:	e080      	b.n	8002080 <__aeabi_dsub+0x16c>
 8001f7e:	2d00      	cmp	r5, #0
 8001f80:	dc00      	bgt.n	8001f84 <__aeabi_dsub+0x70>
 8001f82:	e335      	b.n	80025f0 <__aeabi_dsub+0x6dc>
 8001f84:	4649      	mov	r1, r9
 8001f86:	2900      	cmp	r1, #0
 8001f88:	d100      	bne.n	8001f8c <__aeabi_dsub+0x78>
 8001f8a:	e0df      	b.n	800214c <__aeabi_dsub+0x238>
 8001f8c:	4297      	cmp	r7, r2
 8001f8e:	d100      	bne.n	8001f92 <__aeabi_dsub+0x7e>
 8001f90:	e194      	b.n	80022bc <__aeabi_dsub+0x3a8>
 8001f92:	4652      	mov	r2, sl
 8001f94:	2501      	movs	r5, #1
 8001f96:	2a38      	cmp	r2, #56	@ 0x38
 8001f98:	dc19      	bgt.n	8001fce <__aeabi_dsub+0xba>
 8001f9a:	2280      	movs	r2, #128	@ 0x80
 8001f9c:	9b02      	ldr	r3, [sp, #8]
 8001f9e:	0412      	lsls	r2, r2, #16
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	9302      	str	r3, [sp, #8]
 8001fa4:	4652      	mov	r2, sl
 8001fa6:	2a1f      	cmp	r2, #31
 8001fa8:	dd00      	ble.n	8001fac <__aeabi_dsub+0x98>
 8001faa:	e1e3      	b.n	8002374 <__aeabi_dsub+0x460>
 8001fac:	4653      	mov	r3, sl
 8001fae:	2220      	movs	r2, #32
 8001fb0:	4661      	mov	r1, ip
 8001fb2:	9d02      	ldr	r5, [sp, #8]
 8001fb4:	1ad2      	subs	r2, r2, r3
 8001fb6:	4095      	lsls	r5, r2
 8001fb8:	40d9      	lsrs	r1, r3
 8001fba:	430d      	orrs	r5, r1
 8001fbc:	4661      	mov	r1, ip
 8001fbe:	4091      	lsls	r1, r2
 8001fc0:	000a      	movs	r2, r1
 8001fc2:	1e51      	subs	r1, r2, #1
 8001fc4:	418a      	sbcs	r2, r1
 8001fc6:	4315      	orrs	r5, r2
 8001fc8:	9a02      	ldr	r2, [sp, #8]
 8001fca:	40da      	lsrs	r2, r3
 8001fcc:	1aa4      	subs	r4, r4, r2
 8001fce:	1b45      	subs	r5, r0, r5
 8001fd0:	42a8      	cmp	r0, r5
 8001fd2:	4180      	sbcs	r0, r0
 8001fd4:	4240      	negs	r0, r0
 8001fd6:	1a24      	subs	r4, r4, r0
 8001fd8:	0223      	lsls	r3, r4, #8
 8001fda:	d400      	bmi.n	8001fde <__aeabi_dsub+0xca>
 8001fdc:	e13d      	b.n	800225a <__aeabi_dsub+0x346>
 8001fde:	0264      	lsls	r4, r4, #9
 8001fe0:	0a64      	lsrs	r4, r4, #9
 8001fe2:	2c00      	cmp	r4, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0xd4>
 8001fe6:	e147      	b.n	8002278 <__aeabi_dsub+0x364>
 8001fe8:	0020      	movs	r0, r4
 8001fea:	f000 fcab 	bl	8002944 <__clzsi2>
 8001fee:	0003      	movs	r3, r0
 8001ff0:	3b08      	subs	r3, #8
 8001ff2:	2120      	movs	r1, #32
 8001ff4:	0028      	movs	r0, r5
 8001ff6:	1aca      	subs	r2, r1, r3
 8001ff8:	40d0      	lsrs	r0, r2
 8001ffa:	409c      	lsls	r4, r3
 8001ffc:	0002      	movs	r2, r0
 8001ffe:	409d      	lsls	r5, r3
 8002000:	4322      	orrs	r2, r4
 8002002:	429f      	cmp	r7, r3
 8002004:	dd00      	ble.n	8002008 <__aeabi_dsub+0xf4>
 8002006:	e177      	b.n	80022f8 <__aeabi_dsub+0x3e4>
 8002008:	1bd8      	subs	r0, r3, r7
 800200a:	3001      	adds	r0, #1
 800200c:	1a09      	subs	r1, r1, r0
 800200e:	002c      	movs	r4, r5
 8002010:	408d      	lsls	r5, r1
 8002012:	40c4      	lsrs	r4, r0
 8002014:	1e6b      	subs	r3, r5, #1
 8002016:	419d      	sbcs	r5, r3
 8002018:	0013      	movs	r3, r2
 800201a:	40c2      	lsrs	r2, r0
 800201c:	408b      	lsls	r3, r1
 800201e:	4325      	orrs	r5, r4
 8002020:	2700      	movs	r7, #0
 8002022:	0014      	movs	r4, r2
 8002024:	431d      	orrs	r5, r3
 8002026:	076b      	lsls	r3, r5, #29
 8002028:	d009      	beq.n	800203e <__aeabi_dsub+0x12a>
 800202a:	230f      	movs	r3, #15
 800202c:	402b      	ands	r3, r5
 800202e:	2b04      	cmp	r3, #4
 8002030:	d005      	beq.n	800203e <__aeabi_dsub+0x12a>
 8002032:	1d2b      	adds	r3, r5, #4
 8002034:	42ab      	cmp	r3, r5
 8002036:	41ad      	sbcs	r5, r5
 8002038:	426d      	negs	r5, r5
 800203a:	1964      	adds	r4, r4, r5
 800203c:	001d      	movs	r5, r3
 800203e:	0223      	lsls	r3, r4, #8
 8002040:	d400      	bmi.n	8002044 <__aeabi_dsub+0x130>
 8002042:	e140      	b.n	80022c6 <__aeabi_dsub+0x3b2>
 8002044:	4a88      	ldr	r2, [pc, #544]	@ (8002268 <__aeabi_dsub+0x354>)
 8002046:	3701      	adds	r7, #1
 8002048:	4297      	cmp	r7, r2
 800204a:	d100      	bne.n	800204e <__aeabi_dsub+0x13a>
 800204c:	e101      	b.n	8002252 <__aeabi_dsub+0x33e>
 800204e:	2601      	movs	r6, #1
 8002050:	4643      	mov	r3, r8
 8002052:	4986      	ldr	r1, [pc, #536]	@ (800226c <__aeabi_dsub+0x358>)
 8002054:	08ed      	lsrs	r5, r5, #3
 8002056:	4021      	ands	r1, r4
 8002058:	074a      	lsls	r2, r1, #29
 800205a:	432a      	orrs	r2, r5
 800205c:	057c      	lsls	r4, r7, #21
 800205e:	024d      	lsls	r5, r1, #9
 8002060:	0b2d      	lsrs	r5, r5, #12
 8002062:	0d64      	lsrs	r4, r4, #21
 8002064:	401e      	ands	r6, r3
 8002066:	0524      	lsls	r4, r4, #20
 8002068:	432c      	orrs	r4, r5
 800206a:	07f6      	lsls	r6, r6, #31
 800206c:	4334      	orrs	r4, r6
 800206e:	0010      	movs	r0, r2
 8002070:	0021      	movs	r1, r4
 8002072:	b005      	add	sp, #20
 8002074:	bcf0      	pop	{r4, r5, r6, r7}
 8002076:	46bb      	mov	fp, r7
 8002078:	46b2      	mov	sl, r6
 800207a:	46a9      	mov	r9, r5
 800207c:	46a0      	mov	r8, r4
 800207e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002080:	2d00      	cmp	r5, #0
 8002082:	dc00      	bgt.n	8002086 <__aeabi_dsub+0x172>
 8002084:	e2d0      	b.n	8002628 <__aeabi_dsub+0x714>
 8002086:	4649      	mov	r1, r9
 8002088:	2900      	cmp	r1, #0
 800208a:	d000      	beq.n	800208e <__aeabi_dsub+0x17a>
 800208c:	e0d4      	b.n	8002238 <__aeabi_dsub+0x324>
 800208e:	4661      	mov	r1, ip
 8002090:	9b02      	ldr	r3, [sp, #8]
 8002092:	4319      	orrs	r1, r3
 8002094:	d100      	bne.n	8002098 <__aeabi_dsub+0x184>
 8002096:	e12b      	b.n	80022f0 <__aeabi_dsub+0x3dc>
 8002098:	1e69      	subs	r1, r5, #1
 800209a:	2d01      	cmp	r5, #1
 800209c:	d100      	bne.n	80020a0 <__aeabi_dsub+0x18c>
 800209e:	e1d9      	b.n	8002454 <__aeabi_dsub+0x540>
 80020a0:	4295      	cmp	r5, r2
 80020a2:	d100      	bne.n	80020a6 <__aeabi_dsub+0x192>
 80020a4:	e10a      	b.n	80022bc <__aeabi_dsub+0x3a8>
 80020a6:	2501      	movs	r5, #1
 80020a8:	2938      	cmp	r1, #56	@ 0x38
 80020aa:	dc17      	bgt.n	80020dc <__aeabi_dsub+0x1c8>
 80020ac:	468a      	mov	sl, r1
 80020ae:	4653      	mov	r3, sl
 80020b0:	2b1f      	cmp	r3, #31
 80020b2:	dd00      	ble.n	80020b6 <__aeabi_dsub+0x1a2>
 80020b4:	e1e7      	b.n	8002486 <__aeabi_dsub+0x572>
 80020b6:	2220      	movs	r2, #32
 80020b8:	1ad2      	subs	r2, r2, r3
 80020ba:	9b02      	ldr	r3, [sp, #8]
 80020bc:	4661      	mov	r1, ip
 80020be:	4093      	lsls	r3, r2
 80020c0:	001d      	movs	r5, r3
 80020c2:	4653      	mov	r3, sl
 80020c4:	40d9      	lsrs	r1, r3
 80020c6:	4663      	mov	r3, ip
 80020c8:	4093      	lsls	r3, r2
 80020ca:	001a      	movs	r2, r3
 80020cc:	430d      	orrs	r5, r1
 80020ce:	1e51      	subs	r1, r2, #1
 80020d0:	418a      	sbcs	r2, r1
 80020d2:	4653      	mov	r3, sl
 80020d4:	4315      	orrs	r5, r2
 80020d6:	9a02      	ldr	r2, [sp, #8]
 80020d8:	40da      	lsrs	r2, r3
 80020da:	18a4      	adds	r4, r4, r2
 80020dc:	182d      	adds	r5, r5, r0
 80020de:	4285      	cmp	r5, r0
 80020e0:	4180      	sbcs	r0, r0
 80020e2:	4240      	negs	r0, r0
 80020e4:	1824      	adds	r4, r4, r0
 80020e6:	0223      	lsls	r3, r4, #8
 80020e8:	d400      	bmi.n	80020ec <__aeabi_dsub+0x1d8>
 80020ea:	e0b6      	b.n	800225a <__aeabi_dsub+0x346>
 80020ec:	4b5e      	ldr	r3, [pc, #376]	@ (8002268 <__aeabi_dsub+0x354>)
 80020ee:	3701      	adds	r7, #1
 80020f0:	429f      	cmp	r7, r3
 80020f2:	d100      	bne.n	80020f6 <__aeabi_dsub+0x1e2>
 80020f4:	e0ad      	b.n	8002252 <__aeabi_dsub+0x33e>
 80020f6:	2101      	movs	r1, #1
 80020f8:	4b5c      	ldr	r3, [pc, #368]	@ (800226c <__aeabi_dsub+0x358>)
 80020fa:	086a      	lsrs	r2, r5, #1
 80020fc:	401c      	ands	r4, r3
 80020fe:	4029      	ands	r1, r5
 8002100:	430a      	orrs	r2, r1
 8002102:	07e5      	lsls	r5, r4, #31
 8002104:	4315      	orrs	r5, r2
 8002106:	0864      	lsrs	r4, r4, #1
 8002108:	e78d      	b.n	8002026 <__aeabi_dsub+0x112>
 800210a:	4a59      	ldr	r2, [pc, #356]	@ (8002270 <__aeabi_dsub+0x35c>)
 800210c:	9b02      	ldr	r3, [sp, #8]
 800210e:	4692      	mov	sl, r2
 8002110:	4662      	mov	r2, ip
 8002112:	44ba      	add	sl, r7
 8002114:	431a      	orrs	r2, r3
 8002116:	d02c      	beq.n	8002172 <__aeabi_dsub+0x25e>
 8002118:	428e      	cmp	r6, r1
 800211a:	d02e      	beq.n	800217a <__aeabi_dsub+0x266>
 800211c:	4652      	mov	r2, sl
 800211e:	2a00      	cmp	r2, #0
 8002120:	d060      	beq.n	80021e4 <__aeabi_dsub+0x2d0>
 8002122:	2f00      	cmp	r7, #0
 8002124:	d100      	bne.n	8002128 <__aeabi_dsub+0x214>
 8002126:	e0db      	b.n	80022e0 <__aeabi_dsub+0x3cc>
 8002128:	4663      	mov	r3, ip
 800212a:	000e      	movs	r6, r1
 800212c:	9c02      	ldr	r4, [sp, #8]
 800212e:	08d8      	lsrs	r0, r3, #3
 8002130:	0762      	lsls	r2, r4, #29
 8002132:	4302      	orrs	r2, r0
 8002134:	08e4      	lsrs	r4, r4, #3
 8002136:	0013      	movs	r3, r2
 8002138:	4323      	orrs	r3, r4
 800213a:	d100      	bne.n	800213e <__aeabi_dsub+0x22a>
 800213c:	e254      	b.n	80025e8 <__aeabi_dsub+0x6d4>
 800213e:	2580      	movs	r5, #128	@ 0x80
 8002140:	032d      	lsls	r5, r5, #12
 8002142:	4325      	orrs	r5, r4
 8002144:	032d      	lsls	r5, r5, #12
 8002146:	4c48      	ldr	r4, [pc, #288]	@ (8002268 <__aeabi_dsub+0x354>)
 8002148:	0b2d      	lsrs	r5, r5, #12
 800214a:	e78c      	b.n	8002066 <__aeabi_dsub+0x152>
 800214c:	4661      	mov	r1, ip
 800214e:	9b02      	ldr	r3, [sp, #8]
 8002150:	4319      	orrs	r1, r3
 8002152:	d100      	bne.n	8002156 <__aeabi_dsub+0x242>
 8002154:	e0cc      	b.n	80022f0 <__aeabi_dsub+0x3dc>
 8002156:	0029      	movs	r1, r5
 8002158:	3901      	subs	r1, #1
 800215a:	2d01      	cmp	r5, #1
 800215c:	d100      	bne.n	8002160 <__aeabi_dsub+0x24c>
 800215e:	e188      	b.n	8002472 <__aeabi_dsub+0x55e>
 8002160:	4295      	cmp	r5, r2
 8002162:	d100      	bne.n	8002166 <__aeabi_dsub+0x252>
 8002164:	e0aa      	b.n	80022bc <__aeabi_dsub+0x3a8>
 8002166:	2501      	movs	r5, #1
 8002168:	2938      	cmp	r1, #56	@ 0x38
 800216a:	dd00      	ble.n	800216e <__aeabi_dsub+0x25a>
 800216c:	e72f      	b.n	8001fce <__aeabi_dsub+0xba>
 800216e:	468a      	mov	sl, r1
 8002170:	e718      	b.n	8001fa4 <__aeabi_dsub+0x90>
 8002172:	2201      	movs	r2, #1
 8002174:	4051      	eors	r1, r2
 8002176:	428e      	cmp	r6, r1
 8002178:	d1d0      	bne.n	800211c <__aeabi_dsub+0x208>
 800217a:	4653      	mov	r3, sl
 800217c:	2b00      	cmp	r3, #0
 800217e:	d100      	bne.n	8002182 <__aeabi_dsub+0x26e>
 8002180:	e0be      	b.n	8002300 <__aeabi_dsub+0x3ec>
 8002182:	2f00      	cmp	r7, #0
 8002184:	d000      	beq.n	8002188 <__aeabi_dsub+0x274>
 8002186:	e138      	b.n	80023fa <__aeabi_dsub+0x4e6>
 8002188:	46ca      	mov	sl, r9
 800218a:	0022      	movs	r2, r4
 800218c:	4302      	orrs	r2, r0
 800218e:	d100      	bne.n	8002192 <__aeabi_dsub+0x27e>
 8002190:	e1e2      	b.n	8002558 <__aeabi_dsub+0x644>
 8002192:	4653      	mov	r3, sl
 8002194:	1e59      	subs	r1, r3, #1
 8002196:	2b01      	cmp	r3, #1
 8002198:	d100      	bne.n	800219c <__aeabi_dsub+0x288>
 800219a:	e20d      	b.n	80025b8 <__aeabi_dsub+0x6a4>
 800219c:	4a32      	ldr	r2, [pc, #200]	@ (8002268 <__aeabi_dsub+0x354>)
 800219e:	4592      	cmp	sl, r2
 80021a0:	d100      	bne.n	80021a4 <__aeabi_dsub+0x290>
 80021a2:	e1d2      	b.n	800254a <__aeabi_dsub+0x636>
 80021a4:	2701      	movs	r7, #1
 80021a6:	2938      	cmp	r1, #56	@ 0x38
 80021a8:	dc13      	bgt.n	80021d2 <__aeabi_dsub+0x2be>
 80021aa:	291f      	cmp	r1, #31
 80021ac:	dd00      	ble.n	80021b0 <__aeabi_dsub+0x29c>
 80021ae:	e1ee      	b.n	800258e <__aeabi_dsub+0x67a>
 80021b0:	2220      	movs	r2, #32
 80021b2:	9b02      	ldr	r3, [sp, #8]
 80021b4:	1a52      	subs	r2, r2, r1
 80021b6:	0025      	movs	r5, r4
 80021b8:	0007      	movs	r7, r0
 80021ba:	469a      	mov	sl, r3
 80021bc:	40cc      	lsrs	r4, r1
 80021be:	4090      	lsls	r0, r2
 80021c0:	4095      	lsls	r5, r2
 80021c2:	40cf      	lsrs	r7, r1
 80021c4:	44a2      	add	sl, r4
 80021c6:	1e42      	subs	r2, r0, #1
 80021c8:	4190      	sbcs	r0, r2
 80021ca:	4653      	mov	r3, sl
 80021cc:	432f      	orrs	r7, r5
 80021ce:	4307      	orrs	r7, r0
 80021d0:	9302      	str	r3, [sp, #8]
 80021d2:	003d      	movs	r5, r7
 80021d4:	4465      	add	r5, ip
 80021d6:	4565      	cmp	r5, ip
 80021d8:	4192      	sbcs	r2, r2
 80021da:	9b02      	ldr	r3, [sp, #8]
 80021dc:	4252      	negs	r2, r2
 80021de:	464f      	mov	r7, r9
 80021e0:	18d4      	adds	r4, r2, r3
 80021e2:	e780      	b.n	80020e6 <__aeabi_dsub+0x1d2>
 80021e4:	4a23      	ldr	r2, [pc, #140]	@ (8002274 <__aeabi_dsub+0x360>)
 80021e6:	1c7d      	adds	r5, r7, #1
 80021e8:	4215      	tst	r5, r2
 80021ea:	d000      	beq.n	80021ee <__aeabi_dsub+0x2da>
 80021ec:	e0aa      	b.n	8002344 <__aeabi_dsub+0x430>
 80021ee:	4662      	mov	r2, ip
 80021f0:	0025      	movs	r5, r4
 80021f2:	9b02      	ldr	r3, [sp, #8]
 80021f4:	4305      	orrs	r5, r0
 80021f6:	431a      	orrs	r2, r3
 80021f8:	2f00      	cmp	r7, #0
 80021fa:	d000      	beq.n	80021fe <__aeabi_dsub+0x2ea>
 80021fc:	e0f5      	b.n	80023ea <__aeabi_dsub+0x4d6>
 80021fe:	2d00      	cmp	r5, #0
 8002200:	d100      	bne.n	8002204 <__aeabi_dsub+0x2f0>
 8002202:	e16b      	b.n	80024dc <__aeabi_dsub+0x5c8>
 8002204:	2a00      	cmp	r2, #0
 8002206:	d100      	bne.n	800220a <__aeabi_dsub+0x2f6>
 8002208:	e152      	b.n	80024b0 <__aeabi_dsub+0x59c>
 800220a:	4663      	mov	r3, ip
 800220c:	1ac5      	subs	r5, r0, r3
 800220e:	9b02      	ldr	r3, [sp, #8]
 8002210:	1ae2      	subs	r2, r4, r3
 8002212:	42a8      	cmp	r0, r5
 8002214:	419b      	sbcs	r3, r3
 8002216:	425b      	negs	r3, r3
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	021a      	lsls	r2, r3, #8
 800221c:	d400      	bmi.n	8002220 <__aeabi_dsub+0x30c>
 800221e:	e1d5      	b.n	80025cc <__aeabi_dsub+0x6b8>
 8002220:	4663      	mov	r3, ip
 8002222:	1a1d      	subs	r5, r3, r0
 8002224:	45ac      	cmp	ip, r5
 8002226:	4192      	sbcs	r2, r2
 8002228:	2601      	movs	r6, #1
 800222a:	9b02      	ldr	r3, [sp, #8]
 800222c:	4252      	negs	r2, r2
 800222e:	1b1c      	subs	r4, r3, r4
 8002230:	4688      	mov	r8, r1
 8002232:	1aa4      	subs	r4, r4, r2
 8002234:	400e      	ands	r6, r1
 8002236:	e6f6      	b.n	8002026 <__aeabi_dsub+0x112>
 8002238:	4297      	cmp	r7, r2
 800223a:	d03f      	beq.n	80022bc <__aeabi_dsub+0x3a8>
 800223c:	4652      	mov	r2, sl
 800223e:	2501      	movs	r5, #1
 8002240:	2a38      	cmp	r2, #56	@ 0x38
 8002242:	dd00      	ble.n	8002246 <__aeabi_dsub+0x332>
 8002244:	e74a      	b.n	80020dc <__aeabi_dsub+0x1c8>
 8002246:	2280      	movs	r2, #128	@ 0x80
 8002248:	9b02      	ldr	r3, [sp, #8]
 800224a:	0412      	lsls	r2, r2, #16
 800224c:	4313      	orrs	r3, r2
 800224e:	9302      	str	r3, [sp, #8]
 8002250:	e72d      	b.n	80020ae <__aeabi_dsub+0x19a>
 8002252:	003c      	movs	r4, r7
 8002254:	2500      	movs	r5, #0
 8002256:	2200      	movs	r2, #0
 8002258:	e705      	b.n	8002066 <__aeabi_dsub+0x152>
 800225a:	2307      	movs	r3, #7
 800225c:	402b      	ands	r3, r5
 800225e:	2b00      	cmp	r3, #0
 8002260:	d000      	beq.n	8002264 <__aeabi_dsub+0x350>
 8002262:	e6e2      	b.n	800202a <__aeabi_dsub+0x116>
 8002264:	e06b      	b.n	800233e <__aeabi_dsub+0x42a>
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	000007ff 	.word	0x000007ff
 800226c:	ff7fffff 	.word	0xff7fffff
 8002270:	fffff801 	.word	0xfffff801
 8002274:	000007fe 	.word	0x000007fe
 8002278:	0028      	movs	r0, r5
 800227a:	f000 fb63 	bl	8002944 <__clzsi2>
 800227e:	0003      	movs	r3, r0
 8002280:	3318      	adds	r3, #24
 8002282:	2b1f      	cmp	r3, #31
 8002284:	dc00      	bgt.n	8002288 <__aeabi_dsub+0x374>
 8002286:	e6b4      	b.n	8001ff2 <__aeabi_dsub+0xde>
 8002288:	002a      	movs	r2, r5
 800228a:	3808      	subs	r0, #8
 800228c:	4082      	lsls	r2, r0
 800228e:	429f      	cmp	r7, r3
 8002290:	dd00      	ble.n	8002294 <__aeabi_dsub+0x380>
 8002292:	e0b9      	b.n	8002408 <__aeabi_dsub+0x4f4>
 8002294:	1bdb      	subs	r3, r3, r7
 8002296:	1c58      	adds	r0, r3, #1
 8002298:	281f      	cmp	r0, #31
 800229a:	dc00      	bgt.n	800229e <__aeabi_dsub+0x38a>
 800229c:	e1a0      	b.n	80025e0 <__aeabi_dsub+0x6cc>
 800229e:	0015      	movs	r5, r2
 80022a0:	3b1f      	subs	r3, #31
 80022a2:	40dd      	lsrs	r5, r3
 80022a4:	2820      	cmp	r0, #32
 80022a6:	d005      	beq.n	80022b4 <__aeabi_dsub+0x3a0>
 80022a8:	2340      	movs	r3, #64	@ 0x40
 80022aa:	1a1b      	subs	r3, r3, r0
 80022ac:	409a      	lsls	r2, r3
 80022ae:	1e53      	subs	r3, r2, #1
 80022b0:	419a      	sbcs	r2, r3
 80022b2:	4315      	orrs	r5, r2
 80022b4:	2307      	movs	r3, #7
 80022b6:	2700      	movs	r7, #0
 80022b8:	402b      	ands	r3, r5
 80022ba:	e7d0      	b.n	800225e <__aeabi_dsub+0x34a>
 80022bc:	08c0      	lsrs	r0, r0, #3
 80022be:	0762      	lsls	r2, r4, #29
 80022c0:	4302      	orrs	r2, r0
 80022c2:	08e4      	lsrs	r4, r4, #3
 80022c4:	e737      	b.n	8002136 <__aeabi_dsub+0x222>
 80022c6:	08ea      	lsrs	r2, r5, #3
 80022c8:	0763      	lsls	r3, r4, #29
 80022ca:	431a      	orrs	r2, r3
 80022cc:	4bd3      	ldr	r3, [pc, #844]	@ (800261c <__aeabi_dsub+0x708>)
 80022ce:	08e4      	lsrs	r4, r4, #3
 80022d0:	429f      	cmp	r7, r3
 80022d2:	d100      	bne.n	80022d6 <__aeabi_dsub+0x3c2>
 80022d4:	e72f      	b.n	8002136 <__aeabi_dsub+0x222>
 80022d6:	0324      	lsls	r4, r4, #12
 80022d8:	0b25      	lsrs	r5, r4, #12
 80022da:	057c      	lsls	r4, r7, #21
 80022dc:	0d64      	lsrs	r4, r4, #21
 80022de:	e6c2      	b.n	8002066 <__aeabi_dsub+0x152>
 80022e0:	46ca      	mov	sl, r9
 80022e2:	0022      	movs	r2, r4
 80022e4:	4302      	orrs	r2, r0
 80022e6:	d158      	bne.n	800239a <__aeabi_dsub+0x486>
 80022e8:	4663      	mov	r3, ip
 80022ea:	000e      	movs	r6, r1
 80022ec:	9c02      	ldr	r4, [sp, #8]
 80022ee:	9303      	str	r3, [sp, #12]
 80022f0:	9b03      	ldr	r3, [sp, #12]
 80022f2:	4657      	mov	r7, sl
 80022f4:	08da      	lsrs	r2, r3, #3
 80022f6:	e7e7      	b.n	80022c8 <__aeabi_dsub+0x3b4>
 80022f8:	4cc9      	ldr	r4, [pc, #804]	@ (8002620 <__aeabi_dsub+0x70c>)
 80022fa:	1aff      	subs	r7, r7, r3
 80022fc:	4014      	ands	r4, r2
 80022fe:	e692      	b.n	8002026 <__aeabi_dsub+0x112>
 8002300:	4dc8      	ldr	r5, [pc, #800]	@ (8002624 <__aeabi_dsub+0x710>)
 8002302:	1c7a      	adds	r2, r7, #1
 8002304:	422a      	tst	r2, r5
 8002306:	d000      	beq.n	800230a <__aeabi_dsub+0x3f6>
 8002308:	e084      	b.n	8002414 <__aeabi_dsub+0x500>
 800230a:	0022      	movs	r2, r4
 800230c:	4302      	orrs	r2, r0
 800230e:	2f00      	cmp	r7, #0
 8002310:	d000      	beq.n	8002314 <__aeabi_dsub+0x400>
 8002312:	e0ef      	b.n	80024f4 <__aeabi_dsub+0x5e0>
 8002314:	2a00      	cmp	r2, #0
 8002316:	d100      	bne.n	800231a <__aeabi_dsub+0x406>
 8002318:	e0e5      	b.n	80024e6 <__aeabi_dsub+0x5d2>
 800231a:	4662      	mov	r2, ip
 800231c:	9902      	ldr	r1, [sp, #8]
 800231e:	430a      	orrs	r2, r1
 8002320:	d100      	bne.n	8002324 <__aeabi_dsub+0x410>
 8002322:	e0c5      	b.n	80024b0 <__aeabi_dsub+0x59c>
 8002324:	4663      	mov	r3, ip
 8002326:	18c5      	adds	r5, r0, r3
 8002328:	468c      	mov	ip, r1
 800232a:	4285      	cmp	r5, r0
 800232c:	4180      	sbcs	r0, r0
 800232e:	4464      	add	r4, ip
 8002330:	4240      	negs	r0, r0
 8002332:	1824      	adds	r4, r4, r0
 8002334:	0223      	lsls	r3, r4, #8
 8002336:	d502      	bpl.n	800233e <__aeabi_dsub+0x42a>
 8002338:	4bb9      	ldr	r3, [pc, #740]	@ (8002620 <__aeabi_dsub+0x70c>)
 800233a:	3701      	adds	r7, #1
 800233c:	401c      	ands	r4, r3
 800233e:	46ba      	mov	sl, r7
 8002340:	9503      	str	r5, [sp, #12]
 8002342:	e7d5      	b.n	80022f0 <__aeabi_dsub+0x3dc>
 8002344:	4662      	mov	r2, ip
 8002346:	1a85      	subs	r5, r0, r2
 8002348:	42a8      	cmp	r0, r5
 800234a:	4192      	sbcs	r2, r2
 800234c:	4252      	negs	r2, r2
 800234e:	4691      	mov	r9, r2
 8002350:	9b02      	ldr	r3, [sp, #8]
 8002352:	1ae3      	subs	r3, r4, r3
 8002354:	001a      	movs	r2, r3
 8002356:	464b      	mov	r3, r9
 8002358:	1ad2      	subs	r2, r2, r3
 800235a:	0013      	movs	r3, r2
 800235c:	4691      	mov	r9, r2
 800235e:	021a      	lsls	r2, r3, #8
 8002360:	d46c      	bmi.n	800243c <__aeabi_dsub+0x528>
 8002362:	464a      	mov	r2, r9
 8002364:	464c      	mov	r4, r9
 8002366:	432a      	orrs	r2, r5
 8002368:	d000      	beq.n	800236c <__aeabi_dsub+0x458>
 800236a:	e63a      	b.n	8001fe2 <__aeabi_dsub+0xce>
 800236c:	2600      	movs	r6, #0
 800236e:	2400      	movs	r4, #0
 8002370:	2500      	movs	r5, #0
 8002372:	e678      	b.n	8002066 <__aeabi_dsub+0x152>
 8002374:	9902      	ldr	r1, [sp, #8]
 8002376:	4653      	mov	r3, sl
 8002378:	000d      	movs	r5, r1
 800237a:	3a20      	subs	r2, #32
 800237c:	40d5      	lsrs	r5, r2
 800237e:	2b20      	cmp	r3, #32
 8002380:	d006      	beq.n	8002390 <__aeabi_dsub+0x47c>
 8002382:	2240      	movs	r2, #64	@ 0x40
 8002384:	1ad2      	subs	r2, r2, r3
 8002386:	000b      	movs	r3, r1
 8002388:	4093      	lsls	r3, r2
 800238a:	4662      	mov	r2, ip
 800238c:	431a      	orrs	r2, r3
 800238e:	4693      	mov	fp, r2
 8002390:	465b      	mov	r3, fp
 8002392:	1e5a      	subs	r2, r3, #1
 8002394:	4193      	sbcs	r3, r2
 8002396:	431d      	orrs	r5, r3
 8002398:	e619      	b.n	8001fce <__aeabi_dsub+0xba>
 800239a:	4653      	mov	r3, sl
 800239c:	1e5a      	subs	r2, r3, #1
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d100      	bne.n	80023a4 <__aeabi_dsub+0x490>
 80023a2:	e0c6      	b.n	8002532 <__aeabi_dsub+0x61e>
 80023a4:	4e9d      	ldr	r6, [pc, #628]	@ (800261c <__aeabi_dsub+0x708>)
 80023a6:	45b2      	cmp	sl, r6
 80023a8:	d100      	bne.n	80023ac <__aeabi_dsub+0x498>
 80023aa:	e6bd      	b.n	8002128 <__aeabi_dsub+0x214>
 80023ac:	4688      	mov	r8, r1
 80023ae:	000e      	movs	r6, r1
 80023b0:	2501      	movs	r5, #1
 80023b2:	2a38      	cmp	r2, #56	@ 0x38
 80023b4:	dc10      	bgt.n	80023d8 <__aeabi_dsub+0x4c4>
 80023b6:	2a1f      	cmp	r2, #31
 80023b8:	dc7f      	bgt.n	80024ba <__aeabi_dsub+0x5a6>
 80023ba:	2120      	movs	r1, #32
 80023bc:	0025      	movs	r5, r4
 80023be:	1a89      	subs	r1, r1, r2
 80023c0:	0007      	movs	r7, r0
 80023c2:	4088      	lsls	r0, r1
 80023c4:	408d      	lsls	r5, r1
 80023c6:	40d7      	lsrs	r7, r2
 80023c8:	40d4      	lsrs	r4, r2
 80023ca:	1e41      	subs	r1, r0, #1
 80023cc:	4188      	sbcs	r0, r1
 80023ce:	9b02      	ldr	r3, [sp, #8]
 80023d0:	433d      	orrs	r5, r7
 80023d2:	1b1b      	subs	r3, r3, r4
 80023d4:	4305      	orrs	r5, r0
 80023d6:	9302      	str	r3, [sp, #8]
 80023d8:	4662      	mov	r2, ip
 80023da:	1b55      	subs	r5, r2, r5
 80023dc:	45ac      	cmp	ip, r5
 80023de:	4192      	sbcs	r2, r2
 80023e0:	9b02      	ldr	r3, [sp, #8]
 80023e2:	4252      	negs	r2, r2
 80023e4:	464f      	mov	r7, r9
 80023e6:	1a9c      	subs	r4, r3, r2
 80023e8:	e5f6      	b.n	8001fd8 <__aeabi_dsub+0xc4>
 80023ea:	2d00      	cmp	r5, #0
 80023ec:	d000      	beq.n	80023f0 <__aeabi_dsub+0x4dc>
 80023ee:	e0b7      	b.n	8002560 <__aeabi_dsub+0x64c>
 80023f0:	2a00      	cmp	r2, #0
 80023f2:	d100      	bne.n	80023f6 <__aeabi_dsub+0x4e2>
 80023f4:	e0f0      	b.n	80025d8 <__aeabi_dsub+0x6c4>
 80023f6:	2601      	movs	r6, #1
 80023f8:	400e      	ands	r6, r1
 80023fa:	4663      	mov	r3, ip
 80023fc:	9802      	ldr	r0, [sp, #8]
 80023fe:	08d9      	lsrs	r1, r3, #3
 8002400:	0742      	lsls	r2, r0, #29
 8002402:	430a      	orrs	r2, r1
 8002404:	08c4      	lsrs	r4, r0, #3
 8002406:	e696      	b.n	8002136 <__aeabi_dsub+0x222>
 8002408:	4c85      	ldr	r4, [pc, #532]	@ (8002620 <__aeabi_dsub+0x70c>)
 800240a:	1aff      	subs	r7, r7, r3
 800240c:	4014      	ands	r4, r2
 800240e:	0762      	lsls	r2, r4, #29
 8002410:	08e4      	lsrs	r4, r4, #3
 8002412:	e760      	b.n	80022d6 <__aeabi_dsub+0x3c2>
 8002414:	4981      	ldr	r1, [pc, #516]	@ (800261c <__aeabi_dsub+0x708>)
 8002416:	428a      	cmp	r2, r1
 8002418:	d100      	bne.n	800241c <__aeabi_dsub+0x508>
 800241a:	e0c9      	b.n	80025b0 <__aeabi_dsub+0x69c>
 800241c:	4663      	mov	r3, ip
 800241e:	18c1      	adds	r1, r0, r3
 8002420:	4281      	cmp	r1, r0
 8002422:	4180      	sbcs	r0, r0
 8002424:	9b02      	ldr	r3, [sp, #8]
 8002426:	4240      	negs	r0, r0
 8002428:	18e3      	adds	r3, r4, r3
 800242a:	181b      	adds	r3, r3, r0
 800242c:	07dd      	lsls	r5, r3, #31
 800242e:	085c      	lsrs	r4, r3, #1
 8002430:	2307      	movs	r3, #7
 8002432:	0849      	lsrs	r1, r1, #1
 8002434:	430d      	orrs	r5, r1
 8002436:	0017      	movs	r7, r2
 8002438:	402b      	ands	r3, r5
 800243a:	e710      	b.n	800225e <__aeabi_dsub+0x34a>
 800243c:	4663      	mov	r3, ip
 800243e:	1a1d      	subs	r5, r3, r0
 8002440:	45ac      	cmp	ip, r5
 8002442:	4192      	sbcs	r2, r2
 8002444:	2601      	movs	r6, #1
 8002446:	9b02      	ldr	r3, [sp, #8]
 8002448:	4252      	negs	r2, r2
 800244a:	1b1c      	subs	r4, r3, r4
 800244c:	4688      	mov	r8, r1
 800244e:	1aa4      	subs	r4, r4, r2
 8002450:	400e      	ands	r6, r1
 8002452:	e5c6      	b.n	8001fe2 <__aeabi_dsub+0xce>
 8002454:	4663      	mov	r3, ip
 8002456:	18c5      	adds	r5, r0, r3
 8002458:	9b02      	ldr	r3, [sp, #8]
 800245a:	4285      	cmp	r5, r0
 800245c:	4180      	sbcs	r0, r0
 800245e:	469c      	mov	ip, r3
 8002460:	4240      	negs	r0, r0
 8002462:	4464      	add	r4, ip
 8002464:	1824      	adds	r4, r4, r0
 8002466:	2701      	movs	r7, #1
 8002468:	0223      	lsls	r3, r4, #8
 800246a:	d400      	bmi.n	800246e <__aeabi_dsub+0x55a>
 800246c:	e6f5      	b.n	800225a <__aeabi_dsub+0x346>
 800246e:	2702      	movs	r7, #2
 8002470:	e641      	b.n	80020f6 <__aeabi_dsub+0x1e2>
 8002472:	4663      	mov	r3, ip
 8002474:	1ac5      	subs	r5, r0, r3
 8002476:	42a8      	cmp	r0, r5
 8002478:	4180      	sbcs	r0, r0
 800247a:	9b02      	ldr	r3, [sp, #8]
 800247c:	4240      	negs	r0, r0
 800247e:	1ae4      	subs	r4, r4, r3
 8002480:	2701      	movs	r7, #1
 8002482:	1a24      	subs	r4, r4, r0
 8002484:	e5a8      	b.n	8001fd8 <__aeabi_dsub+0xc4>
 8002486:	9d02      	ldr	r5, [sp, #8]
 8002488:	4652      	mov	r2, sl
 800248a:	002b      	movs	r3, r5
 800248c:	3a20      	subs	r2, #32
 800248e:	40d3      	lsrs	r3, r2
 8002490:	0019      	movs	r1, r3
 8002492:	4653      	mov	r3, sl
 8002494:	2b20      	cmp	r3, #32
 8002496:	d006      	beq.n	80024a6 <__aeabi_dsub+0x592>
 8002498:	2240      	movs	r2, #64	@ 0x40
 800249a:	1ad2      	subs	r2, r2, r3
 800249c:	002b      	movs	r3, r5
 800249e:	4093      	lsls	r3, r2
 80024a0:	4662      	mov	r2, ip
 80024a2:	431a      	orrs	r2, r3
 80024a4:	4693      	mov	fp, r2
 80024a6:	465d      	mov	r5, fp
 80024a8:	1e6b      	subs	r3, r5, #1
 80024aa:	419d      	sbcs	r5, r3
 80024ac:	430d      	orrs	r5, r1
 80024ae:	e615      	b.n	80020dc <__aeabi_dsub+0x1c8>
 80024b0:	0762      	lsls	r2, r4, #29
 80024b2:	08c0      	lsrs	r0, r0, #3
 80024b4:	4302      	orrs	r2, r0
 80024b6:	08e4      	lsrs	r4, r4, #3
 80024b8:	e70d      	b.n	80022d6 <__aeabi_dsub+0x3c2>
 80024ba:	0011      	movs	r1, r2
 80024bc:	0027      	movs	r7, r4
 80024be:	3920      	subs	r1, #32
 80024c0:	40cf      	lsrs	r7, r1
 80024c2:	2a20      	cmp	r2, #32
 80024c4:	d005      	beq.n	80024d2 <__aeabi_dsub+0x5be>
 80024c6:	2140      	movs	r1, #64	@ 0x40
 80024c8:	1a8a      	subs	r2, r1, r2
 80024ca:	4094      	lsls	r4, r2
 80024cc:	0025      	movs	r5, r4
 80024ce:	4305      	orrs	r5, r0
 80024d0:	9503      	str	r5, [sp, #12]
 80024d2:	9d03      	ldr	r5, [sp, #12]
 80024d4:	1e6a      	subs	r2, r5, #1
 80024d6:	4195      	sbcs	r5, r2
 80024d8:	433d      	orrs	r5, r7
 80024da:	e77d      	b.n	80023d8 <__aeabi_dsub+0x4c4>
 80024dc:	2a00      	cmp	r2, #0
 80024de:	d100      	bne.n	80024e2 <__aeabi_dsub+0x5ce>
 80024e0:	e744      	b.n	800236c <__aeabi_dsub+0x458>
 80024e2:	2601      	movs	r6, #1
 80024e4:	400e      	ands	r6, r1
 80024e6:	4663      	mov	r3, ip
 80024e8:	08d9      	lsrs	r1, r3, #3
 80024ea:	9b02      	ldr	r3, [sp, #8]
 80024ec:	075a      	lsls	r2, r3, #29
 80024ee:	430a      	orrs	r2, r1
 80024f0:	08dc      	lsrs	r4, r3, #3
 80024f2:	e6f0      	b.n	80022d6 <__aeabi_dsub+0x3c2>
 80024f4:	2a00      	cmp	r2, #0
 80024f6:	d028      	beq.n	800254a <__aeabi_dsub+0x636>
 80024f8:	4662      	mov	r2, ip
 80024fa:	9f02      	ldr	r7, [sp, #8]
 80024fc:	08c0      	lsrs	r0, r0, #3
 80024fe:	433a      	orrs	r2, r7
 8002500:	d100      	bne.n	8002504 <__aeabi_dsub+0x5f0>
 8002502:	e6dc      	b.n	80022be <__aeabi_dsub+0x3aa>
 8002504:	0762      	lsls	r2, r4, #29
 8002506:	4310      	orrs	r0, r2
 8002508:	2280      	movs	r2, #128	@ 0x80
 800250a:	08e4      	lsrs	r4, r4, #3
 800250c:	0312      	lsls	r2, r2, #12
 800250e:	4214      	tst	r4, r2
 8002510:	d009      	beq.n	8002526 <__aeabi_dsub+0x612>
 8002512:	08fd      	lsrs	r5, r7, #3
 8002514:	4215      	tst	r5, r2
 8002516:	d106      	bne.n	8002526 <__aeabi_dsub+0x612>
 8002518:	4663      	mov	r3, ip
 800251a:	2601      	movs	r6, #1
 800251c:	002c      	movs	r4, r5
 800251e:	08d8      	lsrs	r0, r3, #3
 8002520:	077b      	lsls	r3, r7, #29
 8002522:	4318      	orrs	r0, r3
 8002524:	400e      	ands	r6, r1
 8002526:	0f42      	lsrs	r2, r0, #29
 8002528:	00c0      	lsls	r0, r0, #3
 800252a:	08c0      	lsrs	r0, r0, #3
 800252c:	0752      	lsls	r2, r2, #29
 800252e:	4302      	orrs	r2, r0
 8002530:	e601      	b.n	8002136 <__aeabi_dsub+0x222>
 8002532:	4663      	mov	r3, ip
 8002534:	1a1d      	subs	r5, r3, r0
 8002536:	45ac      	cmp	ip, r5
 8002538:	4192      	sbcs	r2, r2
 800253a:	9b02      	ldr	r3, [sp, #8]
 800253c:	4252      	negs	r2, r2
 800253e:	1b1c      	subs	r4, r3, r4
 8002540:	000e      	movs	r6, r1
 8002542:	4688      	mov	r8, r1
 8002544:	2701      	movs	r7, #1
 8002546:	1aa4      	subs	r4, r4, r2
 8002548:	e546      	b.n	8001fd8 <__aeabi_dsub+0xc4>
 800254a:	4663      	mov	r3, ip
 800254c:	08d9      	lsrs	r1, r3, #3
 800254e:	9b02      	ldr	r3, [sp, #8]
 8002550:	075a      	lsls	r2, r3, #29
 8002552:	430a      	orrs	r2, r1
 8002554:	08dc      	lsrs	r4, r3, #3
 8002556:	e5ee      	b.n	8002136 <__aeabi_dsub+0x222>
 8002558:	4663      	mov	r3, ip
 800255a:	9c02      	ldr	r4, [sp, #8]
 800255c:	9303      	str	r3, [sp, #12]
 800255e:	e6c7      	b.n	80022f0 <__aeabi_dsub+0x3dc>
 8002560:	08c0      	lsrs	r0, r0, #3
 8002562:	2a00      	cmp	r2, #0
 8002564:	d100      	bne.n	8002568 <__aeabi_dsub+0x654>
 8002566:	e6aa      	b.n	80022be <__aeabi_dsub+0x3aa>
 8002568:	0762      	lsls	r2, r4, #29
 800256a:	4310      	orrs	r0, r2
 800256c:	2280      	movs	r2, #128	@ 0x80
 800256e:	08e4      	lsrs	r4, r4, #3
 8002570:	0312      	lsls	r2, r2, #12
 8002572:	4214      	tst	r4, r2
 8002574:	d0d7      	beq.n	8002526 <__aeabi_dsub+0x612>
 8002576:	9f02      	ldr	r7, [sp, #8]
 8002578:	08fd      	lsrs	r5, r7, #3
 800257a:	4215      	tst	r5, r2
 800257c:	d1d3      	bne.n	8002526 <__aeabi_dsub+0x612>
 800257e:	4663      	mov	r3, ip
 8002580:	2601      	movs	r6, #1
 8002582:	08d8      	lsrs	r0, r3, #3
 8002584:	077b      	lsls	r3, r7, #29
 8002586:	002c      	movs	r4, r5
 8002588:	4318      	orrs	r0, r3
 800258a:	400e      	ands	r6, r1
 800258c:	e7cb      	b.n	8002526 <__aeabi_dsub+0x612>
 800258e:	000a      	movs	r2, r1
 8002590:	0027      	movs	r7, r4
 8002592:	3a20      	subs	r2, #32
 8002594:	40d7      	lsrs	r7, r2
 8002596:	2920      	cmp	r1, #32
 8002598:	d005      	beq.n	80025a6 <__aeabi_dsub+0x692>
 800259a:	2240      	movs	r2, #64	@ 0x40
 800259c:	1a52      	subs	r2, r2, r1
 800259e:	4094      	lsls	r4, r2
 80025a0:	0025      	movs	r5, r4
 80025a2:	4305      	orrs	r5, r0
 80025a4:	9503      	str	r5, [sp, #12]
 80025a6:	9d03      	ldr	r5, [sp, #12]
 80025a8:	1e6a      	subs	r2, r5, #1
 80025aa:	4195      	sbcs	r5, r2
 80025ac:	432f      	orrs	r7, r5
 80025ae:	e610      	b.n	80021d2 <__aeabi_dsub+0x2be>
 80025b0:	0014      	movs	r4, r2
 80025b2:	2500      	movs	r5, #0
 80025b4:	2200      	movs	r2, #0
 80025b6:	e556      	b.n	8002066 <__aeabi_dsub+0x152>
 80025b8:	9b02      	ldr	r3, [sp, #8]
 80025ba:	4460      	add	r0, ip
 80025bc:	4699      	mov	r9, r3
 80025be:	4560      	cmp	r0, ip
 80025c0:	4192      	sbcs	r2, r2
 80025c2:	444c      	add	r4, r9
 80025c4:	4252      	negs	r2, r2
 80025c6:	0005      	movs	r5, r0
 80025c8:	18a4      	adds	r4, r4, r2
 80025ca:	e74c      	b.n	8002466 <__aeabi_dsub+0x552>
 80025cc:	001a      	movs	r2, r3
 80025ce:	001c      	movs	r4, r3
 80025d0:	432a      	orrs	r2, r5
 80025d2:	d000      	beq.n	80025d6 <__aeabi_dsub+0x6c2>
 80025d4:	e6b3      	b.n	800233e <__aeabi_dsub+0x42a>
 80025d6:	e6c9      	b.n	800236c <__aeabi_dsub+0x458>
 80025d8:	2480      	movs	r4, #128	@ 0x80
 80025da:	2600      	movs	r6, #0
 80025dc:	0324      	lsls	r4, r4, #12
 80025de:	e5ae      	b.n	800213e <__aeabi_dsub+0x22a>
 80025e0:	2120      	movs	r1, #32
 80025e2:	2500      	movs	r5, #0
 80025e4:	1a09      	subs	r1, r1, r0
 80025e6:	e517      	b.n	8002018 <__aeabi_dsub+0x104>
 80025e8:	2200      	movs	r2, #0
 80025ea:	2500      	movs	r5, #0
 80025ec:	4c0b      	ldr	r4, [pc, #44]	@ (800261c <__aeabi_dsub+0x708>)
 80025ee:	e53a      	b.n	8002066 <__aeabi_dsub+0x152>
 80025f0:	2d00      	cmp	r5, #0
 80025f2:	d100      	bne.n	80025f6 <__aeabi_dsub+0x6e2>
 80025f4:	e5f6      	b.n	80021e4 <__aeabi_dsub+0x2d0>
 80025f6:	464b      	mov	r3, r9
 80025f8:	1bda      	subs	r2, r3, r7
 80025fa:	4692      	mov	sl, r2
 80025fc:	2f00      	cmp	r7, #0
 80025fe:	d100      	bne.n	8002602 <__aeabi_dsub+0x6ee>
 8002600:	e66f      	b.n	80022e2 <__aeabi_dsub+0x3ce>
 8002602:	2a38      	cmp	r2, #56	@ 0x38
 8002604:	dc05      	bgt.n	8002612 <__aeabi_dsub+0x6fe>
 8002606:	2680      	movs	r6, #128	@ 0x80
 8002608:	0436      	lsls	r6, r6, #16
 800260a:	4334      	orrs	r4, r6
 800260c:	4688      	mov	r8, r1
 800260e:	000e      	movs	r6, r1
 8002610:	e6d1      	b.n	80023b6 <__aeabi_dsub+0x4a2>
 8002612:	4688      	mov	r8, r1
 8002614:	000e      	movs	r6, r1
 8002616:	2501      	movs	r5, #1
 8002618:	e6de      	b.n	80023d8 <__aeabi_dsub+0x4c4>
 800261a:	46c0      	nop			@ (mov r8, r8)
 800261c:	000007ff 	.word	0x000007ff
 8002620:	ff7fffff 	.word	0xff7fffff
 8002624:	000007fe 	.word	0x000007fe
 8002628:	2d00      	cmp	r5, #0
 800262a:	d100      	bne.n	800262e <__aeabi_dsub+0x71a>
 800262c:	e668      	b.n	8002300 <__aeabi_dsub+0x3ec>
 800262e:	464b      	mov	r3, r9
 8002630:	1bd9      	subs	r1, r3, r7
 8002632:	2f00      	cmp	r7, #0
 8002634:	d101      	bne.n	800263a <__aeabi_dsub+0x726>
 8002636:	468a      	mov	sl, r1
 8002638:	e5a7      	b.n	800218a <__aeabi_dsub+0x276>
 800263a:	2701      	movs	r7, #1
 800263c:	2938      	cmp	r1, #56	@ 0x38
 800263e:	dd00      	ble.n	8002642 <__aeabi_dsub+0x72e>
 8002640:	e5c7      	b.n	80021d2 <__aeabi_dsub+0x2be>
 8002642:	2280      	movs	r2, #128	@ 0x80
 8002644:	0412      	lsls	r2, r2, #16
 8002646:	4314      	orrs	r4, r2
 8002648:	e5af      	b.n	80021aa <__aeabi_dsub+0x296>
 800264a:	46c0      	nop			@ (mov r8, r8)

0800264c <__aeabi_dcmpun>:
 800264c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800264e:	46c6      	mov	lr, r8
 8002650:	031e      	lsls	r6, r3, #12
 8002652:	0b36      	lsrs	r6, r6, #12
 8002654:	46b0      	mov	r8, r6
 8002656:	4e0d      	ldr	r6, [pc, #52]	@ (800268c <__aeabi_dcmpun+0x40>)
 8002658:	030c      	lsls	r4, r1, #12
 800265a:	004d      	lsls	r5, r1, #1
 800265c:	005f      	lsls	r7, r3, #1
 800265e:	b500      	push	{lr}
 8002660:	0b24      	lsrs	r4, r4, #12
 8002662:	0d6d      	lsrs	r5, r5, #21
 8002664:	0d7f      	lsrs	r7, r7, #21
 8002666:	42b5      	cmp	r5, r6
 8002668:	d00b      	beq.n	8002682 <__aeabi_dcmpun+0x36>
 800266a:	4908      	ldr	r1, [pc, #32]	@ (800268c <__aeabi_dcmpun+0x40>)
 800266c:	2000      	movs	r0, #0
 800266e:	428f      	cmp	r7, r1
 8002670:	d104      	bne.n	800267c <__aeabi_dcmpun+0x30>
 8002672:	4646      	mov	r6, r8
 8002674:	4316      	orrs	r6, r2
 8002676:	0030      	movs	r0, r6
 8002678:	1e43      	subs	r3, r0, #1
 800267a:	4198      	sbcs	r0, r3
 800267c:	bc80      	pop	{r7}
 800267e:	46b8      	mov	r8, r7
 8002680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002682:	4304      	orrs	r4, r0
 8002684:	2001      	movs	r0, #1
 8002686:	2c00      	cmp	r4, #0
 8002688:	d1f8      	bne.n	800267c <__aeabi_dcmpun+0x30>
 800268a:	e7ee      	b.n	800266a <__aeabi_dcmpun+0x1e>
 800268c:	000007ff 	.word	0x000007ff

08002690 <__aeabi_d2iz>:
 8002690:	000b      	movs	r3, r1
 8002692:	0002      	movs	r2, r0
 8002694:	b570      	push	{r4, r5, r6, lr}
 8002696:	4d16      	ldr	r5, [pc, #88]	@ (80026f0 <__aeabi_d2iz+0x60>)
 8002698:	030c      	lsls	r4, r1, #12
 800269a:	b082      	sub	sp, #8
 800269c:	0049      	lsls	r1, r1, #1
 800269e:	2000      	movs	r0, #0
 80026a0:	9200      	str	r2, [sp, #0]
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	0b24      	lsrs	r4, r4, #12
 80026a6:	0d49      	lsrs	r1, r1, #21
 80026a8:	0fde      	lsrs	r6, r3, #31
 80026aa:	42a9      	cmp	r1, r5
 80026ac:	dd04      	ble.n	80026b8 <__aeabi_d2iz+0x28>
 80026ae:	4811      	ldr	r0, [pc, #68]	@ (80026f4 <__aeabi_d2iz+0x64>)
 80026b0:	4281      	cmp	r1, r0
 80026b2:	dd03      	ble.n	80026bc <__aeabi_d2iz+0x2c>
 80026b4:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <__aeabi_d2iz+0x68>)
 80026b6:	18f0      	adds	r0, r6, r3
 80026b8:	b002      	add	sp, #8
 80026ba:	bd70      	pop	{r4, r5, r6, pc}
 80026bc:	2080      	movs	r0, #128	@ 0x80
 80026be:	0340      	lsls	r0, r0, #13
 80026c0:	4320      	orrs	r0, r4
 80026c2:	4c0e      	ldr	r4, [pc, #56]	@ (80026fc <__aeabi_d2iz+0x6c>)
 80026c4:	1a64      	subs	r4, r4, r1
 80026c6:	2c1f      	cmp	r4, #31
 80026c8:	dd08      	ble.n	80026dc <__aeabi_d2iz+0x4c>
 80026ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002700 <__aeabi_d2iz+0x70>)
 80026cc:	1a5b      	subs	r3, r3, r1
 80026ce:	40d8      	lsrs	r0, r3
 80026d0:	0003      	movs	r3, r0
 80026d2:	4258      	negs	r0, r3
 80026d4:	2e00      	cmp	r6, #0
 80026d6:	d1ef      	bne.n	80026b8 <__aeabi_d2iz+0x28>
 80026d8:	0018      	movs	r0, r3
 80026da:	e7ed      	b.n	80026b8 <__aeabi_d2iz+0x28>
 80026dc:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <__aeabi_d2iz+0x74>)
 80026de:	9a00      	ldr	r2, [sp, #0]
 80026e0:	469c      	mov	ip, r3
 80026e2:	0003      	movs	r3, r0
 80026e4:	4461      	add	r1, ip
 80026e6:	408b      	lsls	r3, r1
 80026e8:	40e2      	lsrs	r2, r4
 80026ea:	4313      	orrs	r3, r2
 80026ec:	e7f1      	b.n	80026d2 <__aeabi_d2iz+0x42>
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	000003fe 	.word	0x000003fe
 80026f4:	0000041d 	.word	0x0000041d
 80026f8:	7fffffff 	.word	0x7fffffff
 80026fc:	00000433 	.word	0x00000433
 8002700:	00000413 	.word	0x00000413
 8002704:	fffffbed 	.word	0xfffffbed

08002708 <__aeabi_i2d>:
 8002708:	b570      	push	{r4, r5, r6, lr}
 800270a:	2800      	cmp	r0, #0
 800270c:	d016      	beq.n	800273c <__aeabi_i2d+0x34>
 800270e:	17c3      	asrs	r3, r0, #31
 8002710:	18c5      	adds	r5, r0, r3
 8002712:	405d      	eors	r5, r3
 8002714:	0fc4      	lsrs	r4, r0, #31
 8002716:	0028      	movs	r0, r5
 8002718:	f000 f914 	bl	8002944 <__clzsi2>
 800271c:	4b10      	ldr	r3, [pc, #64]	@ (8002760 <__aeabi_i2d+0x58>)
 800271e:	1a1b      	subs	r3, r3, r0
 8002720:	055b      	lsls	r3, r3, #21
 8002722:	0d5b      	lsrs	r3, r3, #21
 8002724:	280a      	cmp	r0, #10
 8002726:	dc14      	bgt.n	8002752 <__aeabi_i2d+0x4a>
 8002728:	0002      	movs	r2, r0
 800272a:	002e      	movs	r6, r5
 800272c:	3215      	adds	r2, #21
 800272e:	4096      	lsls	r6, r2
 8002730:	220b      	movs	r2, #11
 8002732:	1a12      	subs	r2, r2, r0
 8002734:	40d5      	lsrs	r5, r2
 8002736:	032d      	lsls	r5, r5, #12
 8002738:	0b2d      	lsrs	r5, r5, #12
 800273a:	e003      	b.n	8002744 <__aeabi_i2d+0x3c>
 800273c:	2400      	movs	r4, #0
 800273e:	2300      	movs	r3, #0
 8002740:	2500      	movs	r5, #0
 8002742:	2600      	movs	r6, #0
 8002744:	051b      	lsls	r3, r3, #20
 8002746:	432b      	orrs	r3, r5
 8002748:	07e4      	lsls	r4, r4, #31
 800274a:	4323      	orrs	r3, r4
 800274c:	0030      	movs	r0, r6
 800274e:	0019      	movs	r1, r3
 8002750:	bd70      	pop	{r4, r5, r6, pc}
 8002752:	380b      	subs	r0, #11
 8002754:	4085      	lsls	r5, r0
 8002756:	032d      	lsls	r5, r5, #12
 8002758:	2600      	movs	r6, #0
 800275a:	0b2d      	lsrs	r5, r5, #12
 800275c:	e7f2      	b.n	8002744 <__aeabi_i2d+0x3c>
 800275e:	46c0      	nop			@ (mov r8, r8)
 8002760:	0000041e 	.word	0x0000041e

08002764 <__aeabi_ui2d>:
 8002764:	b510      	push	{r4, lr}
 8002766:	1e04      	subs	r4, r0, #0
 8002768:	d010      	beq.n	800278c <__aeabi_ui2d+0x28>
 800276a:	f000 f8eb 	bl	8002944 <__clzsi2>
 800276e:	4b0e      	ldr	r3, [pc, #56]	@ (80027a8 <__aeabi_ui2d+0x44>)
 8002770:	1a1b      	subs	r3, r3, r0
 8002772:	055b      	lsls	r3, r3, #21
 8002774:	0d5b      	lsrs	r3, r3, #21
 8002776:	280a      	cmp	r0, #10
 8002778:	dc0f      	bgt.n	800279a <__aeabi_ui2d+0x36>
 800277a:	220b      	movs	r2, #11
 800277c:	0021      	movs	r1, r4
 800277e:	1a12      	subs	r2, r2, r0
 8002780:	40d1      	lsrs	r1, r2
 8002782:	3015      	adds	r0, #21
 8002784:	030a      	lsls	r2, r1, #12
 8002786:	4084      	lsls	r4, r0
 8002788:	0b12      	lsrs	r2, r2, #12
 800278a:	e001      	b.n	8002790 <__aeabi_ui2d+0x2c>
 800278c:	2300      	movs	r3, #0
 800278e:	2200      	movs	r2, #0
 8002790:	051b      	lsls	r3, r3, #20
 8002792:	4313      	orrs	r3, r2
 8002794:	0020      	movs	r0, r4
 8002796:	0019      	movs	r1, r3
 8002798:	bd10      	pop	{r4, pc}
 800279a:	0022      	movs	r2, r4
 800279c:	380b      	subs	r0, #11
 800279e:	4082      	lsls	r2, r0
 80027a0:	0312      	lsls	r2, r2, #12
 80027a2:	2400      	movs	r4, #0
 80027a4:	0b12      	lsrs	r2, r2, #12
 80027a6:	e7f3      	b.n	8002790 <__aeabi_ui2d+0x2c>
 80027a8:	0000041e 	.word	0x0000041e

080027ac <__aeabi_f2d>:
 80027ac:	b570      	push	{r4, r5, r6, lr}
 80027ae:	0242      	lsls	r2, r0, #9
 80027b0:	0043      	lsls	r3, r0, #1
 80027b2:	0fc4      	lsrs	r4, r0, #31
 80027b4:	20fe      	movs	r0, #254	@ 0xfe
 80027b6:	0e1b      	lsrs	r3, r3, #24
 80027b8:	1c59      	adds	r1, r3, #1
 80027ba:	0a55      	lsrs	r5, r2, #9
 80027bc:	4208      	tst	r0, r1
 80027be:	d00c      	beq.n	80027da <__aeabi_f2d+0x2e>
 80027c0:	21e0      	movs	r1, #224	@ 0xe0
 80027c2:	0089      	lsls	r1, r1, #2
 80027c4:	468c      	mov	ip, r1
 80027c6:	076d      	lsls	r5, r5, #29
 80027c8:	0b12      	lsrs	r2, r2, #12
 80027ca:	4463      	add	r3, ip
 80027cc:	051b      	lsls	r3, r3, #20
 80027ce:	4313      	orrs	r3, r2
 80027d0:	07e4      	lsls	r4, r4, #31
 80027d2:	4323      	orrs	r3, r4
 80027d4:	0028      	movs	r0, r5
 80027d6:	0019      	movs	r1, r3
 80027d8:	bd70      	pop	{r4, r5, r6, pc}
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d114      	bne.n	8002808 <__aeabi_f2d+0x5c>
 80027de:	2d00      	cmp	r5, #0
 80027e0:	d01b      	beq.n	800281a <__aeabi_f2d+0x6e>
 80027e2:	0028      	movs	r0, r5
 80027e4:	f000 f8ae 	bl	8002944 <__clzsi2>
 80027e8:	280a      	cmp	r0, #10
 80027ea:	dc1c      	bgt.n	8002826 <__aeabi_f2d+0x7a>
 80027ec:	230b      	movs	r3, #11
 80027ee:	002a      	movs	r2, r5
 80027f0:	1a1b      	subs	r3, r3, r0
 80027f2:	40da      	lsrs	r2, r3
 80027f4:	0003      	movs	r3, r0
 80027f6:	3315      	adds	r3, #21
 80027f8:	409d      	lsls	r5, r3
 80027fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002834 <__aeabi_f2d+0x88>)
 80027fc:	0312      	lsls	r2, r2, #12
 80027fe:	1a1b      	subs	r3, r3, r0
 8002800:	055b      	lsls	r3, r3, #21
 8002802:	0b12      	lsrs	r2, r2, #12
 8002804:	0d5b      	lsrs	r3, r3, #21
 8002806:	e7e1      	b.n	80027cc <__aeabi_f2d+0x20>
 8002808:	2d00      	cmp	r5, #0
 800280a:	d009      	beq.n	8002820 <__aeabi_f2d+0x74>
 800280c:	0b13      	lsrs	r3, r2, #12
 800280e:	2280      	movs	r2, #128	@ 0x80
 8002810:	0312      	lsls	r2, r2, #12
 8002812:	431a      	orrs	r2, r3
 8002814:	076d      	lsls	r5, r5, #29
 8002816:	4b08      	ldr	r3, [pc, #32]	@ (8002838 <__aeabi_f2d+0x8c>)
 8002818:	e7d8      	b.n	80027cc <__aeabi_f2d+0x20>
 800281a:	2300      	movs	r3, #0
 800281c:	2200      	movs	r2, #0
 800281e:	e7d5      	b.n	80027cc <__aeabi_f2d+0x20>
 8002820:	2200      	movs	r2, #0
 8002822:	4b05      	ldr	r3, [pc, #20]	@ (8002838 <__aeabi_f2d+0x8c>)
 8002824:	e7d2      	b.n	80027cc <__aeabi_f2d+0x20>
 8002826:	0003      	movs	r3, r0
 8002828:	002a      	movs	r2, r5
 800282a:	3b0b      	subs	r3, #11
 800282c:	409a      	lsls	r2, r3
 800282e:	2500      	movs	r5, #0
 8002830:	e7e3      	b.n	80027fa <__aeabi_f2d+0x4e>
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	00000389 	.word	0x00000389
 8002838:	000007ff 	.word	0x000007ff

0800283c <__aeabi_d2f>:
 800283c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800283e:	004b      	lsls	r3, r1, #1
 8002840:	030f      	lsls	r7, r1, #12
 8002842:	0d5b      	lsrs	r3, r3, #21
 8002844:	4c3b      	ldr	r4, [pc, #236]	@ (8002934 <__aeabi_d2f+0xf8>)
 8002846:	0f45      	lsrs	r5, r0, #29
 8002848:	b083      	sub	sp, #12
 800284a:	0a7f      	lsrs	r7, r7, #9
 800284c:	1c5e      	adds	r6, r3, #1
 800284e:	432f      	orrs	r7, r5
 8002850:	9000      	str	r0, [sp, #0]
 8002852:	9101      	str	r1, [sp, #4]
 8002854:	0fca      	lsrs	r2, r1, #31
 8002856:	00c5      	lsls	r5, r0, #3
 8002858:	4226      	tst	r6, r4
 800285a:	d00b      	beq.n	8002874 <__aeabi_d2f+0x38>
 800285c:	4936      	ldr	r1, [pc, #216]	@ (8002938 <__aeabi_d2f+0xfc>)
 800285e:	185c      	adds	r4, r3, r1
 8002860:	2cfe      	cmp	r4, #254	@ 0xfe
 8002862:	dd13      	ble.n	800288c <__aeabi_d2f+0x50>
 8002864:	20ff      	movs	r0, #255	@ 0xff
 8002866:	2300      	movs	r3, #0
 8002868:	05c0      	lsls	r0, r0, #23
 800286a:	4318      	orrs	r0, r3
 800286c:	07d2      	lsls	r2, r2, #31
 800286e:	4310      	orrs	r0, r2
 8002870:	b003      	add	sp, #12
 8002872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002874:	2b00      	cmp	r3, #0
 8002876:	d102      	bne.n	800287e <__aeabi_d2f+0x42>
 8002878:	2000      	movs	r0, #0
 800287a:	2300      	movs	r3, #0
 800287c:	e7f4      	b.n	8002868 <__aeabi_d2f+0x2c>
 800287e:	433d      	orrs	r5, r7
 8002880:	d0f0      	beq.n	8002864 <__aeabi_d2f+0x28>
 8002882:	2380      	movs	r3, #128	@ 0x80
 8002884:	03db      	lsls	r3, r3, #15
 8002886:	20ff      	movs	r0, #255	@ 0xff
 8002888:	433b      	orrs	r3, r7
 800288a:	e7ed      	b.n	8002868 <__aeabi_d2f+0x2c>
 800288c:	2c00      	cmp	r4, #0
 800288e:	dd14      	ble.n	80028ba <__aeabi_d2f+0x7e>
 8002890:	9b00      	ldr	r3, [sp, #0]
 8002892:	00ff      	lsls	r7, r7, #3
 8002894:	019b      	lsls	r3, r3, #6
 8002896:	1e58      	subs	r0, r3, #1
 8002898:	4183      	sbcs	r3, r0
 800289a:	0f69      	lsrs	r1, r5, #29
 800289c:	433b      	orrs	r3, r7
 800289e:	430b      	orrs	r3, r1
 80028a0:	0759      	lsls	r1, r3, #29
 80028a2:	d041      	beq.n	8002928 <__aeabi_d2f+0xec>
 80028a4:	210f      	movs	r1, #15
 80028a6:	4019      	ands	r1, r3
 80028a8:	2904      	cmp	r1, #4
 80028aa:	d028      	beq.n	80028fe <__aeabi_d2f+0xc2>
 80028ac:	3304      	adds	r3, #4
 80028ae:	0159      	lsls	r1, r3, #5
 80028b0:	d525      	bpl.n	80028fe <__aeabi_d2f+0xc2>
 80028b2:	3401      	adds	r4, #1
 80028b4:	2300      	movs	r3, #0
 80028b6:	b2e0      	uxtb	r0, r4
 80028b8:	e7d6      	b.n	8002868 <__aeabi_d2f+0x2c>
 80028ba:	0021      	movs	r1, r4
 80028bc:	3117      	adds	r1, #23
 80028be:	dbdb      	blt.n	8002878 <__aeabi_d2f+0x3c>
 80028c0:	2180      	movs	r1, #128	@ 0x80
 80028c2:	201e      	movs	r0, #30
 80028c4:	0409      	lsls	r1, r1, #16
 80028c6:	4339      	orrs	r1, r7
 80028c8:	1b00      	subs	r0, r0, r4
 80028ca:	281f      	cmp	r0, #31
 80028cc:	dd1b      	ble.n	8002906 <__aeabi_d2f+0xca>
 80028ce:	2602      	movs	r6, #2
 80028d0:	4276      	negs	r6, r6
 80028d2:	1b34      	subs	r4, r6, r4
 80028d4:	000e      	movs	r6, r1
 80028d6:	40e6      	lsrs	r6, r4
 80028d8:	0034      	movs	r4, r6
 80028da:	2820      	cmp	r0, #32
 80028dc:	d004      	beq.n	80028e8 <__aeabi_d2f+0xac>
 80028de:	4817      	ldr	r0, [pc, #92]	@ (800293c <__aeabi_d2f+0x100>)
 80028e0:	4684      	mov	ip, r0
 80028e2:	4463      	add	r3, ip
 80028e4:	4099      	lsls	r1, r3
 80028e6:	430d      	orrs	r5, r1
 80028e8:	002b      	movs	r3, r5
 80028ea:	1e59      	subs	r1, r3, #1
 80028ec:	418b      	sbcs	r3, r1
 80028ee:	4323      	orrs	r3, r4
 80028f0:	0759      	lsls	r1, r3, #29
 80028f2:	d015      	beq.n	8002920 <__aeabi_d2f+0xe4>
 80028f4:	210f      	movs	r1, #15
 80028f6:	2400      	movs	r4, #0
 80028f8:	4019      	ands	r1, r3
 80028fa:	2904      	cmp	r1, #4
 80028fc:	d117      	bne.n	800292e <__aeabi_d2f+0xf2>
 80028fe:	019b      	lsls	r3, r3, #6
 8002900:	0a5b      	lsrs	r3, r3, #9
 8002902:	b2e0      	uxtb	r0, r4
 8002904:	e7b0      	b.n	8002868 <__aeabi_d2f+0x2c>
 8002906:	4c0e      	ldr	r4, [pc, #56]	@ (8002940 <__aeabi_d2f+0x104>)
 8002908:	191c      	adds	r4, r3, r4
 800290a:	002b      	movs	r3, r5
 800290c:	40a5      	lsls	r5, r4
 800290e:	40c3      	lsrs	r3, r0
 8002910:	40a1      	lsls	r1, r4
 8002912:	1e68      	subs	r0, r5, #1
 8002914:	4185      	sbcs	r5, r0
 8002916:	4329      	orrs	r1, r5
 8002918:	430b      	orrs	r3, r1
 800291a:	2400      	movs	r4, #0
 800291c:	0759      	lsls	r1, r3, #29
 800291e:	d1c1      	bne.n	80028a4 <__aeabi_d2f+0x68>
 8002920:	019b      	lsls	r3, r3, #6
 8002922:	2000      	movs	r0, #0
 8002924:	0a5b      	lsrs	r3, r3, #9
 8002926:	e79f      	b.n	8002868 <__aeabi_d2f+0x2c>
 8002928:	08db      	lsrs	r3, r3, #3
 800292a:	b2e0      	uxtb	r0, r4
 800292c:	e79c      	b.n	8002868 <__aeabi_d2f+0x2c>
 800292e:	3304      	adds	r3, #4
 8002930:	e7e5      	b.n	80028fe <__aeabi_d2f+0xc2>
 8002932:	46c0      	nop			@ (mov r8, r8)
 8002934:	000007fe 	.word	0x000007fe
 8002938:	fffffc80 	.word	0xfffffc80
 800293c:	fffffca2 	.word	0xfffffca2
 8002940:	fffffc82 	.word	0xfffffc82

08002944 <__clzsi2>:
 8002944:	211c      	movs	r1, #28
 8002946:	2301      	movs	r3, #1
 8002948:	041b      	lsls	r3, r3, #16
 800294a:	4298      	cmp	r0, r3
 800294c:	d301      	bcc.n	8002952 <__clzsi2+0xe>
 800294e:	0c00      	lsrs	r0, r0, #16
 8002950:	3910      	subs	r1, #16
 8002952:	0a1b      	lsrs	r3, r3, #8
 8002954:	4298      	cmp	r0, r3
 8002956:	d301      	bcc.n	800295c <__clzsi2+0x18>
 8002958:	0a00      	lsrs	r0, r0, #8
 800295a:	3908      	subs	r1, #8
 800295c:	091b      	lsrs	r3, r3, #4
 800295e:	4298      	cmp	r0, r3
 8002960:	d301      	bcc.n	8002966 <__clzsi2+0x22>
 8002962:	0900      	lsrs	r0, r0, #4
 8002964:	3904      	subs	r1, #4
 8002966:	a202      	add	r2, pc, #8	@ (adr r2, 8002970 <__clzsi2+0x2c>)
 8002968:	5c10      	ldrb	r0, [r2, r0]
 800296a:	1840      	adds	r0, r0, r1
 800296c:	4770      	bx	lr
 800296e:	46c0      	nop			@ (mov r8, r8)
 8002970:	02020304 	.word	0x02020304
 8002974:	01010101 	.word	0x01010101
	...

08002980 <__clzdi2>:
 8002980:	b510      	push	{r4, lr}
 8002982:	2900      	cmp	r1, #0
 8002984:	d103      	bne.n	800298e <__clzdi2+0xe>
 8002986:	f7ff ffdd 	bl	8002944 <__clzsi2>
 800298a:	3020      	adds	r0, #32
 800298c:	e002      	b.n	8002994 <__clzdi2+0x14>
 800298e:	0008      	movs	r0, r1
 8002990:	f7ff ffd8 	bl	8002944 <__clzsi2>
 8002994:	bd10      	pop	{r4, pc}
 8002996:	46c0      	nop			@ (mov r8, r8)

08002998 <__io_putchar>:

UART_HandleTypeDef huart2;
TIM_HandleTypeDef htim2;  // Use TIM2 for microsecond delay

// ---------------- UART printf ----------------
int __io_putchar(int ch) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80029a0:	2301      	movs	r3, #1
 80029a2:	425b      	negs	r3, r3
 80029a4:	1d39      	adds	r1, r7, #4
 80029a6:	4804      	ldr	r0, [pc, #16]	@ (80029b8 <__io_putchar+0x20>)
 80029a8:	2201      	movs	r2, #1
 80029aa:	f002 f9ab 	bl	8004d04 <HAL_UART_Transmit>
  return ch;
 80029ae:	687b      	ldr	r3, [r7, #4]
}
 80029b0:	0018      	movs	r0, r3
 80029b2:	46bd      	mov	sp, r7
 80029b4:	b002      	add	sp, #8
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	200001f0 	.word	0x200001f0

080029bc <delay_us>:
// ---------------- DS18B20 defines ----------------
#define DS18B20_PORT GPIOA
#define DS18B20_PIN  GPIO_PIN_0

// delay in microseconds
void delay_us(uint16_t us) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	0002      	movs	r2, r0
 80029c4:	1dbb      	adds	r3, r7, #6
 80029c6:	801a      	strh	r2, [r3, #0]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 80029c8:	4b08      	ldr	r3, [pc, #32]	@ (80029ec <delay_us+0x30>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2200      	movs	r2, #0
 80029ce:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80029d0:	46c0      	nop			@ (mov r8, r8)
 80029d2:	4b06      	ldr	r3, [pc, #24]	@ (80029ec <delay_us+0x30>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029d8:	1dbb      	adds	r3, r7, #6
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d3f8      	bcc.n	80029d2 <delay_us+0x16>
}
 80029e0:	46c0      	nop			@ (mov r8, r8)
 80029e2:	46c0      	nop			@ (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b002      	add	sp, #8
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	20000278 	.word	0x20000278

080029f0 <DS18B20_Start>:
void DS18B20_Write(uint8_t data);
uint8_t DS18B20_Read(void);
float DS18B20_GetTemp(void);

// ---------- DS18B20 low-level functions ----------
uint8_t DS18B20_Start(void) {
 80029f0:	b590      	push	{r4, r7, lr}
 80029f2:	b087      	sub	sp, #28
 80029f4:	af00      	add	r7, sp, #0
  uint8_t response = 0;
 80029f6:	2417      	movs	r4, #23
 80029f8:	193b      	adds	r3, r7, r4
 80029fa:	2200      	movs	r2, #0
 80029fc:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fe:	003b      	movs	r3, r7
 8002a00:	0018      	movs	r0, r3
 8002a02:	2314      	movs	r3, #20
 8002a04:	001a      	movs	r2, r3
 8002a06:	2100      	movs	r1, #0
 8002a08:	f003 ff80 	bl	800690c <memset>

  // Set as output
  GPIO_InitStruct.Pin = DS18B20_PIN;
 8002a0c:	003b      	movs	r3, r7
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a12:	003b      	movs	r3, r7
 8002a14:	2201      	movs	r2, #1
 8002a16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a18:	003b      	movs	r3, r7
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8002a1e:	003a      	movs	r2, r7
 8002a20:	23a0      	movs	r3, #160	@ 0xa0
 8002a22:	05db      	lsls	r3, r3, #23
 8002a24:	0011      	movs	r1, r2
 8002a26:	0018      	movs	r0, r3
 8002a28:	f000 fd6e 	bl	8003508 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 8002a2c:	23a0      	movs	r3, #160	@ 0xa0
 8002a2e:	05db      	lsls	r3, r3, #23
 8002a30:	2200      	movs	r2, #0
 8002a32:	2101      	movs	r1, #1
 8002a34:	0018      	movs	r0, r3
 8002a36:	f000 fefa 	bl	800382e <HAL_GPIO_WritePin>
  delay_us(480); // reset pulse
 8002a3a:	23f0      	movs	r3, #240	@ 0xf0
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f7ff ffbc 	bl	80029bc <delay_us>
  HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_SET);
 8002a44:	23a0      	movs	r3, #160	@ 0xa0
 8002a46:	05db      	lsls	r3, r3, #23
 8002a48:	2201      	movs	r2, #1
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f000 feee 	bl	800382e <HAL_GPIO_WritePin>
  delay_us(80);
 8002a52:	2050      	movs	r0, #80	@ 0x50
 8002a54:	f7ff ffb2 	bl	80029bc <delay_us>

  // Set as input to read presence
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a58:	003b      	movs	r3, r7
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	605a      	str	r2, [r3, #4]
  HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8002a5e:	003a      	movs	r2, r7
 8002a60:	23a0      	movs	r3, #160	@ 0xa0
 8002a62:	05db      	lsls	r3, r3, #23
 8002a64:	0011      	movs	r1, r2
 8002a66:	0018      	movs	r0, r3
 8002a68:	f000 fd4e 	bl	8003508 <HAL_GPIO_Init>

  if (!HAL_GPIO_ReadPin(DS18B20_PORT, DS18B20_PIN))
 8002a6c:	23a0      	movs	r3, #160	@ 0xa0
 8002a6e:	05db      	lsls	r3, r3, #23
 8002a70:	2101      	movs	r1, #1
 8002a72:	0018      	movs	r0, r3
 8002a74:	f000 febe 	bl	80037f4 <HAL_GPIO_ReadPin>
 8002a78:	1e03      	subs	r3, r0, #0
 8002a7a:	d103      	bne.n	8002a84 <DS18B20_Start+0x94>
    response = 1; // presence pulse
 8002a7c:	193b      	adds	r3, r7, r4
 8002a7e:	2201      	movs	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	e003      	b.n	8002a8c <DS18B20_Start+0x9c>
  else
    response = 0;
 8002a84:	2317      	movs	r3, #23
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	2200      	movs	r2, #0
 8002a8a:	701a      	strb	r2, [r3, #0]

  delay_us(400);
 8002a8c:	23c8      	movs	r3, #200	@ 0xc8
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	0018      	movs	r0, r3
 8002a92:	f7ff ff93 	bl	80029bc <delay_us>
  return response;
 8002a96:	2317      	movs	r3, #23
 8002a98:	18fb      	adds	r3, r7, r3
 8002a9a:	781b      	ldrb	r3, [r3, #0]
}
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	b007      	add	sp, #28
 8002aa2:	bd90      	pop	{r4, r7, pc}

08002aa4 <DS18B20_Write>:

void DS18B20_Write(uint8_t data) {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	0002      	movs	r2, r0
 8002aac:	1dfb      	adds	r3, r7, #7
 8002aae:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	2308      	movs	r3, #8
 8002ab2:	18fb      	adds	r3, r7, r3
 8002ab4:	0018      	movs	r0, r3
 8002ab6:	2314      	movs	r3, #20
 8002ab8:	001a      	movs	r2, r3
 8002aba:	2100      	movs	r1, #0
 8002abc:	f003 ff26 	bl	800690c <memset>
  for (int i = 0; i < 8; i++) {
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61fb      	str	r3, [r7, #28]
 8002ac4:	e03e      	b.n	8002b44 <DS18B20_Write+0xa0>
    // Output mode
    GPIO_InitStruct.Pin = DS18B20_PIN;
 8002ac6:	2108      	movs	r1, #8
 8002ac8:	187b      	adds	r3, r7, r1
 8002aca:	2201      	movs	r2, #1
 8002acc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ace:	187b      	adds	r3, r7, r1
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8002ad4:	187a      	adds	r2, r7, r1
 8002ad6:	23a0      	movs	r3, #160	@ 0xa0
 8002ad8:	05db      	lsls	r3, r3, #23
 8002ada:	0011      	movs	r1, r2
 8002adc:	0018      	movs	r0, r3
 8002ade:	f000 fd13 	bl	8003508 <HAL_GPIO_Init>

    if ((data & (1 << i)) != 0) {
 8002ae2:	1dfb      	adds	r3, r7, #7
 8002ae4:	781a      	ldrb	r2, [r3, #0]
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	411a      	asrs	r2, r3
 8002aea:	0013      	movs	r3, r2
 8002aec:	2201      	movs	r2, #1
 8002aee:	4013      	ands	r3, r2
 8002af0:	d014      	beq.n	8002b1c <DS18B20_Write+0x78>
      HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 8002af2:	23a0      	movs	r3, #160	@ 0xa0
 8002af4:	05db      	lsls	r3, r3, #23
 8002af6:	2200      	movs	r2, #0
 8002af8:	2101      	movs	r1, #1
 8002afa:	0018      	movs	r0, r3
 8002afc:	f000 fe97 	bl	800382e <HAL_GPIO_WritePin>
      delay_us(1);
 8002b00:	2001      	movs	r0, #1
 8002b02:	f7ff ff5b 	bl	80029bc <delay_us>
      HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_SET);
 8002b06:	23a0      	movs	r3, #160	@ 0xa0
 8002b08:	05db      	lsls	r3, r3, #23
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f000 fe8d 	bl	800382e <HAL_GPIO_WritePin>
      delay_us(60);
 8002b14:	203c      	movs	r0, #60	@ 0x3c
 8002b16:	f7ff ff51 	bl	80029bc <delay_us>
 8002b1a:	e010      	b.n	8002b3e <DS18B20_Write+0x9a>
    } else {
      HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 8002b1c:	23a0      	movs	r3, #160	@ 0xa0
 8002b1e:	05db      	lsls	r3, r3, #23
 8002b20:	2200      	movs	r2, #0
 8002b22:	2101      	movs	r1, #1
 8002b24:	0018      	movs	r0, r3
 8002b26:	f000 fe82 	bl	800382e <HAL_GPIO_WritePin>
      delay_us(60);
 8002b2a:	203c      	movs	r0, #60	@ 0x3c
 8002b2c:	f7ff ff46 	bl	80029bc <delay_us>
      HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_SET);
 8002b30:	23a0      	movs	r3, #160	@ 0xa0
 8002b32:	05db      	lsls	r3, r3, #23
 8002b34:	2201      	movs	r2, #1
 8002b36:	2101      	movs	r1, #1
 8002b38:	0018      	movs	r0, r3
 8002b3a:	f000 fe78 	bl	800382e <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	3301      	adds	r3, #1
 8002b42:	61fb      	str	r3, [r7, #28]
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	2b07      	cmp	r3, #7
 8002b48:	ddbd      	ble.n	8002ac6 <DS18B20_Write+0x22>
    }
  }
}
 8002b4a:	46c0      	nop			@ (mov r8, r8)
 8002b4c:	46c0      	nop			@ (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b008      	add	sp, #32
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <DS18B20_Read>:

uint8_t DS18B20_Read(void) {
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8002b5a:	231f      	movs	r3, #31
 8002b5c:	18fb      	adds	r3, r7, r3
 8002b5e:	2200      	movs	r2, #0
 8002b60:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b62:	1d3b      	adds	r3, r7, #4
 8002b64:	0018      	movs	r0, r3
 8002b66:	2314      	movs	r3, #20
 8002b68:	001a      	movs	r2, r3
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	f003 fece 	bl	800690c <memset>

  for (int i = 0; i < 8; i++) {
 8002b70:	2300      	movs	r3, #0
 8002b72:	61bb      	str	r3, [r7, #24]
 8002b74:	e03b      	b.n	8002bee <DS18B20_Read+0x9a>
    // Output low
    GPIO_InitStruct.Pin = DS18B20_PIN;
 8002b76:	1d3b      	adds	r3, r7, #4
 8002b78:	2201      	movs	r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	2201      	movs	r2, #1
 8002b80:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8002b82:	1d3a      	adds	r2, r7, #4
 8002b84:	23a0      	movs	r3, #160	@ 0xa0
 8002b86:	05db      	lsls	r3, r3, #23
 8002b88:	0011      	movs	r1, r2
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f000 fcbc 	bl	8003508 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 8002b90:	23a0      	movs	r3, #160	@ 0xa0
 8002b92:	05db      	lsls	r3, r3, #23
 8002b94:	2200      	movs	r2, #0
 8002b96:	2101      	movs	r1, #1
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f000 fe48 	bl	800382e <HAL_GPIO_WritePin>
    delay_us(2);
 8002b9e:	2002      	movs	r0, #2
 8002ba0:	f7ff ff0c 	bl	80029bc <delay_us>

    // Input mode to read bit
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ba4:	1d3b      	adds	r3, r7, #4
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8002baa:	1d3a      	adds	r2, r7, #4
 8002bac:	23a0      	movs	r3, #160	@ 0xa0
 8002bae:	05db      	lsls	r3, r3, #23
 8002bb0:	0011      	movs	r1, r2
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f000 fca8 	bl	8003508 <HAL_GPIO_Init>

    if (HAL_GPIO_ReadPin(DS18B20_PORT, DS18B20_PIN))
 8002bb8:	23a0      	movs	r3, #160	@ 0xa0
 8002bba:	05db      	lsls	r3, r3, #23
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f000 fe18 	bl	80037f4 <HAL_GPIO_ReadPin>
 8002bc4:	1e03      	subs	r3, r0, #0
 8002bc6:	d00c      	beq.n	8002be2 <DS18B20_Read+0x8e>
      value |= 1 << i;
 8002bc8:	2201      	movs	r2, #1
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	409a      	lsls	r2, r3
 8002bce:	0013      	movs	r3, r2
 8002bd0:	b25a      	sxtb	r2, r3
 8002bd2:	211f      	movs	r1, #31
 8002bd4:	187b      	adds	r3, r7, r1
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	b25b      	sxtb	r3, r3
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	b25a      	sxtb	r2, r3
 8002bde:	187b      	adds	r3, r7, r1
 8002be0:	701a      	strb	r2, [r3, #0]
    delay_us(60);
 8002be2:	203c      	movs	r0, #60	@ 0x3c
 8002be4:	f7ff feea 	bl	80029bc <delay_us>
  for (int i = 0; i < 8; i++) {
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	3301      	adds	r3, #1
 8002bec:	61bb      	str	r3, [r7, #24]
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	2b07      	cmp	r3, #7
 8002bf2:	ddc0      	ble.n	8002b76 <DS18B20_Read+0x22>
  }
  return value;
 8002bf4:	231f      	movs	r3, #31
 8002bf6:	18fb      	adds	r3, r7, r3
 8002bf8:	781b      	ldrb	r3, [r3, #0]
}
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	b008      	add	sp, #32
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <DS18B20_GetTemp>:

float DS18B20_GetTemp(void) {
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
  uint8_t temp_lsb, temp_msb;
  int16_t temp;

  DS18B20_Start();
 8002c0a:	f7ff fef1 	bl	80029f0 <DS18B20_Start>
  DS18B20_Write(0xCC); // Skip ROM
 8002c0e:	20cc      	movs	r0, #204	@ 0xcc
 8002c10:	f7ff ff48 	bl	8002aa4 <DS18B20_Write>
  DS18B20_Write(0x44); // Convert T
 8002c14:	2044      	movs	r0, #68	@ 0x44
 8002c16:	f7ff ff45 	bl	8002aa4 <DS18B20_Write>
  HAL_Delay(750);      // Wait for conversion
 8002c1a:	4b18      	ldr	r3, [pc, #96]	@ (8002c7c <DS18B20_GetTemp+0x78>)
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	f000 fb9b 	bl	8003358 <HAL_Delay>

  DS18B20_Start();
 8002c22:	f7ff fee5 	bl	80029f0 <DS18B20_Start>
  DS18B20_Write(0xCC); // Skip ROM
 8002c26:	20cc      	movs	r0, #204	@ 0xcc
 8002c28:	f7ff ff3c 	bl	8002aa4 <DS18B20_Write>
  DS18B20_Write(0xBE); // Read scratchpad
 8002c2c:	20be      	movs	r0, #190	@ 0xbe
 8002c2e:	f7ff ff39 	bl	8002aa4 <DS18B20_Write>

  temp_lsb = DS18B20_Read();
 8002c32:	1dfc      	adds	r4, r7, #7
 8002c34:	f7ff ff8e 	bl	8002b54 <DS18B20_Read>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	7023      	strb	r3, [r4, #0]
  temp_msb = DS18B20_Read();
 8002c3c:	1dbc      	adds	r4, r7, #6
 8002c3e:	f7ff ff89 	bl	8002b54 <DS18B20_Read>
 8002c42:	0003      	movs	r3, r0
 8002c44:	7023      	strb	r3, [r4, #0]

  temp = (temp_msb << 8) | temp_lsb;
 8002c46:	1dbb      	adds	r3, r7, #6
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	021b      	lsls	r3, r3, #8
 8002c4c:	b219      	sxth	r1, r3
 8002c4e:	1dfb      	adds	r3, r7, #7
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	b21a      	sxth	r2, r3
 8002c54:	1d3b      	adds	r3, r7, #4
 8002c56:	430a      	orrs	r2, r1
 8002c58:	801a      	strh	r2, [r3, #0]

  return (float)temp / 16.0; // 12-bit resolution
 8002c5a:	1d3b      	adds	r3, r7, #4
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	5e9b      	ldrsh	r3, [r3, r2]
 8002c60:	0018      	movs	r0, r3
 8002c62:	f7fd fe9b 	bl	800099c <__aeabi_i2f>
 8002c66:	1c03      	adds	r3, r0, #0
 8002c68:	2183      	movs	r1, #131	@ 0x83
 8002c6a:	05c9      	lsls	r1, r1, #23
 8002c6c:	1c18      	adds	r0, r3, #0
 8002c6e:	f7fd fd75 	bl	800075c <__aeabi_fdiv>
 8002c72:	1c03      	adds	r3, r0, #0
}
 8002c74:	1c18      	adds	r0, r3, #0
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b003      	add	sp, #12
 8002c7a:	bd90      	pop	{r4, r7, pc}
 8002c7c:	000002ee 	.word	0x000002ee

08002c80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c86:	f000 faf7 	bl	8003278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c8a:	f000 f829 	bl	8002ce0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c8e:	f000 f913 	bl	8002eb8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002c92:	f000 f8e1 	bl	8002e58 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002c96:	f000 f887 	bl	8002da8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd4 <main+0x54>)
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f001 fd79 	bl	8004794 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */
  printf("Device On :C\r\n");
 8002ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd8 <main+0x58>)
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f003 fd1b 	bl	80066e0 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    float temp = DS18B20_GetTemp();
 8002caa:	f7ff ffab 	bl	8002c04 <DS18B20_GetTemp>
 8002cae:	1c03      	adds	r3, r0, #0
 8002cb0:	607b      	str	r3, [r7, #4]
	    printf("Temperature: %.2f C\r\n", temp);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff fd7a 	bl	80027ac <__aeabi_f2d>
 8002cb8:	0002      	movs	r2, r0
 8002cba:	000b      	movs	r3, r1
 8002cbc:	4907      	ldr	r1, [pc, #28]	@ (8002cdc <main+0x5c>)
 8002cbe:	0008      	movs	r0, r1
 8002cc0:	f003 fca8 	bl	8006614 <iprintf>
	    HAL_Delay(1000);
 8002cc4:	23fa      	movs	r3, #250	@ 0xfa
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	0018      	movs	r0, r3
 8002cca:	f000 fb45 	bl	8003358 <HAL_Delay>
  {
 8002cce:	46c0      	nop			@ (mov r8, r8)
 8002cd0:	e7eb      	b.n	8002caa <main+0x2a>
 8002cd2:	46c0      	nop			@ (mov r8, r8)
 8002cd4:	20000278 	.word	0x20000278
 8002cd8:	0800a140 	.word	0x0800a140
 8002cdc:	0800a150 	.word	0x0800a150

08002ce0 <SystemClock_Config>:
//  }
//}


void SystemClock_Config(void)
{
 8002ce0:	b590      	push	{r4, r7, lr}
 8002ce2:	b09d      	sub	sp, #116	@ 0x74
 8002ce4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ce6:	2438      	movs	r4, #56	@ 0x38
 8002ce8:	193b      	adds	r3, r7, r4
 8002cea:	0018      	movs	r0, r3
 8002cec:	2338      	movs	r3, #56	@ 0x38
 8002cee:	001a      	movs	r2, r3
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	f003 fe0b 	bl	800690c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cf6:	2324      	movs	r3, #36	@ 0x24
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	2314      	movs	r3, #20
 8002cfe:	001a      	movs	r2, r3
 8002d00:	2100      	movs	r1, #0
 8002d02:	f003 fe03 	bl	800690c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d06:	003b      	movs	r3, r7
 8002d08:	0018      	movs	r0, r3
 8002d0a:	2324      	movs	r3, #36	@ 0x24
 8002d0c:	001a      	movs	r2, r3
 8002d0e:	2100      	movs	r1, #0
 8002d10:	f003 fdfc 	bl	800690c <memset>

  /** Configure the main internal regulator output voltage */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d14:	4b22      	ldr	r3, [pc, #136]	@ (8002da0 <SystemClock_Config+0xc0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a22      	ldr	r2, [pc, #136]	@ (8002da4 <SystemClock_Config+0xc4>)
 8002d1a:	401a      	ands	r2, r3
 8002d1c:	4b20      	ldr	r3, [pc, #128]	@ (8002da0 <SystemClock_Config+0xc0>)
 8002d1e:	2180      	movs	r1, #128	@ 0x80
 8002d20:	0109      	lsls	r1, r1, #4
 8002d22:	430a      	orrs	r2, r1
 8002d24:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d26:	193b      	adds	r3, r7, r4
 8002d28:	2202      	movs	r2, #2
 8002d2a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d2c:	193b      	adds	r3, r7, r4
 8002d2e:	2201      	movs	r2, #1
 8002d30:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; // no PLL, 16 MHz direct
 8002d32:	193b      	adds	r3, r7, r4
 8002d34:	2200      	movs	r2, #0
 8002d36:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d38:	193b      	adds	r3, r7, r4
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f000 fd94 	bl	8003868 <HAL_RCC_OscConfig>
 8002d40:	1e03      	subs	r3, r0, #0
 8002d42:	d001      	beq.n	8002d48 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002d44:	f000 f91c 	bl	8002f80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8002d48:	2124      	movs	r1, #36	@ 0x24
 8002d4a:	187b      	adds	r3, r7, r1
 8002d4c:	220f      	movs	r2, #15
 8002d4e:	601a      	str	r2, [r3, #0]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002d50:	187b      	adds	r3, r7, r1
 8002d52:	2201      	movs	r2, #1
 8002d54:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d56:	187b      	adds	r3, r7, r1
 8002d58:	2200      	movs	r2, #0
 8002d5a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d5c:	187b      	adds	r3, r7, r1
 8002d5e:	2200      	movs	r2, #0
 8002d60:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d62:	187b      	adds	r3, r7, r1
 8002d64:	2200      	movs	r2, #0
 8002d66:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d68:	187b      	adds	r3, r7, r1
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	f001 f93f 	bl	8003ff0 <HAL_RCC_ClockConfig>
 8002d72:	1e03      	subs	r3, r0, #0
 8002d74:	d001      	beq.n	8002d7a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002d76:	f000 f903 	bl	8002f80 <Error_Handler>
  }

  /** USART2 clock source */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d7a:	003b      	movs	r3, r7
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002d80:	003b      	movs	r3, r7
 8002d82:	2200      	movs	r2, #0
 8002d84:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d86:	003b      	movs	r3, r7
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f001 fb35 	bl	80043f8 <HAL_RCCEx_PeriphCLKConfig>
 8002d8e:	1e03      	subs	r3, r0, #0
 8002d90:	d001      	beq.n	8002d96 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002d92:	f000 f8f5 	bl	8002f80 <Error_Handler>
  }
}
 8002d96:	46c0      	nop			@ (mov r8, r8)
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	b01d      	add	sp, #116	@ 0x74
 8002d9c:	bd90      	pop	{r4, r7, pc}
 8002d9e:	46c0      	nop			@ (mov r8, r8)
 8002da0:	40007000 	.word	0x40007000
 8002da4:	ffffe7ff 	.word	0xffffe7ff

08002da8 <MX_TIM2_Init>:
//
//}


static void MX_TIM2_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dae:	2308      	movs	r3, #8
 8002db0:	18fb      	adds	r3, r7, r3
 8002db2:	0018      	movs	r0, r3
 8002db4:	2310      	movs	r3, #16
 8002db6:	001a      	movs	r2, r3
 8002db8:	2100      	movs	r1, #0
 8002dba:	f003 fda7 	bl	800690c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dbe:	003b      	movs	r3, r7
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	2308      	movs	r3, #8
 8002dc4:	001a      	movs	r2, r3
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	f003 fda0 	bl	800690c <memset>

  htim2.Instance = TIM2;
 8002dcc:	4b20      	ldr	r3, [pc, #128]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002dce:	2280      	movs	r2, #128	@ 0x80
 8002dd0:	05d2      	lsls	r2, r2, #23
 8002dd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16 - 1;   // 16 MHz / 16 = 1 MHz  1 s per tick
 8002dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002dd6:	220f      	movs	r2, #15
 8002dd8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dda:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 8002de0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002de2:	4a1c      	ldr	r2, [pc, #112]	@ (8002e54 <MX_TIM2_Init+0xac>)
 8002de4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dec:	4b18      	ldr	r3, [pc, #96]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	615a      	str	r2, [r3, #20]

  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002df2:	4b17      	ldr	r3, [pc, #92]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002df4:	0018      	movs	r0, r3
 8002df6:	f001 fc8d 	bl	8004714 <HAL_TIM_Base_Init>
 8002dfa:	1e03      	subs	r3, r0, #0
 8002dfc:	d001      	beq.n	8002e02 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002dfe:	f000 f8bf 	bl	8002f80 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e02:	2108      	movs	r1, #8
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	2280      	movs	r2, #128	@ 0x80
 8002e08:	0152      	lsls	r2, r2, #5
 8002e0a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e0c:	187a      	adds	r2, r7, r1
 8002e0e:	4b10      	ldr	r3, [pc, #64]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002e10:	0011      	movs	r1, r2
 8002e12:	0018      	movs	r0, r3
 8002e14:	f001 fd02 	bl	800481c <HAL_TIM_ConfigClockSource>
 8002e18:	1e03      	subs	r3, r0, #0
 8002e1a:	d001      	beq.n	8002e20 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002e1c:	f000 f8b0 	bl	8002f80 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e20:	003b      	movs	r3, r7
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e26:	003b      	movs	r3, r7
 8002e28:	2200      	movs	r2, #0
 8002e2a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e2c:	003a      	movs	r2, r7
 8002e2e:	4b08      	ldr	r3, [pc, #32]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002e30:	0011      	movs	r1, r2
 8002e32:	0018      	movs	r0, r3
 8002e34:	f001 feba 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 8002e38:	1e03      	subs	r3, r0, #0
 8002e3a:	d001      	beq.n	8002e40 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002e3c:	f000 f8a0 	bl	8002f80 <Error_Handler>
  }

  HAL_TIM_Base_Start(&htim2);
 8002e40:	4b03      	ldr	r3, [pc, #12]	@ (8002e50 <MX_TIM2_Init+0xa8>)
 8002e42:	0018      	movs	r0, r3
 8002e44:	f001 fca6 	bl	8004794 <HAL_TIM_Base_Start>
}
 8002e48:	46c0      	nop			@ (mov r8, r8)
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b006      	add	sp, #24
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	20000278 	.word	0x20000278
 8002e54:	0000ffff 	.word	0x0000ffff

08002e58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e5c:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e5e:	4a15      	ldr	r2, [pc, #84]	@ (8002eb4 <MX_USART2_UART_Init+0x5c>)
 8002e60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e62:	4b13      	ldr	r3, [pc, #76]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e64:	22e1      	movs	r2, #225	@ 0xe1
 8002e66:	0252      	lsls	r2, r2, #9
 8002e68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e6a:	4b11      	ldr	r3, [pc, #68]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e70:	4b0f      	ldr	r3, [pc, #60]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e76:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e7e:	220c      	movs	r2, #12
 8002e80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e82:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e88:	4b09      	ldr	r3, [pc, #36]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e8e:	4b08      	ldr	r3, [pc, #32]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e94:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e9a:	4b05      	ldr	r3, [pc, #20]	@ (8002eb0 <MX_USART2_UART_Init+0x58>)
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f001 fedd 	bl	8004c5c <HAL_UART_Init>
 8002ea2:	1e03      	subs	r3, r0, #0
 8002ea4:	d001      	beq.n	8002eaa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002ea6:	f000 f86b 	bl	8002f80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002eaa:	46c0      	nop			@ (mov r8, r8)
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	200001f0 	.word	0x200001f0
 8002eb4:	40004400 	.word	0x40004400

08002eb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b089      	sub	sp, #36	@ 0x24
 8002ebc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ebe:	240c      	movs	r4, #12
 8002ec0:	193b      	adds	r3, r7, r4
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	2314      	movs	r3, #20
 8002ec6:	001a      	movs	r2, r3
 8002ec8:	2100      	movs	r1, #0
 8002eca:	f003 fd1f 	bl	800690c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ece:	4b2a      	ldr	r3, [pc, #168]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ed2:	4b29      	ldr	r3, [pc, #164]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002ed4:	2104      	movs	r1, #4
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002eda:	4b27      	ldr	r3, [pc, #156]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	2204      	movs	r2, #4
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ee6:	4b24      	ldr	r3, [pc, #144]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eea:	4b23      	ldr	r3, [pc, #140]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002eec:	2180      	movs	r1, #128	@ 0x80
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ef2:	4b21      	ldr	r3, [pc, #132]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef6:	2280      	movs	r2, #128	@ 0x80
 8002ef8:	4013      	ands	r3, r2
 8002efa:	607b      	str	r3, [r7, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efe:	4b1e      	ldr	r3, [pc, #120]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f02:	4b1d      	ldr	r3, [pc, #116]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002f04:	2101      	movs	r1, #1
 8002f06:	430a      	orrs	r2, r1
 8002f08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f78 <MX_GPIO_Init+0xc0>)
 8002f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0e:	2201      	movs	r2, #1
 8002f10:	4013      	ands	r3, r2
 8002f12:	603b      	str	r3, [r7, #0]
 8002f14:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8002f16:	23a0      	movs	r3, #160	@ 0xa0
 8002f18:	05db      	lsls	r3, r3, #23
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2121      	movs	r1, #33	@ 0x21
 8002f1e:	0018      	movs	r0, r3
 8002f20:	f000 fc85 	bl	800382e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002f24:	193b      	adds	r3, r7, r4
 8002f26:	2280      	movs	r2, #128	@ 0x80
 8002f28:	0192      	lsls	r2, r2, #6
 8002f2a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002f2c:	193b      	adds	r3, r7, r4
 8002f2e:	2284      	movs	r2, #132	@ 0x84
 8002f30:	0392      	lsls	r2, r2, #14
 8002f32:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	193b      	adds	r3, r7, r4
 8002f36:	2200      	movs	r2, #0
 8002f38:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002f3a:	193b      	adds	r3, r7, r4
 8002f3c:	4a0f      	ldr	r2, [pc, #60]	@ (8002f7c <MX_GPIO_Init+0xc4>)
 8002f3e:	0019      	movs	r1, r3
 8002f40:	0010      	movs	r0, r2
 8002f42:	f000 fae1 	bl	8003508 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8002f46:	0021      	movs	r1, r4
 8002f48:	187b      	adds	r3, r7, r1
 8002f4a:	2221      	movs	r2, #33	@ 0x21
 8002f4c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f4e:	187b      	adds	r3, r7, r1
 8002f50:	2201      	movs	r2, #1
 8002f52:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f54:	187b      	adds	r3, r7, r1
 8002f56:	2200      	movs	r2, #0
 8002f58:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5a:	187b      	adds	r3, r7, r1
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f60:	187a      	adds	r2, r7, r1
 8002f62:	23a0      	movs	r3, #160	@ 0xa0
 8002f64:	05db      	lsls	r3, r3, #23
 8002f66:	0011      	movs	r1, r2
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f000 facd 	bl	8003508 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b009      	add	sp, #36	@ 0x24
 8002f74:	bd90      	pop	{r4, r7, pc}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	50000800 	.word	0x50000800

08002f80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f84:	b672      	cpsid	i
}
 8002f86:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f88:	46c0      	nop			@ (mov r8, r8)
 8002f8a:	e7fd      	b.n	8002f88 <Error_Handler+0x8>

08002f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f90:	4b07      	ldr	r3, [pc, #28]	@ (8002fb0 <HAL_MspInit+0x24>)
 8002f92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f94:	4b06      	ldr	r3, [pc, #24]	@ (8002fb0 <HAL_MspInit+0x24>)
 8002f96:	2101      	movs	r1, #1
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f9c:	4b04      	ldr	r3, [pc, #16]	@ (8002fb0 <HAL_MspInit+0x24>)
 8002f9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fa0:	4b03      	ldr	r3, [pc, #12]	@ (8002fb0 <HAL_MspInit+0x24>)
 8002fa2:	2180      	movs	r1, #128	@ 0x80
 8002fa4:	0549      	lsls	r1, r1, #21
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002faa:	46c0      	nop			@ (mov r8, r8)
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40021000 	.word	0x40021000

08002fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	2380      	movs	r3, #128	@ 0x80
 8002fc2:	05db      	lsls	r3, r3, #23
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d105      	bne.n	8002fd4 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fc8:	4b04      	ldr	r3, [pc, #16]	@ (8002fdc <HAL_TIM_Base_MspInit+0x28>)
 8002fca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fcc:	4b03      	ldr	r3, [pc, #12]	@ (8002fdc <HAL_TIM_Base_MspInit+0x28>)
 8002fce:	2101      	movs	r1, #1
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002fd4:	46c0      	nop			@ (mov r8, r8)
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	b002      	add	sp, #8
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40021000 	.word	0x40021000

08002fe0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fe0:	b590      	push	{r4, r7, lr}
 8002fe2:	b089      	sub	sp, #36	@ 0x24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe8:	240c      	movs	r4, #12
 8002fea:	193b      	adds	r3, r7, r4
 8002fec:	0018      	movs	r0, r3
 8002fee:	2314      	movs	r3, #20
 8002ff0:	001a      	movs	r2, r3
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	f003 fc8a 	bl	800690c <memset>
  if(huart->Instance==USART2)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a18      	ldr	r2, [pc, #96]	@ (8003060 <HAL_UART_MspInit+0x80>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d129      	bne.n	8003056 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003002:	4b18      	ldr	r3, [pc, #96]	@ (8003064 <HAL_UART_MspInit+0x84>)
 8003004:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003006:	4b17      	ldr	r3, [pc, #92]	@ (8003064 <HAL_UART_MspInit+0x84>)
 8003008:	2180      	movs	r1, #128	@ 0x80
 800300a:	0289      	lsls	r1, r1, #10
 800300c:	430a      	orrs	r2, r1
 800300e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003010:	4b14      	ldr	r3, [pc, #80]	@ (8003064 <HAL_UART_MspInit+0x84>)
 8003012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003014:	4b13      	ldr	r3, [pc, #76]	@ (8003064 <HAL_UART_MspInit+0x84>)
 8003016:	2101      	movs	r1, #1
 8003018:	430a      	orrs	r2, r1
 800301a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800301c:	4b11      	ldr	r3, [pc, #68]	@ (8003064 <HAL_UART_MspInit+0x84>)
 800301e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003020:	2201      	movs	r2, #1
 8003022:	4013      	ands	r3, r2
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003028:	0021      	movs	r1, r4
 800302a:	187b      	adds	r3, r7, r1
 800302c:	220c      	movs	r2, #12
 800302e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003030:	187b      	adds	r3, r7, r1
 8003032:	2202      	movs	r2, #2
 8003034:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	187b      	adds	r3, r7, r1
 8003038:	2200      	movs	r2, #0
 800303a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800303c:	187b      	adds	r3, r7, r1
 800303e:	2203      	movs	r2, #3
 8003040:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003042:	187b      	adds	r3, r7, r1
 8003044:	2204      	movs	r2, #4
 8003046:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003048:	187a      	adds	r2, r7, r1
 800304a:	23a0      	movs	r3, #160	@ 0xa0
 800304c:	05db      	lsls	r3, r3, #23
 800304e:	0011      	movs	r1, r2
 8003050:	0018      	movs	r0, r3
 8003052:	f000 fa59 	bl	8003508 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	b009      	add	sp, #36	@ 0x24
 800305c:	bd90      	pop	{r4, r7, pc}
 800305e:	46c0      	nop			@ (mov r8, r8)
 8003060:	40004400 	.word	0x40004400
 8003064:	40021000 	.word	0x40021000

08003068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800306c:	46c0      	nop			@ (mov r8, r8)
 800306e:	e7fd      	b.n	800306c <NMI_Handler+0x4>

08003070 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003074:	46c0      	nop			@ (mov r8, r8)
 8003076:	e7fd      	b.n	8003074 <HardFault_Handler+0x4>

08003078 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800307c:	46c0      	nop			@ (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003086:	46c0      	nop			@ (mov r8, r8)
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003090:	f000 f946 	bl	8003320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003094:	46c0      	nop			@ (mov r8, r8)
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	af00      	add	r7, sp, #0
  return 1;
 800309e:	2301      	movs	r3, #1
}
 80030a0:	0018      	movs	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <_kill>:

int _kill(int pid, int sig)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b082      	sub	sp, #8
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
 80030ae:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030b0:	f003 fc86 	bl	80069c0 <__errno>
 80030b4:	0003      	movs	r3, r0
 80030b6:	2216      	movs	r2, #22
 80030b8:	601a      	str	r2, [r3, #0]
  return -1;
 80030ba:	2301      	movs	r3, #1
 80030bc:	425b      	negs	r3, r3
}
 80030be:	0018      	movs	r0, r3
 80030c0:	46bd      	mov	sp, r7
 80030c2:	b002      	add	sp, #8
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <_exit>:

void _exit (int status)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b082      	sub	sp, #8
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030ce:	2301      	movs	r3, #1
 80030d0:	425a      	negs	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	0011      	movs	r1, r2
 80030d6:	0018      	movs	r0, r3
 80030d8:	f7ff ffe5 	bl	80030a6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030dc:	46c0      	nop			@ (mov r8, r8)
 80030de:	e7fd      	b.n	80030dc <_exit+0x16>

080030e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ec:	2300      	movs	r3, #0
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	e00a      	b.n	8003108 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030f2:	e000      	b.n	80030f6 <_read+0x16>
 80030f4:	bf00      	nop
 80030f6:	0001      	movs	r1, r0
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	60ba      	str	r2, [r7, #8]
 80030fe:	b2ca      	uxtb	r2, r1
 8003100:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	3301      	adds	r3, #1
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	429a      	cmp	r2, r3
 800310e:	dbf0      	blt.n	80030f2 <_read+0x12>
  }

  return len;
 8003110:	687b      	ldr	r3, [r7, #4]
}
 8003112:	0018      	movs	r0, r3
 8003114:	46bd      	mov	sp, r7
 8003116:	b006      	add	sp, #24
 8003118:	bd80      	pop	{r7, pc}

0800311a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b086      	sub	sp, #24
 800311e:	af00      	add	r7, sp, #0
 8003120:	60f8      	str	r0, [r7, #12]
 8003122:	60b9      	str	r1, [r7, #8]
 8003124:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003126:	2300      	movs	r3, #0
 8003128:	617b      	str	r3, [r7, #20]
 800312a:	e009      	b.n	8003140 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	60ba      	str	r2, [r7, #8]
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	0018      	movs	r0, r3
 8003136:	f7ff fc2f 	bl	8002998 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	3301      	adds	r3, #1
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	429a      	cmp	r2, r3
 8003146:	dbf1      	blt.n	800312c <_write+0x12>
  }
  return len;
 8003148:	687b      	ldr	r3, [r7, #4]
}
 800314a:	0018      	movs	r0, r3
 800314c:	46bd      	mov	sp, r7
 800314e:	b006      	add	sp, #24
 8003150:	bd80      	pop	{r7, pc}

08003152 <_close>:

int _close(int file)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800315a:	2301      	movs	r3, #1
 800315c:	425b      	negs	r3, r3
}
 800315e:	0018      	movs	r0, r3
 8003160:	46bd      	mov	sp, r7
 8003162:	b002      	add	sp, #8
 8003164:	bd80      	pop	{r7, pc}

08003166 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b082      	sub	sp, #8
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
 800316e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	2280      	movs	r2, #128	@ 0x80
 8003174:	0192      	lsls	r2, r2, #6
 8003176:	605a      	str	r2, [r3, #4]
  return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	0018      	movs	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	b002      	add	sp, #8
 8003180:	bd80      	pop	{r7, pc}

08003182 <_isatty>:

int _isatty(int file)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b082      	sub	sp, #8
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800318a:	2301      	movs	r3, #1
}
 800318c:	0018      	movs	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	b002      	add	sp, #8
 8003192:	bd80      	pop	{r7, pc}

08003194 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	0018      	movs	r0, r3
 80031a4:	46bd      	mov	sp, r7
 80031a6:	b004      	add	sp, #16
 80031a8:	bd80      	pop	{r7, pc}
	...

080031ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031b4:	4a14      	ldr	r2, [pc, #80]	@ (8003208 <_sbrk+0x5c>)
 80031b6:	4b15      	ldr	r3, [pc, #84]	@ (800320c <_sbrk+0x60>)
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031c0:	4b13      	ldr	r3, [pc, #76]	@ (8003210 <_sbrk+0x64>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d102      	bne.n	80031ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031c8:	4b11      	ldr	r3, [pc, #68]	@ (8003210 <_sbrk+0x64>)
 80031ca:	4a12      	ldr	r2, [pc, #72]	@ (8003214 <_sbrk+0x68>)
 80031cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ce:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <_sbrk+0x64>)
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	18d3      	adds	r3, r2, r3
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d207      	bcs.n	80031ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031dc:	f003 fbf0 	bl	80069c0 <__errno>
 80031e0:	0003      	movs	r3, r0
 80031e2:	220c      	movs	r2, #12
 80031e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031e6:	2301      	movs	r3, #1
 80031e8:	425b      	negs	r3, r3
 80031ea:	e009      	b.n	8003200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031ec:	4b08      	ldr	r3, [pc, #32]	@ (8003210 <_sbrk+0x64>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031f2:	4b07      	ldr	r3, [pc, #28]	@ (8003210 <_sbrk+0x64>)
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	18d2      	adds	r2, r2, r3
 80031fa:	4b05      	ldr	r3, [pc, #20]	@ (8003210 <_sbrk+0x64>)
 80031fc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80031fe:	68fb      	ldr	r3, [r7, #12]
}
 8003200:	0018      	movs	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	b006      	add	sp, #24
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20002000 	.word	0x20002000
 800320c:	00000400 	.word	0x00000400
 8003210:	200002b8 	.word	0x200002b8
 8003214:	20000410 	.word	0x20000410

08003218 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800321c:	46c0      	nop			@ (mov r8, r8)
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
	...

08003224 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003224:	480d      	ldr	r0, [pc, #52]	@ (800325c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003226:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003228:	f7ff fff6 	bl	8003218 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800322c:	480c      	ldr	r0, [pc, #48]	@ (8003260 <LoopForever+0x6>)
  ldr r1, =_edata
 800322e:	490d      	ldr	r1, [pc, #52]	@ (8003264 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003230:	4a0d      	ldr	r2, [pc, #52]	@ (8003268 <LoopForever+0xe>)
  movs r3, #0
 8003232:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003234:	e002      	b.n	800323c <LoopCopyDataInit>

08003236 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003236:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003238:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800323a:	3304      	adds	r3, #4

0800323c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800323c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800323e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003240:	d3f9      	bcc.n	8003236 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003242:	4a0a      	ldr	r2, [pc, #40]	@ (800326c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003244:	4c0a      	ldr	r4, [pc, #40]	@ (8003270 <LoopForever+0x16>)
  movs r3, #0
 8003246:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003248:	e001      	b.n	800324e <LoopFillZerobss>

0800324a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800324a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800324c:	3204      	adds	r2, #4

0800324e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800324e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003250:	d3fb      	bcc.n	800324a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003252:	f003 fbbb 	bl	80069cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003256:	f7ff fd13 	bl	8002c80 <main>

0800325a <LoopForever>:

LoopForever:
    b LoopForever
 800325a:	e7fe      	b.n	800325a <LoopForever>
  ldr   r0, =_estack
 800325c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003264:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003268:	0800a6d0 	.word	0x0800a6d0
  ldr r2, =_sbss
 800326c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003270:	2000040c 	.word	0x2000040c

08003274 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003274:	e7fe      	b.n	8003274 <ADC1_COMP_IRQHandler>
	...

08003278 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800327e:	1dfb      	adds	r3, r7, #7
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003284:	4b0b      	ldr	r3, [pc, #44]	@ (80032b4 <HAL_Init+0x3c>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4b0a      	ldr	r3, [pc, #40]	@ (80032b4 <HAL_Init+0x3c>)
 800328a:	2140      	movs	r1, #64	@ 0x40
 800328c:	430a      	orrs	r2, r1
 800328e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003290:	2000      	movs	r0, #0
 8003292:	f000 f811 	bl	80032b8 <HAL_InitTick>
 8003296:	1e03      	subs	r3, r0, #0
 8003298:	d003      	beq.n	80032a2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800329a:	1dfb      	adds	r3, r7, #7
 800329c:	2201      	movs	r2, #1
 800329e:	701a      	strb	r2, [r3, #0]
 80032a0:	e001      	b.n	80032a6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032a2:	f7ff fe73 	bl	8002f8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032a6:	1dfb      	adds	r3, r7, #7
 80032a8:	781b      	ldrb	r3, [r3, #0]
}
 80032aa:	0018      	movs	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	b002      	add	sp, #8
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	46c0      	nop			@ (mov r8, r8)
 80032b4:	40022000 	.word	0x40022000

080032b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032c0:	4b14      	ldr	r3, [pc, #80]	@ (8003314 <HAL_InitTick+0x5c>)
 80032c2:	681c      	ldr	r4, [r3, #0]
 80032c4:	4b14      	ldr	r3, [pc, #80]	@ (8003318 <HAL_InitTick+0x60>)
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	0019      	movs	r1, r3
 80032ca:	23fa      	movs	r3, #250	@ 0xfa
 80032cc:	0098      	lsls	r0, r3, #2
 80032ce:	f7fc ff37 	bl	8000140 <__udivsi3>
 80032d2:	0003      	movs	r3, r0
 80032d4:	0019      	movs	r1, r3
 80032d6:	0020      	movs	r0, r4
 80032d8:	f7fc ff32 	bl	8000140 <__udivsi3>
 80032dc:	0003      	movs	r3, r0
 80032de:	0018      	movs	r0, r3
 80032e0:	f000 f905 	bl	80034ee <HAL_SYSTICK_Config>
 80032e4:	1e03      	subs	r3, r0, #0
 80032e6:	d001      	beq.n	80032ec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e00f      	b.n	800330c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d80b      	bhi.n	800330a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	2301      	movs	r3, #1
 80032f6:	425b      	negs	r3, r3
 80032f8:	2200      	movs	r2, #0
 80032fa:	0018      	movs	r0, r3
 80032fc:	f000 f8e2 	bl	80034c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003300:	4b06      	ldr	r3, [pc, #24]	@ (800331c <HAL_InitTick+0x64>)
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	e000      	b.n	800330c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
}
 800330c:	0018      	movs	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	b003      	add	sp, #12
 8003312:	bd90      	pop	{r4, r7, pc}
 8003314:	20000000 	.word	0x20000000
 8003318:	20000008 	.word	0x20000008
 800331c:	20000004 	.word	0x20000004

08003320 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003324:	4b05      	ldr	r3, [pc, #20]	@ (800333c <HAL_IncTick+0x1c>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	001a      	movs	r2, r3
 800332a:	4b05      	ldr	r3, [pc, #20]	@ (8003340 <HAL_IncTick+0x20>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	18d2      	adds	r2, r2, r3
 8003330:	4b03      	ldr	r3, [pc, #12]	@ (8003340 <HAL_IncTick+0x20>)
 8003332:	601a      	str	r2, [r3, #0]
}
 8003334:	46c0      	nop			@ (mov r8, r8)
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	46c0      	nop			@ (mov r8, r8)
 800333c:	20000008 	.word	0x20000008
 8003340:	200002bc 	.word	0x200002bc

08003344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  return uwTick;
 8003348:	4b02      	ldr	r3, [pc, #8]	@ (8003354 <HAL_GetTick+0x10>)
 800334a:	681b      	ldr	r3, [r3, #0]
}
 800334c:	0018      	movs	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	200002bc 	.word	0x200002bc

08003358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003360:	f7ff fff0 	bl	8003344 <HAL_GetTick>
 8003364:	0003      	movs	r3, r0
 8003366:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	3301      	adds	r3, #1
 8003370:	d005      	beq.n	800337e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003372:	4b0a      	ldr	r3, [pc, #40]	@ (800339c <HAL_Delay+0x44>)
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	001a      	movs	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	189b      	adds	r3, r3, r2
 800337c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800337e:	46c0      	nop			@ (mov r8, r8)
 8003380:	f7ff ffe0 	bl	8003344 <HAL_GetTick>
 8003384:	0002      	movs	r2, r0
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	429a      	cmp	r2, r3
 800338e:	d8f7      	bhi.n	8003380 <HAL_Delay+0x28>
  {
  }
}
 8003390:	46c0      	nop			@ (mov r8, r8)
 8003392:	46c0      	nop			@ (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b004      	add	sp, #16
 8003398:	bd80      	pop	{r7, pc}
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	20000008 	.word	0x20000008

080033a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033a0:	b590      	push	{r4, r7, lr}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	0002      	movs	r2, r0
 80033a8:	6039      	str	r1, [r7, #0]
 80033aa:	1dfb      	adds	r3, r7, #7
 80033ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033ae:	1dfb      	adds	r3, r7, #7
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80033b4:	d828      	bhi.n	8003408 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033b6:	4a2f      	ldr	r2, [pc, #188]	@ (8003474 <__NVIC_SetPriority+0xd4>)
 80033b8:	1dfb      	adds	r3, r7, #7
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	b25b      	sxtb	r3, r3
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	33c0      	adds	r3, #192	@ 0xc0
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	589b      	ldr	r3, [r3, r2]
 80033c6:	1dfa      	adds	r2, r7, #7
 80033c8:	7812      	ldrb	r2, [r2, #0]
 80033ca:	0011      	movs	r1, r2
 80033cc:	2203      	movs	r2, #3
 80033ce:	400a      	ands	r2, r1
 80033d0:	00d2      	lsls	r2, r2, #3
 80033d2:	21ff      	movs	r1, #255	@ 0xff
 80033d4:	4091      	lsls	r1, r2
 80033d6:	000a      	movs	r2, r1
 80033d8:	43d2      	mvns	r2, r2
 80033da:	401a      	ands	r2, r3
 80033dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	019b      	lsls	r3, r3, #6
 80033e2:	22ff      	movs	r2, #255	@ 0xff
 80033e4:	401a      	ands	r2, r3
 80033e6:	1dfb      	adds	r3, r7, #7
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	0018      	movs	r0, r3
 80033ec:	2303      	movs	r3, #3
 80033ee:	4003      	ands	r3, r0
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033f4:	481f      	ldr	r0, [pc, #124]	@ (8003474 <__NVIC_SetPriority+0xd4>)
 80033f6:	1dfb      	adds	r3, r7, #7
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	b25b      	sxtb	r3, r3
 80033fc:	089b      	lsrs	r3, r3, #2
 80033fe:	430a      	orrs	r2, r1
 8003400:	33c0      	adds	r3, #192	@ 0xc0
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003406:	e031      	b.n	800346c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003408:	4a1b      	ldr	r2, [pc, #108]	@ (8003478 <__NVIC_SetPriority+0xd8>)
 800340a:	1dfb      	adds	r3, r7, #7
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	0019      	movs	r1, r3
 8003410:	230f      	movs	r3, #15
 8003412:	400b      	ands	r3, r1
 8003414:	3b08      	subs	r3, #8
 8003416:	089b      	lsrs	r3, r3, #2
 8003418:	3306      	adds	r3, #6
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	18d3      	adds	r3, r2, r3
 800341e:	3304      	adds	r3, #4
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	1dfa      	adds	r2, r7, #7
 8003424:	7812      	ldrb	r2, [r2, #0]
 8003426:	0011      	movs	r1, r2
 8003428:	2203      	movs	r2, #3
 800342a:	400a      	ands	r2, r1
 800342c:	00d2      	lsls	r2, r2, #3
 800342e:	21ff      	movs	r1, #255	@ 0xff
 8003430:	4091      	lsls	r1, r2
 8003432:	000a      	movs	r2, r1
 8003434:	43d2      	mvns	r2, r2
 8003436:	401a      	ands	r2, r3
 8003438:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	019b      	lsls	r3, r3, #6
 800343e:	22ff      	movs	r2, #255	@ 0xff
 8003440:	401a      	ands	r2, r3
 8003442:	1dfb      	adds	r3, r7, #7
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	0018      	movs	r0, r3
 8003448:	2303      	movs	r3, #3
 800344a:	4003      	ands	r3, r0
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003450:	4809      	ldr	r0, [pc, #36]	@ (8003478 <__NVIC_SetPriority+0xd8>)
 8003452:	1dfb      	adds	r3, r7, #7
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	001c      	movs	r4, r3
 8003458:	230f      	movs	r3, #15
 800345a:	4023      	ands	r3, r4
 800345c:	3b08      	subs	r3, #8
 800345e:	089b      	lsrs	r3, r3, #2
 8003460:	430a      	orrs	r2, r1
 8003462:	3306      	adds	r3, #6
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	18c3      	adds	r3, r0, r3
 8003468:	3304      	adds	r3, #4
 800346a:	601a      	str	r2, [r3, #0]
}
 800346c:	46c0      	nop			@ (mov r8, r8)
 800346e:	46bd      	mov	sp, r7
 8003470:	b003      	add	sp, #12
 8003472:	bd90      	pop	{r4, r7, pc}
 8003474:	e000e100 	.word	0xe000e100
 8003478:	e000ed00 	.word	0xe000ed00

0800347c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	1e5a      	subs	r2, r3, #1
 8003488:	2380      	movs	r3, #128	@ 0x80
 800348a:	045b      	lsls	r3, r3, #17
 800348c:	429a      	cmp	r2, r3
 800348e:	d301      	bcc.n	8003494 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003490:	2301      	movs	r3, #1
 8003492:	e010      	b.n	80034b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003494:	4b0a      	ldr	r3, [pc, #40]	@ (80034c0 <SysTick_Config+0x44>)
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	3a01      	subs	r2, #1
 800349a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800349c:	2301      	movs	r3, #1
 800349e:	425b      	negs	r3, r3
 80034a0:	2103      	movs	r1, #3
 80034a2:	0018      	movs	r0, r3
 80034a4:	f7ff ff7c 	bl	80033a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034a8:	4b05      	ldr	r3, [pc, #20]	@ (80034c0 <SysTick_Config+0x44>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ae:	4b04      	ldr	r3, [pc, #16]	@ (80034c0 <SysTick_Config+0x44>)
 80034b0:	2207      	movs	r2, #7
 80034b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	0018      	movs	r0, r3
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b002      	add	sp, #8
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	e000e010 	.word	0xe000e010

080034c4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60b9      	str	r1, [r7, #8]
 80034cc:	607a      	str	r2, [r7, #4]
 80034ce:	210f      	movs	r1, #15
 80034d0:	187b      	adds	r3, r7, r1
 80034d2:	1c02      	adds	r2, r0, #0
 80034d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	187b      	adds	r3, r7, r1
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	b25b      	sxtb	r3, r3
 80034de:	0011      	movs	r1, r2
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7ff ff5d 	bl	80033a0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80034e6:	46c0      	nop			@ (mov r8, r8)
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b004      	add	sp, #16
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b082      	sub	sp, #8
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	0018      	movs	r0, r3
 80034fa:	f7ff ffbf 	bl	800347c <SysTick_Config>
 80034fe:	0003      	movs	r3, r0
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b002      	add	sp, #8
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003512:	2300      	movs	r3, #0
 8003514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003516:	2300      	movs	r3, #0
 8003518:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800351a:	2300      	movs	r3, #0
 800351c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800351e:	e14f      	b.n	80037c0 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2101      	movs	r1, #1
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	4091      	lsls	r1, r2
 800352a:	000a      	movs	r2, r1
 800352c:	4013      	ands	r3, r2
 800352e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d100      	bne.n	8003538 <HAL_GPIO_Init+0x30>
 8003536:	e140      	b.n	80037ba <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2203      	movs	r2, #3
 800353e:	4013      	ands	r3, r2
 8003540:	2b01      	cmp	r3, #1
 8003542:	d005      	beq.n	8003550 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	2203      	movs	r2, #3
 800354a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800354c:	2b02      	cmp	r3, #2
 800354e:	d130      	bne.n	80035b2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	2203      	movs	r2, #3
 800355c:	409a      	lsls	r2, r3
 800355e:	0013      	movs	r3, r2
 8003560:	43da      	mvns	r2, r3
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4013      	ands	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	68da      	ldr	r2, [r3, #12]
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	409a      	lsls	r2, r3
 8003572:	0013      	movs	r3, r2
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003586:	2201      	movs	r2, #1
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	409a      	lsls	r2, r3
 800358c:	0013      	movs	r3, r2
 800358e:	43da      	mvns	r2, r3
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	4013      	ands	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	091b      	lsrs	r3, r3, #4
 800359c:	2201      	movs	r2, #1
 800359e:	401a      	ands	r2, r3
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	409a      	lsls	r2, r3
 80035a4:	0013      	movs	r3, r2
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2203      	movs	r2, #3
 80035b8:	4013      	ands	r3, r2
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	d017      	beq.n	80035ee <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	2203      	movs	r2, #3
 80035ca:	409a      	lsls	r2, r3
 80035cc:	0013      	movs	r3, r2
 80035ce:	43da      	mvns	r2, r3
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	4013      	ands	r3, r2
 80035d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	409a      	lsls	r2, r3
 80035e0:	0013      	movs	r3, r2
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	2203      	movs	r2, #3
 80035f4:	4013      	ands	r3, r2
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d123      	bne.n	8003642 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	08da      	lsrs	r2, r3, #3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3208      	adds	r2, #8
 8003602:	0092      	lsls	r2, r2, #2
 8003604:	58d3      	ldr	r3, [r2, r3]
 8003606:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	2207      	movs	r2, #7
 800360c:	4013      	ands	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	220f      	movs	r2, #15
 8003612:	409a      	lsls	r2, r3
 8003614:	0013      	movs	r3, r2
 8003616:	43da      	mvns	r2, r3
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4013      	ands	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	691a      	ldr	r2, [r3, #16]
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	2107      	movs	r1, #7
 8003626:	400b      	ands	r3, r1
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	409a      	lsls	r2, r3
 800362c:	0013      	movs	r3, r2
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4313      	orrs	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	08da      	lsrs	r2, r3, #3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3208      	adds	r2, #8
 800363c:	0092      	lsls	r2, r2, #2
 800363e:	6939      	ldr	r1, [r7, #16]
 8003640:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	2203      	movs	r2, #3
 800364e:	409a      	lsls	r2, r3
 8003650:	0013      	movs	r3, r2
 8003652:	43da      	mvns	r2, r3
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	4013      	ands	r3, r2
 8003658:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2203      	movs	r2, #3
 8003660:	401a      	ands	r2, r3
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	409a      	lsls	r2, r3
 8003668:	0013      	movs	r3, r2
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	23c0      	movs	r3, #192	@ 0xc0
 800367c:	029b      	lsls	r3, r3, #10
 800367e:	4013      	ands	r3, r2
 8003680:	d100      	bne.n	8003684 <HAL_GPIO_Init+0x17c>
 8003682:	e09a      	b.n	80037ba <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003684:	4b54      	ldr	r3, [pc, #336]	@ (80037d8 <HAL_GPIO_Init+0x2d0>)
 8003686:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003688:	4b53      	ldr	r3, [pc, #332]	@ (80037d8 <HAL_GPIO_Init+0x2d0>)
 800368a:	2101      	movs	r1, #1
 800368c:	430a      	orrs	r2, r1
 800368e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003690:	4a52      	ldr	r2, [pc, #328]	@ (80037dc <HAL_GPIO_Init+0x2d4>)
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	089b      	lsrs	r3, r3, #2
 8003696:	3302      	adds	r3, #2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	589b      	ldr	r3, [r3, r2]
 800369c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2203      	movs	r2, #3
 80036a2:	4013      	ands	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	220f      	movs	r2, #15
 80036a8:	409a      	lsls	r2, r3
 80036aa:	0013      	movs	r3, r2
 80036ac:	43da      	mvns	r2, r3
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	4013      	ands	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	23a0      	movs	r3, #160	@ 0xa0
 80036b8:	05db      	lsls	r3, r3, #23
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d019      	beq.n	80036f2 <HAL_GPIO_Init+0x1ea>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a47      	ldr	r2, [pc, #284]	@ (80037e0 <HAL_GPIO_Init+0x2d8>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d013      	beq.n	80036ee <HAL_GPIO_Init+0x1e6>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a46      	ldr	r2, [pc, #280]	@ (80037e4 <HAL_GPIO_Init+0x2dc>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d00d      	beq.n	80036ea <HAL_GPIO_Init+0x1e2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a45      	ldr	r2, [pc, #276]	@ (80037e8 <HAL_GPIO_Init+0x2e0>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d007      	beq.n	80036e6 <HAL_GPIO_Init+0x1de>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a44      	ldr	r2, [pc, #272]	@ (80037ec <HAL_GPIO_Init+0x2e4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d101      	bne.n	80036e2 <HAL_GPIO_Init+0x1da>
 80036de:	2305      	movs	r3, #5
 80036e0:	e008      	b.n	80036f4 <HAL_GPIO_Init+0x1ec>
 80036e2:	2306      	movs	r3, #6
 80036e4:	e006      	b.n	80036f4 <HAL_GPIO_Init+0x1ec>
 80036e6:	2303      	movs	r3, #3
 80036e8:	e004      	b.n	80036f4 <HAL_GPIO_Init+0x1ec>
 80036ea:	2302      	movs	r3, #2
 80036ec:	e002      	b.n	80036f4 <HAL_GPIO_Init+0x1ec>
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <HAL_GPIO_Init+0x1ec>
 80036f2:	2300      	movs	r3, #0
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	2103      	movs	r1, #3
 80036f8:	400a      	ands	r2, r1
 80036fa:	0092      	lsls	r2, r2, #2
 80036fc:	4093      	lsls	r3, r2
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	4313      	orrs	r3, r2
 8003702:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003704:	4935      	ldr	r1, [pc, #212]	@ (80037dc <HAL_GPIO_Init+0x2d4>)
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	089b      	lsrs	r3, r3, #2
 800370a:	3302      	adds	r3, #2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003712:	4b37      	ldr	r3, [pc, #220]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	43da      	mvns	r2, r3
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4013      	ands	r3, r2
 8003720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	2380      	movs	r3, #128	@ 0x80
 8003728:	035b      	lsls	r3, r3, #13
 800372a:	4013      	ands	r3, r2
 800372c:	d003      	beq.n	8003736 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003736:	4b2e      	ldr	r3, [pc, #184]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800373c:	4b2c      	ldr	r3, [pc, #176]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	43da      	mvns	r2, r3
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4013      	ands	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	2380      	movs	r3, #128	@ 0x80
 8003752:	039b      	lsls	r3, r3, #14
 8003754:	4013      	ands	r3, r2
 8003756:	d003      	beq.n	8003760 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	4313      	orrs	r3, r2
 800375e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003760:	4b23      	ldr	r3, [pc, #140]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003766:	4b22      	ldr	r3, [pc, #136]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	43da      	mvns	r2, r3
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	4013      	ands	r3, r2
 8003774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	2380      	movs	r3, #128	@ 0x80
 800377c:	029b      	lsls	r3, r3, #10
 800377e:	4013      	ands	r3, r2
 8003780:	d003      	beq.n	800378a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800378a:	4b19      	ldr	r3, [pc, #100]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003790:	4b17      	ldr	r3, [pc, #92]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	43da      	mvns	r2, r3
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	4013      	ands	r3, r2
 800379e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	2380      	movs	r3, #128	@ 0x80
 80037a6:	025b      	lsls	r3, r3, #9
 80037a8:	4013      	ands	r3, r2
 80037aa:	d003      	beq.n	80037b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80037b4:	4b0e      	ldr	r3, [pc, #56]	@ (80037f0 <HAL_GPIO_Init+0x2e8>)
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	3301      	adds	r3, #1
 80037be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	40da      	lsrs	r2, r3
 80037c8:	1e13      	subs	r3, r2, #0
 80037ca:	d000      	beq.n	80037ce <HAL_GPIO_Init+0x2c6>
 80037cc:	e6a8      	b.n	8003520 <HAL_GPIO_Init+0x18>
  }
}
 80037ce:	46c0      	nop			@ (mov r8, r8)
 80037d0:	46c0      	nop			@ (mov r8, r8)
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b006      	add	sp, #24
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40021000 	.word	0x40021000
 80037dc:	40010000 	.word	0x40010000
 80037e0:	50000400 	.word	0x50000400
 80037e4:	50000800 	.word	0x50000800
 80037e8:	50000c00 	.word	0x50000c00
 80037ec:	50001c00 	.word	0x50001c00
 80037f0:	40010400 	.word	0x40010400

080037f4 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	000a      	movs	r2, r1
 80037fe:	1cbb      	adds	r3, r7, #2
 8003800:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	1cba      	adds	r2, r7, #2
 8003808:	8812      	ldrh	r2, [r2, #0]
 800380a:	4013      	ands	r3, r2
 800380c:	d004      	beq.n	8003818 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800380e:	230f      	movs	r3, #15
 8003810:	18fb      	adds	r3, r7, r3
 8003812:	2201      	movs	r2, #1
 8003814:	701a      	strb	r2, [r3, #0]
 8003816:	e003      	b.n	8003820 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003818:	230f      	movs	r3, #15
 800381a:	18fb      	adds	r3, r7, r3
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003820:	230f      	movs	r3, #15
 8003822:	18fb      	adds	r3, r7, r3
 8003824:	781b      	ldrb	r3, [r3, #0]
}
 8003826:	0018      	movs	r0, r3
 8003828:	46bd      	mov	sp, r7
 800382a:	b004      	add	sp, #16
 800382c:	bd80      	pop	{r7, pc}

0800382e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b082      	sub	sp, #8
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	0008      	movs	r0, r1
 8003838:	0011      	movs	r1, r2
 800383a:	1cbb      	adds	r3, r7, #2
 800383c:	1c02      	adds	r2, r0, #0
 800383e:	801a      	strh	r2, [r3, #0]
 8003840:	1c7b      	adds	r3, r7, #1
 8003842:	1c0a      	adds	r2, r1, #0
 8003844:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003846:	1c7b      	adds	r3, r7, #1
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d004      	beq.n	8003858 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800384e:	1cbb      	adds	r3, r7, #2
 8003850:	881a      	ldrh	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003856:	e003      	b.n	8003860 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003858:	1cbb      	adds	r3, r7, #2
 800385a:	881a      	ldrh	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003860:	46c0      	nop			@ (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	b002      	add	sp, #8
 8003866:	bd80      	pop	{r7, pc}

08003868 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003868:	b5b0      	push	{r4, r5, r7, lr}
 800386a:	b08a      	sub	sp, #40	@ 0x28
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d102      	bne.n	800387c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	f000 fbaf 	bl	8003fda <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800387c:	4bcf      	ldr	r3, [pc, #828]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	220c      	movs	r2, #12
 8003882:	4013      	ands	r3, r2
 8003884:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003886:	4bcd      	ldr	r3, [pc, #820]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003888:	68da      	ldr	r2, [r3, #12]
 800388a:	2380      	movs	r3, #128	@ 0x80
 800388c:	025b      	lsls	r3, r3, #9
 800388e:	4013      	ands	r3, r2
 8003890:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2201      	movs	r2, #1
 8003898:	4013      	ands	r3, r2
 800389a:	d100      	bne.n	800389e <HAL_RCC_OscConfig+0x36>
 800389c:	e07e      	b.n	800399c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d007      	beq.n	80038b4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	2b0c      	cmp	r3, #12
 80038a8:	d112      	bne.n	80038d0 <HAL_RCC_OscConfig+0x68>
 80038aa:	69fa      	ldr	r2, [r7, #28]
 80038ac:	2380      	movs	r3, #128	@ 0x80
 80038ae:	025b      	lsls	r3, r3, #9
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d10d      	bne.n	80038d0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b4:	4bc1      	ldr	r3, [pc, #772]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	2380      	movs	r3, #128	@ 0x80
 80038ba:	029b      	lsls	r3, r3, #10
 80038bc:	4013      	ands	r3, r2
 80038be:	d100      	bne.n	80038c2 <HAL_RCC_OscConfig+0x5a>
 80038c0:	e06b      	b.n	800399a <HAL_RCC_OscConfig+0x132>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d167      	bne.n	800399a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	f000 fb85 	bl	8003fda <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	2380      	movs	r3, #128	@ 0x80
 80038d6:	025b      	lsls	r3, r3, #9
 80038d8:	429a      	cmp	r2, r3
 80038da:	d107      	bne.n	80038ec <HAL_RCC_OscConfig+0x84>
 80038dc:	4bb7      	ldr	r3, [pc, #732]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4bb6      	ldr	r3, [pc, #728]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80038e2:	2180      	movs	r1, #128	@ 0x80
 80038e4:	0249      	lsls	r1, r1, #9
 80038e6:	430a      	orrs	r2, r1
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	e027      	b.n	800393c <HAL_RCC_OscConfig+0xd4>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	23a0      	movs	r3, #160	@ 0xa0
 80038f2:	02db      	lsls	r3, r3, #11
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d10e      	bne.n	8003916 <HAL_RCC_OscConfig+0xae>
 80038f8:	4bb0      	ldr	r3, [pc, #704]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	4baf      	ldr	r3, [pc, #700]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80038fe:	2180      	movs	r1, #128	@ 0x80
 8003900:	02c9      	lsls	r1, r1, #11
 8003902:	430a      	orrs	r2, r1
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	4bad      	ldr	r3, [pc, #692]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	4bac      	ldr	r3, [pc, #688]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 800390c:	2180      	movs	r1, #128	@ 0x80
 800390e:	0249      	lsls	r1, r1, #9
 8003910:	430a      	orrs	r2, r1
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	e012      	b.n	800393c <HAL_RCC_OscConfig+0xd4>
 8003916:	4ba9      	ldr	r3, [pc, #676]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4ba8      	ldr	r3, [pc, #672]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 800391c:	49a8      	ldr	r1, [pc, #672]	@ (8003bc0 <HAL_RCC_OscConfig+0x358>)
 800391e:	400a      	ands	r2, r1
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	4ba6      	ldr	r3, [pc, #664]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	2380      	movs	r3, #128	@ 0x80
 8003928:	025b      	lsls	r3, r3, #9
 800392a:	4013      	ands	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4ba2      	ldr	r3, [pc, #648]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	4ba1      	ldr	r3, [pc, #644]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003936:	49a3      	ldr	r1, [pc, #652]	@ (8003bc4 <HAL_RCC_OscConfig+0x35c>)
 8003938:	400a      	ands	r2, r1
 800393a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d015      	beq.n	8003970 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003944:	f7ff fcfe 	bl	8003344 <HAL_GetTick>
 8003948:	0003      	movs	r3, r0
 800394a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800394c:	e009      	b.n	8003962 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800394e:	f7ff fcf9 	bl	8003344 <HAL_GetTick>
 8003952:	0002      	movs	r2, r0
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b64      	cmp	r3, #100	@ 0x64
 800395a:	d902      	bls.n	8003962 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	f000 fb3c 	bl	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003962:	4b96      	ldr	r3, [pc, #600]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	2380      	movs	r3, #128	@ 0x80
 8003968:	029b      	lsls	r3, r3, #10
 800396a:	4013      	ands	r3, r2
 800396c:	d0ef      	beq.n	800394e <HAL_RCC_OscConfig+0xe6>
 800396e:	e015      	b.n	800399c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003970:	f7ff fce8 	bl	8003344 <HAL_GetTick>
 8003974:	0003      	movs	r3, r0
 8003976:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003978:	e008      	b.n	800398c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800397a:	f7ff fce3 	bl	8003344 <HAL_GetTick>
 800397e:	0002      	movs	r2, r0
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b64      	cmp	r3, #100	@ 0x64
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e326      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800398c:	4b8b      	ldr	r3, [pc, #556]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	2380      	movs	r3, #128	@ 0x80
 8003992:	029b      	lsls	r3, r3, #10
 8003994:	4013      	ands	r3, r2
 8003996:	d1f0      	bne.n	800397a <HAL_RCC_OscConfig+0x112>
 8003998:	e000      	b.n	800399c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2202      	movs	r2, #2
 80039a2:	4013      	ands	r3, r2
 80039a4:	d100      	bne.n	80039a8 <HAL_RCC_OscConfig+0x140>
 80039a6:	e08b      	b.n	8003ac0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ae:	6a3b      	ldr	r3, [r7, #32]
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d005      	beq.n	80039c0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80039b4:	6a3b      	ldr	r3, [r7, #32]
 80039b6:	2b0c      	cmp	r3, #12
 80039b8:	d13e      	bne.n	8003a38 <HAL_RCC_OscConfig+0x1d0>
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d13b      	bne.n	8003a38 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80039c0:	4b7e      	ldr	r3, [pc, #504]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2204      	movs	r2, #4
 80039c6:	4013      	ands	r3, r2
 80039c8:	d004      	beq.n	80039d4 <HAL_RCC_OscConfig+0x16c>
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e302      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d4:	4b79      	ldr	r3, [pc, #484]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	4a7b      	ldr	r2, [pc, #492]	@ (8003bc8 <HAL_RCC_OscConfig+0x360>)
 80039da:	4013      	ands	r3, r2
 80039dc:	0019      	movs	r1, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	021a      	lsls	r2, r3, #8
 80039e4:	4b75      	ldr	r3, [pc, #468]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80039ea:	4b74      	ldr	r3, [pc, #464]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2209      	movs	r2, #9
 80039f0:	4393      	bics	r3, r2
 80039f2:	0019      	movs	r1, r3
 80039f4:	4b71      	ldr	r3, [pc, #452]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039fc:	f000 fc40 	bl	8004280 <HAL_RCC_GetSysClockFreq>
 8003a00:	0001      	movs	r1, r0
 8003a02:	4b6e      	ldr	r3, [pc, #440]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	091b      	lsrs	r3, r3, #4
 8003a08:	220f      	movs	r2, #15
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	4a6f      	ldr	r2, [pc, #444]	@ (8003bcc <HAL_RCC_OscConfig+0x364>)
 8003a0e:	5cd3      	ldrb	r3, [r2, r3]
 8003a10:	000a      	movs	r2, r1
 8003a12:	40da      	lsrs	r2, r3
 8003a14:	4b6e      	ldr	r3, [pc, #440]	@ (8003bd0 <HAL_RCC_OscConfig+0x368>)
 8003a16:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003a18:	4b6e      	ldr	r3, [pc, #440]	@ (8003bd4 <HAL_RCC_OscConfig+0x36c>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2513      	movs	r5, #19
 8003a1e:	197c      	adds	r4, r7, r5
 8003a20:	0018      	movs	r0, r3
 8003a22:	f7ff fc49 	bl	80032b8 <HAL_InitTick>
 8003a26:	0003      	movs	r3, r0
 8003a28:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003a2a:	197b      	adds	r3, r7, r5
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d046      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8003a32:	197b      	adds	r3, r7, r5
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	e2d0      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d027      	beq.n	8003a8e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003a3e:	4b5f      	ldr	r3, [pc, #380]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2209      	movs	r2, #9
 8003a44:	4393      	bics	r3, r2
 8003a46:	0019      	movs	r1, r3
 8003a48:	4b5c      	ldr	r3, [pc, #368]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7ff fc78 	bl	8003344 <HAL_GetTick>
 8003a54:	0003      	movs	r3, r0
 8003a56:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a5a:	f7ff fc73 	bl	8003344 <HAL_GetTick>
 8003a5e:	0002      	movs	r2, r0
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e2b6      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a6c:	4b53      	ldr	r3, [pc, #332]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2204      	movs	r2, #4
 8003a72:	4013      	ands	r3, r2
 8003a74:	d0f1      	beq.n	8003a5a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a76:	4b51      	ldr	r3, [pc, #324]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	4a53      	ldr	r2, [pc, #332]	@ (8003bc8 <HAL_RCC_OscConfig+0x360>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	0019      	movs	r1, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	021a      	lsls	r2, r3, #8
 8003a86:	4b4d      	ldr	r3, [pc, #308]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	605a      	str	r2, [r3, #4]
 8003a8c:	e018      	b.n	8003ac0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a8e:	4b4b      	ldr	r3, [pc, #300]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	4b4a      	ldr	r3, [pc, #296]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003a94:	2101      	movs	r1, #1
 8003a96:	438a      	bics	r2, r1
 8003a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9a:	f7ff fc53 	bl	8003344 <HAL_GetTick>
 8003a9e:	0003      	movs	r3, r0
 8003aa0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aa4:	f7ff fc4e 	bl	8003344 <HAL_GetTick>
 8003aa8:	0002      	movs	r2, r0
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e291      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ab6:	4b41      	ldr	r3, [pc, #260]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2204      	movs	r2, #4
 8003abc:	4013      	ands	r3, r2
 8003abe:	d1f1      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2210      	movs	r2, #16
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d100      	bne.n	8003acc <HAL_RCC_OscConfig+0x264>
 8003aca:	e0a1      	b.n	8003c10 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d140      	bne.n	8003b54 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ad2:	4b3a      	ldr	r3, [pc, #232]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	4013      	ands	r3, r2
 8003adc:	d005      	beq.n	8003aea <HAL_RCC_OscConfig+0x282>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e277      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003aea:	4b34      	ldr	r3, [pc, #208]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	4a3a      	ldr	r2, [pc, #232]	@ (8003bd8 <HAL_RCC_OscConfig+0x370>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	0019      	movs	r1, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003af8:	4b30      	ldr	r3, [pc, #192]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003afa:	430a      	orrs	r2, r1
 8003afc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003afe:	4b2f      	ldr	r3, [pc, #188]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	021b      	lsls	r3, r3, #8
 8003b04:	0a19      	lsrs	r1, r3, #8
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a1b      	ldr	r3, [r3, #32]
 8003b0a:	061a      	lsls	r2, r3, #24
 8003b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b16:	0b5b      	lsrs	r3, r3, #13
 8003b18:	3301      	adds	r3, #1
 8003b1a:	2280      	movs	r2, #128	@ 0x80
 8003b1c:	0212      	lsls	r2, r2, #8
 8003b1e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003b20:	4b26      	ldr	r3, [pc, #152]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	091b      	lsrs	r3, r3, #4
 8003b26:	210f      	movs	r1, #15
 8003b28:	400b      	ands	r3, r1
 8003b2a:	4928      	ldr	r1, [pc, #160]	@ (8003bcc <HAL_RCC_OscConfig+0x364>)
 8003b2c:	5ccb      	ldrb	r3, [r1, r3]
 8003b2e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003b30:	4b27      	ldr	r3, [pc, #156]	@ (8003bd0 <HAL_RCC_OscConfig+0x368>)
 8003b32:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003b34:	4b27      	ldr	r3, [pc, #156]	@ (8003bd4 <HAL_RCC_OscConfig+0x36c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2513      	movs	r5, #19
 8003b3a:	197c      	adds	r4, r7, r5
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7ff fbbb 	bl	80032b8 <HAL_InitTick>
 8003b42:	0003      	movs	r3, r0
 8003b44:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003b46:	197b      	adds	r3, r7, r5
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d060      	beq.n	8003c10 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8003b4e:	197b      	adds	r3, r7, r5
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	e242      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d03f      	beq.n	8003bdc <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b5c:	4b17      	ldr	r3, [pc, #92]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	4b16      	ldr	r3, [pc, #88]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003b62:	2180      	movs	r1, #128	@ 0x80
 8003b64:	0049      	lsls	r1, r1, #1
 8003b66:	430a      	orrs	r2, r1
 8003b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6a:	f7ff fbeb 	bl	8003344 <HAL_GetTick>
 8003b6e:	0003      	movs	r3, r0
 8003b70:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b74:	f7ff fbe6 	bl	8003344 <HAL_GetTick>
 8003b78:	0002      	movs	r2, r0
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e229      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003b86:	4b0d      	ldr	r3, [pc, #52]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	2380      	movs	r3, #128	@ 0x80
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b92:	4b0a      	ldr	r3, [pc, #40]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	4a10      	ldr	r2, [pc, #64]	@ (8003bd8 <HAL_RCC_OscConfig+0x370>)
 8003b98:	4013      	ands	r3, r2
 8003b9a:	0019      	movs	r1, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ba0:	4b06      	ldr	r3, [pc, #24]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ba6:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	021b      	lsls	r3, r3, #8
 8003bac:	0a19      	lsrs	r1, r3, #8
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	061a      	lsls	r2, r3, #24
 8003bb4:	4b01      	ldr	r3, [pc, #4]	@ (8003bbc <HAL_RCC_OscConfig+0x354>)
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	e029      	b.n	8003c10 <HAL_RCC_OscConfig+0x3a8>
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	fffeffff 	.word	0xfffeffff
 8003bc4:	fffbffff 	.word	0xfffbffff
 8003bc8:	ffffe0ff 	.word	0xffffe0ff
 8003bcc:	0800a224 	.word	0x0800a224
 8003bd0:	20000000 	.word	0x20000000
 8003bd4:	20000004 	.word	0x20000004
 8003bd8:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bdc:	4bbd      	ldr	r3, [pc, #756]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	4bbc      	ldr	r3, [pc, #752]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003be2:	49bd      	ldr	r1, [pc, #756]	@ (8003ed8 <HAL_RCC_OscConfig+0x670>)
 8003be4:	400a      	ands	r2, r1
 8003be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be8:	f7ff fbac 	bl	8003344 <HAL_GetTick>
 8003bec:	0003      	movs	r3, r0
 8003bee:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bf2:	f7ff fba7 	bl	8003344 <HAL_GetTick>
 8003bf6:	0002      	movs	r2, r0
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e1ea      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003c04:	4bb3      	ldr	r3, [pc, #716]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	2380      	movs	r3, #128	@ 0x80
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	d1f0      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2208      	movs	r2, #8
 8003c16:	4013      	ands	r3, r2
 8003c18:	d036      	beq.n	8003c88 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d019      	beq.n	8003c56 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c22:	4bac      	ldr	r3, [pc, #688]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c26:	4bab      	ldr	r3, [pc, #684]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c28:	2101      	movs	r1, #1
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2e:	f7ff fb89 	bl	8003344 <HAL_GetTick>
 8003c32:	0003      	movs	r3, r0
 8003c34:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c38:	f7ff fb84 	bl	8003344 <HAL_GetTick>
 8003c3c:	0002      	movs	r2, r0
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e1c7      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c4a:	4ba2      	ldr	r3, [pc, #648]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c4e:	2202      	movs	r2, #2
 8003c50:	4013      	ands	r3, r2
 8003c52:	d0f1      	beq.n	8003c38 <HAL_RCC_OscConfig+0x3d0>
 8003c54:	e018      	b.n	8003c88 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c56:	4b9f      	ldr	r3, [pc, #636]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c5a:	4b9e      	ldr	r3, [pc, #632]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	438a      	bics	r2, r1
 8003c60:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c62:	f7ff fb6f 	bl	8003344 <HAL_GetTick>
 8003c66:	0003      	movs	r3, r0
 8003c68:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c6c:	f7ff fb6a 	bl	8003344 <HAL_GetTick>
 8003c70:	0002      	movs	r2, r0
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e1ad      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c7e:	4b95      	ldr	r3, [pc, #596]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c82:	2202      	movs	r2, #2
 8003c84:	4013      	ands	r3, r2
 8003c86:	d1f1      	bne.n	8003c6c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	4013      	ands	r3, r2
 8003c90:	d100      	bne.n	8003c94 <HAL_RCC_OscConfig+0x42c>
 8003c92:	e0ae      	b.n	8003df2 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c94:	2027      	movs	r0, #39	@ 0x27
 8003c96:	183b      	adds	r3, r7, r0
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c9c:	4b8d      	ldr	r3, [pc, #564]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003c9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ca0:	2380      	movs	r3, #128	@ 0x80
 8003ca2:	055b      	lsls	r3, r3, #21
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	d109      	bne.n	8003cbc <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca8:	4b8a      	ldr	r3, [pc, #552]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003caa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cac:	4b89      	ldr	r3, [pc, #548]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003cae:	2180      	movs	r1, #128	@ 0x80
 8003cb0:	0549      	lsls	r1, r1, #21
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003cb6:	183b      	adds	r3, r7, r0
 8003cb8:	2201      	movs	r2, #1
 8003cba:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbc:	4b87      	ldr	r3, [pc, #540]	@ (8003edc <HAL_RCC_OscConfig+0x674>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	2380      	movs	r3, #128	@ 0x80
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	d11a      	bne.n	8003cfe <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cc8:	4b84      	ldr	r3, [pc, #528]	@ (8003edc <HAL_RCC_OscConfig+0x674>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	4b83      	ldr	r3, [pc, #524]	@ (8003edc <HAL_RCC_OscConfig+0x674>)
 8003cce:	2180      	movs	r1, #128	@ 0x80
 8003cd0:	0049      	lsls	r1, r1, #1
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cd6:	f7ff fb35 	bl	8003344 <HAL_GetTick>
 8003cda:	0003      	movs	r3, r0
 8003cdc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce0:	f7ff fb30 	bl	8003344 <HAL_GetTick>
 8003ce4:	0002      	movs	r2, r0
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b64      	cmp	r3, #100	@ 0x64
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e173      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf2:	4b7a      	ldr	r3, [pc, #488]	@ (8003edc <HAL_RCC_OscConfig+0x674>)
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	2380      	movs	r3, #128	@ 0x80
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	d0f0      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689a      	ldr	r2, [r3, #8]
 8003d02:	2380      	movs	r3, #128	@ 0x80
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d107      	bne.n	8003d1a <HAL_RCC_OscConfig+0x4b2>
 8003d0a:	4b72      	ldr	r3, [pc, #456]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d0e:	4b71      	ldr	r3, [pc, #452]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d10:	2180      	movs	r1, #128	@ 0x80
 8003d12:	0049      	lsls	r1, r1, #1
 8003d14:	430a      	orrs	r2, r1
 8003d16:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d18:	e031      	b.n	8003d7e <HAL_RCC_OscConfig+0x516>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d10c      	bne.n	8003d3c <HAL_RCC_OscConfig+0x4d4>
 8003d22:	4b6c      	ldr	r3, [pc, #432]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d26:	4b6b      	ldr	r3, [pc, #428]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d28:	496b      	ldr	r1, [pc, #428]	@ (8003ed8 <HAL_RCC_OscConfig+0x670>)
 8003d2a:	400a      	ands	r2, r1
 8003d2c:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d2e:	4b69      	ldr	r3, [pc, #420]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d32:	4b68      	ldr	r3, [pc, #416]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d34:	496a      	ldr	r1, [pc, #424]	@ (8003ee0 <HAL_RCC_OscConfig+0x678>)
 8003d36:	400a      	ands	r2, r1
 8003d38:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d3a:	e020      	b.n	8003d7e <HAL_RCC_OscConfig+0x516>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	23a0      	movs	r3, #160	@ 0xa0
 8003d42:	00db      	lsls	r3, r3, #3
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d10e      	bne.n	8003d66 <HAL_RCC_OscConfig+0x4fe>
 8003d48:	4b62      	ldr	r3, [pc, #392]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d4a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d4c:	4b61      	ldr	r3, [pc, #388]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d4e:	2180      	movs	r1, #128	@ 0x80
 8003d50:	00c9      	lsls	r1, r1, #3
 8003d52:	430a      	orrs	r2, r1
 8003d54:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d56:	4b5f      	ldr	r3, [pc, #380]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d5a:	4b5e      	ldr	r3, [pc, #376]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d5c:	2180      	movs	r1, #128	@ 0x80
 8003d5e:	0049      	lsls	r1, r1, #1
 8003d60:	430a      	orrs	r2, r1
 8003d62:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d64:	e00b      	b.n	8003d7e <HAL_RCC_OscConfig+0x516>
 8003d66:	4b5b      	ldr	r3, [pc, #364]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d6a:	4b5a      	ldr	r3, [pc, #360]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d6c:	495a      	ldr	r1, [pc, #360]	@ (8003ed8 <HAL_RCC_OscConfig+0x670>)
 8003d6e:	400a      	ands	r2, r1
 8003d70:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d72:	4b58      	ldr	r3, [pc, #352]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d76:	4b57      	ldr	r3, [pc, #348]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003d78:	4959      	ldr	r1, [pc, #356]	@ (8003ee0 <HAL_RCC_OscConfig+0x678>)
 8003d7a:	400a      	ands	r2, r1
 8003d7c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d015      	beq.n	8003db2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d86:	f7ff fadd 	bl	8003344 <HAL_GetTick>
 8003d8a:	0003      	movs	r3, r0
 8003d8c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d8e:	e009      	b.n	8003da4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d90:	f7ff fad8 	bl	8003344 <HAL_GetTick>
 8003d94:	0002      	movs	r2, r0
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	4a52      	ldr	r2, [pc, #328]	@ (8003ee4 <HAL_RCC_OscConfig+0x67c>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e11a      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003da4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003da6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003da8:	2380      	movs	r3, #128	@ 0x80
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	4013      	ands	r3, r2
 8003dae:	d0ef      	beq.n	8003d90 <HAL_RCC_OscConfig+0x528>
 8003db0:	e014      	b.n	8003ddc <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db2:	f7ff fac7 	bl	8003344 <HAL_GetTick>
 8003db6:	0003      	movs	r3, r0
 8003db8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003dba:	e009      	b.n	8003dd0 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dbc:	f7ff fac2 	bl	8003344 <HAL_GetTick>
 8003dc0:	0002      	movs	r2, r0
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	4a47      	ldr	r2, [pc, #284]	@ (8003ee4 <HAL_RCC_OscConfig+0x67c>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e104      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003dd0:	4b40      	ldr	r3, [pc, #256]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003dd2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003dd4:	2380      	movs	r3, #128	@ 0x80
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d1ef      	bne.n	8003dbc <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ddc:	2327      	movs	r3, #39	@ 0x27
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d105      	bne.n	8003df2 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003de6:	4b3b      	ldr	r3, [pc, #236]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003de8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dea:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003dec:	493e      	ldr	r1, [pc, #248]	@ (8003ee8 <HAL_RCC_OscConfig+0x680>)
 8003dee:	400a      	ands	r2, r1
 8003df0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2220      	movs	r2, #32
 8003df8:	4013      	ands	r3, r2
 8003dfa:	d049      	beq.n	8003e90 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d026      	beq.n	8003e52 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003e04:	4b33      	ldr	r3, [pc, #204]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	4b32      	ldr	r3, [pc, #200]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	609a      	str	r2, [r3, #8]
 8003e10:	4b30      	ldr	r3, [pc, #192]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e14:	4b2f      	ldr	r3, [pc, #188]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e16:	2101      	movs	r1, #1
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e1c:	4b33      	ldr	r3, [pc, #204]	@ (8003eec <HAL_RCC_OscConfig+0x684>)
 8003e1e:	6a1a      	ldr	r2, [r3, #32]
 8003e20:	4b32      	ldr	r3, [pc, #200]	@ (8003eec <HAL_RCC_OscConfig+0x684>)
 8003e22:	2180      	movs	r1, #128	@ 0x80
 8003e24:	0189      	lsls	r1, r1, #6
 8003e26:	430a      	orrs	r2, r1
 8003e28:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2a:	f7ff fa8b 	bl	8003344 <HAL_GetTick>
 8003e2e:	0003      	movs	r3, r0
 8003e30:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e34:	f7ff fa86 	bl	8003344 <HAL_GetTick>
 8003e38:	0002      	movs	r2, r0
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e0c9      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e46:	4b23      	ldr	r3, [pc, #140]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d0f1      	beq.n	8003e34 <HAL_RCC_OscConfig+0x5cc>
 8003e50:	e01e      	b.n	8003e90 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003e52:	4b20      	ldr	r3, [pc, #128]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	4b1f      	ldr	r3, [pc, #124]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e58:	2101      	movs	r1, #1
 8003e5a:	438a      	bics	r2, r1
 8003e5c:	609a      	str	r2, [r3, #8]
 8003e5e:	4b23      	ldr	r3, [pc, #140]	@ (8003eec <HAL_RCC_OscConfig+0x684>)
 8003e60:	6a1a      	ldr	r2, [r3, #32]
 8003e62:	4b22      	ldr	r3, [pc, #136]	@ (8003eec <HAL_RCC_OscConfig+0x684>)
 8003e64:	4922      	ldr	r1, [pc, #136]	@ (8003ef0 <HAL_RCC_OscConfig+0x688>)
 8003e66:	400a      	ands	r2, r1
 8003e68:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6a:	f7ff fa6b 	bl	8003344 <HAL_GetTick>
 8003e6e:	0003      	movs	r3, r0
 8003e70:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e72:	e008      	b.n	8003e86 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e74:	f7ff fa66 	bl	8003344 <HAL_GetTick>
 8003e78:	0002      	movs	r2, r0
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e0a9      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e86:	4b13      	ldr	r3, [pc, #76]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	d1f1      	bne.n	8003e74 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d100      	bne.n	8003e9a <HAL_RCC_OscConfig+0x632>
 8003e98:	e09e      	b.n	8003fd8 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e9a:	6a3b      	ldr	r3, [r7, #32]
 8003e9c:	2b0c      	cmp	r3, #12
 8003e9e:	d100      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x63a>
 8003ea0:	e077      	b.n	8003f92 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d158      	bne.n	8003f5c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <HAL_RCC_OscConfig+0x66c>)
 8003eb0:	4910      	ldr	r1, [pc, #64]	@ (8003ef4 <HAL_RCC_OscConfig+0x68c>)
 8003eb2:	400a      	ands	r2, r1
 8003eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb6:	f7ff fa45 	bl	8003344 <HAL_GetTick>
 8003eba:	0003      	movs	r3, r0
 8003ebc:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003ebe:	e01b      	b.n	8003ef8 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ec0:	f7ff fa40 	bl	8003344 <HAL_GetTick>
 8003ec4:	0002      	movs	r2, r0
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d914      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e083      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
 8003ed2:	46c0      	nop			@ (mov r8, r8)
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	fffffeff 	.word	0xfffffeff
 8003edc:	40007000 	.word	0x40007000
 8003ee0:	fffffbff 	.word	0xfffffbff
 8003ee4:	00001388 	.word	0x00001388
 8003ee8:	efffffff 	.word	0xefffffff
 8003eec:	40010000 	.word	0x40010000
 8003ef0:	ffffdfff 	.word	0xffffdfff
 8003ef4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	2380      	movs	r3, #128	@ 0x80
 8003efe:	049b      	lsls	r3, r3, #18
 8003f00:	4013      	ands	r3, r2
 8003f02:	d1dd      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f04:	4b37      	ldr	r3, [pc, #220]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	4a37      	ldr	r2, [pc, #220]	@ (8003fe8 <HAL_RCC_OscConfig+0x780>)
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	0019      	movs	r1, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	4b31      	ldr	r3, [pc, #196]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f20:	430a      	orrs	r2, r1
 8003f22:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f24:	4b2f      	ldr	r3, [pc, #188]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	4b2e      	ldr	r3, [pc, #184]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f2a:	2180      	movs	r1, #128	@ 0x80
 8003f2c:	0449      	lsls	r1, r1, #17
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f32:	f7ff fa07 	bl	8003344 <HAL_GetTick>
 8003f36:	0003      	movs	r3, r0
 8003f38:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f3c:	f7ff fa02 	bl	8003344 <HAL_GetTick>
 8003f40:	0002      	movs	r2, r0
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e045      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003f4e:	4b25      	ldr	r3, [pc, #148]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	2380      	movs	r3, #128	@ 0x80
 8003f54:	049b      	lsls	r3, r3, #18
 8003f56:	4013      	ands	r3, r2
 8003f58:	d0f0      	beq.n	8003f3c <HAL_RCC_OscConfig+0x6d4>
 8003f5a:	e03d      	b.n	8003fd8 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5c:	4b21      	ldr	r3, [pc, #132]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	4b20      	ldr	r3, [pc, #128]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f62:	4922      	ldr	r1, [pc, #136]	@ (8003fec <HAL_RCC_OscConfig+0x784>)
 8003f64:	400a      	ands	r2, r1
 8003f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f68:	f7ff f9ec 	bl	8003344 <HAL_GetTick>
 8003f6c:	0003      	movs	r3, r0
 8003f6e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003f70:	e008      	b.n	8003f84 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f72:	f7ff f9e7 	bl	8003344 <HAL_GetTick>
 8003f76:	0002      	movs	r2, r0
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d901      	bls.n	8003f84 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e02a      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003f84:	4b17      	ldr	r3, [pc, #92]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	2380      	movs	r3, #128	@ 0x80
 8003f8a:	049b      	lsls	r3, r3, #18
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	d1f0      	bne.n	8003f72 <HAL_RCC_OscConfig+0x70a>
 8003f90:	e022      	b.n	8003fd8 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d101      	bne.n	8003f9e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e01d      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f9e:	4b11      	ldr	r3, [pc, #68]	@ (8003fe4 <HAL_RCC_OscConfig+0x77c>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa4:	69fa      	ldr	r2, [r7, #28]
 8003fa6:	2380      	movs	r3, #128	@ 0x80
 8003fa8:	025b      	lsls	r3, r3, #9
 8003faa:	401a      	ands	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d10f      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	23f0      	movs	r3, #240	@ 0xf0
 8003fb8:	039b      	lsls	r3, r3, #14
 8003fba:	401a      	ands	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d107      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003fc4:	69fa      	ldr	r2, [r7, #28]
 8003fc6:	23c0      	movs	r3, #192	@ 0xc0
 8003fc8:	041b      	lsls	r3, r3, #16
 8003fca:	401a      	ands	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d001      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e000      	b.n	8003fda <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	0018      	movs	r0, r3
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b00a      	add	sp, #40	@ 0x28
 8003fe0:	bdb0      	pop	{r4, r5, r7, pc}
 8003fe2:	46c0      	nop			@ (mov r8, r8)
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	ff02ffff 	.word	0xff02ffff
 8003fec:	feffffff 	.word	0xfeffffff

08003ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff0:	b5b0      	push	{r4, r5, r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d101      	bne.n	8004004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e128      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004004:	4b96      	ldr	r3, [pc, #600]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2201      	movs	r2, #1
 800400a:	4013      	ands	r3, r2
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	429a      	cmp	r2, r3
 8004010:	d91e      	bls.n	8004050 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004012:	4b93      	ldr	r3, [pc, #588]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2201      	movs	r2, #1
 8004018:	4393      	bics	r3, r2
 800401a:	0019      	movs	r1, r3
 800401c:	4b90      	ldr	r3, [pc, #576]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004024:	f7ff f98e 	bl	8003344 <HAL_GetTick>
 8004028:	0003      	movs	r3, r0
 800402a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800402c:	e009      	b.n	8004042 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800402e:	f7ff f989 	bl	8003344 <HAL_GetTick>
 8004032:	0002      	movs	r2, r0
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	4a8a      	ldr	r2, [pc, #552]	@ (8004264 <HAL_RCC_ClockConfig+0x274>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e109      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004042:	4b87      	ldr	r3, [pc, #540]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2201      	movs	r2, #1
 8004048:	4013      	ands	r3, r2
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d1ee      	bne.n	800402e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2202      	movs	r2, #2
 8004056:	4013      	ands	r3, r2
 8004058:	d009      	beq.n	800406e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405a:	4b83      	ldr	r3, [pc, #524]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	22f0      	movs	r2, #240	@ 0xf0
 8004060:	4393      	bics	r3, r2
 8004062:	0019      	movs	r1, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	4b7f      	ldr	r3, [pc, #508]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 800406a:	430a      	orrs	r2, r1
 800406c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2201      	movs	r2, #1
 8004074:	4013      	ands	r3, r2
 8004076:	d100      	bne.n	800407a <HAL_RCC_ClockConfig+0x8a>
 8004078:	e089      	b.n	800418e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b02      	cmp	r3, #2
 8004080:	d107      	bne.n	8004092 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004082:	4b79      	ldr	r3, [pc, #484]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	2380      	movs	r3, #128	@ 0x80
 8004088:	029b      	lsls	r3, r3, #10
 800408a:	4013      	ands	r3, r2
 800408c:	d120      	bne.n	80040d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e0e1      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b03      	cmp	r3, #3
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800409a:	4b73      	ldr	r3, [pc, #460]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	2380      	movs	r3, #128	@ 0x80
 80040a0:	049b      	lsls	r3, r3, #18
 80040a2:	4013      	ands	r3, r2
 80040a4:	d114      	bne.n	80040d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e0d5      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d106      	bne.n	80040c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040b2:	4b6d      	ldr	r3, [pc, #436]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2204      	movs	r2, #4
 80040b8:	4013      	ands	r3, r2
 80040ba:	d109      	bne.n	80040d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e0ca      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80040c0:	4b69      	ldr	r3, [pc, #420]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	2380      	movs	r3, #128	@ 0x80
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4013      	ands	r3, r2
 80040ca:	d101      	bne.n	80040d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0c2      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d0:	4b65      	ldr	r3, [pc, #404]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	2203      	movs	r2, #3
 80040d6:	4393      	bics	r3, r2
 80040d8:	0019      	movs	r1, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	4b62      	ldr	r3, [pc, #392]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 80040e0:	430a      	orrs	r2, r1
 80040e2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e4:	f7ff f92e 	bl	8003344 <HAL_GetTick>
 80040e8:	0003      	movs	r3, r0
 80040ea:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d111      	bne.n	8004118 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80040f4:	e009      	b.n	800410a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040f6:	f7ff f925 	bl	8003344 <HAL_GetTick>
 80040fa:	0002      	movs	r2, r0
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	4a58      	ldr	r2, [pc, #352]	@ (8004264 <HAL_RCC_ClockConfig+0x274>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d901      	bls.n	800410a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e0a5      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800410a:	4b57      	ldr	r3, [pc, #348]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	220c      	movs	r2, #12
 8004110:	4013      	ands	r3, r2
 8004112:	2b08      	cmp	r3, #8
 8004114:	d1ef      	bne.n	80040f6 <HAL_RCC_ClockConfig+0x106>
 8004116:	e03a      	b.n	800418e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	2b03      	cmp	r3, #3
 800411e:	d111      	bne.n	8004144 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004120:	e009      	b.n	8004136 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004122:	f7ff f90f 	bl	8003344 <HAL_GetTick>
 8004126:	0002      	movs	r2, r0
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	4a4d      	ldr	r2, [pc, #308]	@ (8004264 <HAL_RCC_ClockConfig+0x274>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e08f      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004136:	4b4c      	ldr	r3, [pc, #304]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	220c      	movs	r2, #12
 800413c:	4013      	ands	r3, r2
 800413e:	2b0c      	cmp	r3, #12
 8004140:	d1ef      	bne.n	8004122 <HAL_RCC_ClockConfig+0x132>
 8004142:	e024      	b.n	800418e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d11b      	bne.n	8004184 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800414c:	e009      	b.n	8004162 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800414e:	f7ff f8f9 	bl	8003344 <HAL_GetTick>
 8004152:	0002      	movs	r2, r0
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	4a42      	ldr	r2, [pc, #264]	@ (8004264 <HAL_RCC_ClockConfig+0x274>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e079      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004162:	4b41      	ldr	r3, [pc, #260]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	220c      	movs	r2, #12
 8004168:	4013      	ands	r3, r2
 800416a:	2b04      	cmp	r3, #4
 800416c:	d1ef      	bne.n	800414e <HAL_RCC_ClockConfig+0x15e>
 800416e:	e00e      	b.n	800418e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004170:	f7ff f8e8 	bl	8003344 <HAL_GetTick>
 8004174:	0002      	movs	r2, r0
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	4a3a      	ldr	r2, [pc, #232]	@ (8004264 <HAL_RCC_ClockConfig+0x274>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e068      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004184:	4b38      	ldr	r3, [pc, #224]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	220c      	movs	r2, #12
 800418a:	4013      	ands	r3, r2
 800418c:	d1f0      	bne.n	8004170 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800418e:	4b34      	ldr	r3, [pc, #208]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2201      	movs	r2, #1
 8004194:	4013      	ands	r3, r2
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	429a      	cmp	r2, r3
 800419a:	d21e      	bcs.n	80041da <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800419c:	4b30      	ldr	r3, [pc, #192]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2201      	movs	r2, #1
 80041a2:	4393      	bics	r3, r2
 80041a4:	0019      	movs	r1, r3
 80041a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80041ae:	f7ff f8c9 	bl	8003344 <HAL_GetTick>
 80041b2:	0003      	movs	r3, r0
 80041b4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041b6:	e009      	b.n	80041cc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041b8:	f7ff f8c4 	bl	8003344 <HAL_GetTick>
 80041bc:	0002      	movs	r2, r0
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	4a28      	ldr	r2, [pc, #160]	@ (8004264 <HAL_RCC_ClockConfig+0x274>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e044      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041cc:	4b24      	ldr	r3, [pc, #144]	@ (8004260 <HAL_RCC_ClockConfig+0x270>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2201      	movs	r2, #1
 80041d2:	4013      	ands	r3, r2
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d1ee      	bne.n	80041b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2204      	movs	r2, #4
 80041e0:	4013      	ands	r3, r2
 80041e2:	d009      	beq.n	80041f8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041e4:	4b20      	ldr	r3, [pc, #128]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	4a20      	ldr	r2, [pc, #128]	@ (800426c <HAL_RCC_ClockConfig+0x27c>)
 80041ea:	4013      	ands	r3, r2
 80041ec:	0019      	movs	r1, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68da      	ldr	r2, [r3, #12]
 80041f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 80041f4:	430a      	orrs	r2, r1
 80041f6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2208      	movs	r2, #8
 80041fe:	4013      	ands	r3, r2
 8004200:	d00a      	beq.n	8004218 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004202:	4b19      	ldr	r3, [pc, #100]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	4a1a      	ldr	r2, [pc, #104]	@ (8004270 <HAL_RCC_ClockConfig+0x280>)
 8004208:	4013      	ands	r3, r2
 800420a:	0019      	movs	r1, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	00da      	lsls	r2, r3, #3
 8004212:	4b15      	ldr	r3, [pc, #84]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 8004214:	430a      	orrs	r2, r1
 8004216:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004218:	f000 f832 	bl	8004280 <HAL_RCC_GetSysClockFreq>
 800421c:	0001      	movs	r1, r0
 800421e:	4b12      	ldr	r3, [pc, #72]	@ (8004268 <HAL_RCC_ClockConfig+0x278>)
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	091b      	lsrs	r3, r3, #4
 8004224:	220f      	movs	r2, #15
 8004226:	4013      	ands	r3, r2
 8004228:	4a12      	ldr	r2, [pc, #72]	@ (8004274 <HAL_RCC_ClockConfig+0x284>)
 800422a:	5cd3      	ldrb	r3, [r2, r3]
 800422c:	000a      	movs	r2, r1
 800422e:	40da      	lsrs	r2, r3
 8004230:	4b11      	ldr	r3, [pc, #68]	@ (8004278 <HAL_RCC_ClockConfig+0x288>)
 8004232:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004234:	4b11      	ldr	r3, [pc, #68]	@ (800427c <HAL_RCC_ClockConfig+0x28c>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	250b      	movs	r5, #11
 800423a:	197c      	adds	r4, r7, r5
 800423c:	0018      	movs	r0, r3
 800423e:	f7ff f83b 	bl	80032b8 <HAL_InitTick>
 8004242:	0003      	movs	r3, r0
 8004244:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004246:	197b      	adds	r3, r7, r5
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d002      	beq.n	8004254 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800424e:	197b      	adds	r3, r7, r5
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	e000      	b.n	8004256 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b004      	add	sp, #16
 800425c:	bdb0      	pop	{r4, r5, r7, pc}
 800425e:	46c0      	nop			@ (mov r8, r8)
 8004260:	40022000 	.word	0x40022000
 8004264:	00001388 	.word	0x00001388
 8004268:	40021000 	.word	0x40021000
 800426c:	fffff8ff 	.word	0xfffff8ff
 8004270:	ffffc7ff 	.word	0xffffc7ff
 8004274:	0800a224 	.word	0x0800a224
 8004278:	20000000 	.word	0x20000000
 800427c:	20000004 	.word	0x20000004

08004280 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004286:	4b3c      	ldr	r3, [pc, #240]	@ (8004378 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	220c      	movs	r2, #12
 8004290:	4013      	ands	r3, r2
 8004292:	2b0c      	cmp	r3, #12
 8004294:	d013      	beq.n	80042be <HAL_RCC_GetSysClockFreq+0x3e>
 8004296:	d85c      	bhi.n	8004352 <HAL_RCC_GetSysClockFreq+0xd2>
 8004298:	2b04      	cmp	r3, #4
 800429a:	d002      	beq.n	80042a2 <HAL_RCC_GetSysClockFreq+0x22>
 800429c:	2b08      	cmp	r3, #8
 800429e:	d00b      	beq.n	80042b8 <HAL_RCC_GetSysClockFreq+0x38>
 80042a0:	e057      	b.n	8004352 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80042a2:	4b35      	ldr	r3, [pc, #212]	@ (8004378 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2210      	movs	r2, #16
 80042a8:	4013      	ands	r3, r2
 80042aa:	d002      	beq.n	80042b2 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80042ac:	4b33      	ldr	r3, [pc, #204]	@ (800437c <HAL_RCC_GetSysClockFreq+0xfc>)
 80042ae:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80042b0:	e05d      	b.n	800436e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80042b2:	4b33      	ldr	r3, [pc, #204]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x100>)
 80042b4:	613b      	str	r3, [r7, #16]
      break;
 80042b6:	e05a      	b.n	800436e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042b8:	4b32      	ldr	r3, [pc, #200]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x104>)
 80042ba:	613b      	str	r3, [r7, #16]
      break;
 80042bc:	e057      	b.n	800436e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	0c9b      	lsrs	r3, r3, #18
 80042c2:	220f      	movs	r2, #15
 80042c4:	4013      	ands	r3, r2
 80042c6:	4a30      	ldr	r2, [pc, #192]	@ (8004388 <HAL_RCC_GetSysClockFreq+0x108>)
 80042c8:	5cd3      	ldrb	r3, [r2, r3]
 80042ca:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	0d9b      	lsrs	r3, r3, #22
 80042d0:	2203      	movs	r2, #3
 80042d2:	4013      	ands	r3, r2
 80042d4:	3301      	adds	r3, #1
 80042d6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042d8:	4b27      	ldr	r3, [pc, #156]	@ (8004378 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	2380      	movs	r3, #128	@ 0x80
 80042de:	025b      	lsls	r3, r3, #9
 80042e0:	4013      	ands	r3, r2
 80042e2:	d00f      	beq.n	8004304 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80042e4:	68b9      	ldr	r1, [r7, #8]
 80042e6:	000a      	movs	r2, r1
 80042e8:	0152      	lsls	r2, r2, #5
 80042ea:	1a52      	subs	r2, r2, r1
 80042ec:	0193      	lsls	r3, r2, #6
 80042ee:	1a9b      	subs	r3, r3, r2
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	185b      	adds	r3, r3, r1
 80042f4:	025b      	lsls	r3, r3, #9
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	0018      	movs	r0, r3
 80042fa:	f7fb ff21 	bl	8000140 <__udivsi3>
 80042fe:	0003      	movs	r3, r0
 8004300:	617b      	str	r3, [r7, #20]
 8004302:	e023      	b.n	800434c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004304:	4b1c      	ldr	r3, [pc, #112]	@ (8004378 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2210      	movs	r2, #16
 800430a:	4013      	ands	r3, r2
 800430c:	d00f      	beq.n	800432e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	000a      	movs	r2, r1
 8004312:	0152      	lsls	r2, r2, #5
 8004314:	1a52      	subs	r2, r2, r1
 8004316:	0193      	lsls	r3, r2, #6
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	185b      	adds	r3, r3, r1
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	0018      	movs	r0, r3
 8004324:	f7fb ff0c 	bl	8000140 <__udivsi3>
 8004328:	0003      	movs	r3, r0
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	e00e      	b.n	800434c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800432e:	68b9      	ldr	r1, [r7, #8]
 8004330:	000a      	movs	r2, r1
 8004332:	0152      	lsls	r2, r2, #5
 8004334:	1a52      	subs	r2, r2, r1
 8004336:	0193      	lsls	r3, r2, #6
 8004338:	1a9b      	subs	r3, r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	185b      	adds	r3, r3, r1
 800433e:	029b      	lsls	r3, r3, #10
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	0018      	movs	r0, r3
 8004344:	f7fb fefc 	bl	8000140 <__udivsi3>
 8004348:	0003      	movs	r3, r0
 800434a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	613b      	str	r3, [r7, #16]
      break;
 8004350:	e00d      	b.n	800436e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004352:	4b09      	ldr	r3, [pc, #36]	@ (8004378 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	0b5b      	lsrs	r3, r3, #13
 8004358:	2207      	movs	r2, #7
 800435a:	4013      	ands	r3, r2
 800435c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	3301      	adds	r3, #1
 8004362:	2280      	movs	r2, #128	@ 0x80
 8004364:	0212      	lsls	r2, r2, #8
 8004366:	409a      	lsls	r2, r3
 8004368:	0013      	movs	r3, r2
 800436a:	613b      	str	r3, [r7, #16]
      break;
 800436c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800436e:	693b      	ldr	r3, [r7, #16]
}
 8004370:	0018      	movs	r0, r3
 8004372:	46bd      	mov	sp, r7
 8004374:	b006      	add	sp, #24
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40021000 	.word	0x40021000
 800437c:	003d0900 	.word	0x003d0900
 8004380:	00f42400 	.word	0x00f42400
 8004384:	007a1200 	.word	0x007a1200
 8004388:	0800a23c 	.word	0x0800a23c

0800438c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004390:	4b02      	ldr	r3, [pc, #8]	@ (800439c <HAL_RCC_GetHCLKFreq+0x10>)
 8004392:	681b      	ldr	r3, [r3, #0]
}
 8004394:	0018      	movs	r0, r3
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	46c0      	nop			@ (mov r8, r8)
 800439c:	20000000 	.word	0x20000000

080043a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043a4:	f7ff fff2 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043a8:	0001      	movs	r1, r0
 80043aa:	4b06      	ldr	r3, [pc, #24]	@ (80043c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	0a1b      	lsrs	r3, r3, #8
 80043b0:	2207      	movs	r2, #7
 80043b2:	4013      	ands	r3, r2
 80043b4:	4a04      	ldr	r2, [pc, #16]	@ (80043c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80043b6:	5cd3      	ldrb	r3, [r2, r3]
 80043b8:	40d9      	lsrs	r1, r3
 80043ba:	000b      	movs	r3, r1
}
 80043bc:	0018      	movs	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	46c0      	nop			@ (mov r8, r8)
 80043c4:	40021000 	.word	0x40021000
 80043c8:	0800a234 	.word	0x0800a234

080043cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043d0:	f7ff ffdc 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043d4:	0001      	movs	r1, r0
 80043d6:	4b06      	ldr	r3, [pc, #24]	@ (80043f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	0adb      	lsrs	r3, r3, #11
 80043dc:	2207      	movs	r2, #7
 80043de:	4013      	ands	r3, r2
 80043e0:	4a04      	ldr	r2, [pc, #16]	@ (80043f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043e2:	5cd3      	ldrb	r3, [r2, r3]
 80043e4:	40d9      	lsrs	r1, r3
 80043e6:	000b      	movs	r3, r1
}
 80043e8:	0018      	movs	r0, r3
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	46c0      	nop			@ (mov r8, r8)
 80043f0:	40021000 	.word	0x40021000
 80043f4:	0800a234 	.word	0x0800a234

080043f8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004400:	2317      	movs	r3, #23
 8004402:	18fb      	adds	r3, r7, r3
 8004404:	2200      	movs	r2, #0
 8004406:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2220      	movs	r2, #32
 800440e:	4013      	ands	r3, r2
 8004410:	d106      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	2380      	movs	r3, #128	@ 0x80
 8004418:	011b      	lsls	r3, r3, #4
 800441a:	4013      	ands	r3, r2
 800441c:	d100      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800441e:	e104      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004420:	4bb1      	ldr	r3, [pc, #708]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004422:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004424:	2380      	movs	r3, #128	@ 0x80
 8004426:	055b      	lsls	r3, r3, #21
 8004428:	4013      	ands	r3, r2
 800442a:	d10a      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800442c:	4bae      	ldr	r3, [pc, #696]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800442e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004430:	4bad      	ldr	r3, [pc, #692]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004432:	2180      	movs	r1, #128	@ 0x80
 8004434:	0549      	lsls	r1, r1, #21
 8004436:	430a      	orrs	r2, r1
 8004438:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800443a:	2317      	movs	r3, #23
 800443c:	18fb      	adds	r3, r7, r3
 800443e:	2201      	movs	r2, #1
 8004440:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004442:	4baa      	ldr	r3, [pc, #680]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	2380      	movs	r3, #128	@ 0x80
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	4013      	ands	r3, r2
 800444c:	d11a      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800444e:	4ba7      	ldr	r3, [pc, #668]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	4ba6      	ldr	r3, [pc, #664]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004454:	2180      	movs	r1, #128	@ 0x80
 8004456:	0049      	lsls	r1, r1, #1
 8004458:	430a      	orrs	r2, r1
 800445a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800445c:	f7fe ff72 	bl	8003344 <HAL_GetTick>
 8004460:	0003      	movs	r3, r0
 8004462:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004464:	e008      	b.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004466:	f7fe ff6d 	bl	8003344 <HAL_GetTick>
 800446a:	0002      	movs	r2, r0
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b64      	cmp	r3, #100	@ 0x64
 8004472:	d901      	bls.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e133      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004478:	4b9c      	ldr	r3, [pc, #624]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	2380      	movs	r3, #128	@ 0x80
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	4013      	ands	r3, r2
 8004482:	d0f0      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004484:	4b98      	ldr	r3, [pc, #608]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	23c0      	movs	r3, #192	@ 0xc0
 800448a:	039b      	lsls	r3, r3, #14
 800448c:	4013      	ands	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	23c0      	movs	r3, #192	@ 0xc0
 8004496:	039b      	lsls	r3, r3, #14
 8004498:	4013      	ands	r3, r2
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	429a      	cmp	r2, r3
 800449e:	d107      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689a      	ldr	r2, [r3, #8]
 80044a4:	23c0      	movs	r3, #192	@ 0xc0
 80044a6:	039b      	lsls	r3, r3, #14
 80044a8:	4013      	ands	r3, r2
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d013      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685a      	ldr	r2, [r3, #4]
 80044b4:	23c0      	movs	r3, #192	@ 0xc0
 80044b6:	029b      	lsls	r3, r3, #10
 80044b8:	401a      	ands	r2, r3
 80044ba:	23c0      	movs	r3, #192	@ 0xc0
 80044bc:	029b      	lsls	r3, r3, #10
 80044be:	429a      	cmp	r2, r3
 80044c0:	d10a      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80044c2:	4b89      	ldr	r3, [pc, #548]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	2380      	movs	r3, #128	@ 0x80
 80044c8:	029b      	lsls	r3, r3, #10
 80044ca:	401a      	ands	r2, r3
 80044cc:	2380      	movs	r3, #128	@ 0x80
 80044ce:	029b      	lsls	r3, r3, #10
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d101      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e103      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80044d8:	4b83      	ldr	r3, [pc, #524]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80044da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044dc:	23c0      	movs	r3, #192	@ 0xc0
 80044de:	029b      	lsls	r3, r3, #10
 80044e0:	4013      	ands	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d049      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x186>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	23c0      	movs	r3, #192	@ 0xc0
 80044f0:	029b      	lsls	r3, r3, #10
 80044f2:	4013      	ands	r3, r2
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d004      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2220      	movs	r2, #32
 8004500:	4013      	ands	r3, r2
 8004502:	d10d      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	23c0      	movs	r3, #192	@ 0xc0
 800450a:	029b      	lsls	r3, r3, #10
 800450c:	4013      	ands	r3, r2
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	429a      	cmp	r2, r3
 8004512:	d034      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	2380      	movs	r3, #128	@ 0x80
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	4013      	ands	r3, r2
 800451e:	d02e      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004520:	4b71      	ldr	r3, [pc, #452]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004524:	4a72      	ldr	r2, [pc, #456]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004526:	4013      	ands	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800452a:	4b6f      	ldr	r3, [pc, #444]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800452c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800452e:	4b6e      	ldr	r3, [pc, #440]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004530:	2180      	movs	r1, #128	@ 0x80
 8004532:	0309      	lsls	r1, r1, #12
 8004534:	430a      	orrs	r2, r1
 8004536:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004538:	4b6b      	ldr	r3, [pc, #428]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800453a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800453c:	4b6a      	ldr	r3, [pc, #424]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800453e:	496d      	ldr	r1, [pc, #436]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004540:	400a      	ands	r2, r1
 8004542:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004544:	4b68      	ldr	r3, [pc, #416]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	2380      	movs	r3, #128	@ 0x80
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4013      	ands	r3, r2
 8004552:	d014      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004554:	f7fe fef6 	bl	8003344 <HAL_GetTick>
 8004558:	0003      	movs	r3, r0
 800455a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800455c:	e009      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800455e:	f7fe fef1 	bl	8003344 <HAL_GetTick>
 8004562:	0002      	movs	r2, r0
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	4a63      	ldr	r2, [pc, #396]	@ (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d901      	bls.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e0b6      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004572:	4b5d      	ldr	r3, [pc, #372]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004574:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004576:	2380      	movs	r3, #128	@ 0x80
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	4013      	ands	r3, r2
 800457c:	d0ef      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	2380      	movs	r3, #128	@ 0x80
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	4013      	ands	r3, r2
 8004588:	d01f      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	23c0      	movs	r3, #192	@ 0xc0
 8004590:	029b      	lsls	r3, r3, #10
 8004592:	401a      	ands	r2, r3
 8004594:	23c0      	movs	r3, #192	@ 0xc0
 8004596:	029b      	lsls	r3, r3, #10
 8004598:	429a      	cmp	r2, r3
 800459a:	d10c      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800459c:	4b52      	ldr	r3, [pc, #328]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a56      	ldr	r2, [pc, #344]	@ (80046fc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045a2:	4013      	ands	r3, r2
 80045a4:	0019      	movs	r1, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689a      	ldr	r2, [r3, #8]
 80045aa:	23c0      	movs	r3, #192	@ 0xc0
 80045ac:	039b      	lsls	r3, r3, #14
 80045ae:	401a      	ands	r2, r3
 80045b0:	4b4d      	ldr	r3, [pc, #308]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045b2:	430a      	orrs	r2, r1
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	4b4c      	ldr	r3, [pc, #304]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045b8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	23c0      	movs	r3, #192	@ 0xc0
 80045c0:	029b      	lsls	r3, r3, #10
 80045c2:	401a      	ands	r2, r3
 80045c4:	4b48      	ldr	r3, [pc, #288]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045c6:	430a      	orrs	r2, r1
 80045c8:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2220      	movs	r2, #32
 80045d0:	4013      	ands	r3, r2
 80045d2:	d01f      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	23c0      	movs	r3, #192	@ 0xc0
 80045da:	029b      	lsls	r3, r3, #10
 80045dc:	401a      	ands	r2, r3
 80045de:	23c0      	movs	r3, #192	@ 0xc0
 80045e0:	029b      	lsls	r3, r3, #10
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d10c      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80045e6:	4b40      	ldr	r3, [pc, #256]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a44      	ldr	r2, [pc, #272]	@ (80046fc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	0019      	movs	r1, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	23c0      	movs	r3, #192	@ 0xc0
 80045f6:	039b      	lsls	r3, r3, #14
 80045f8:	401a      	ands	r2, r3
 80045fa:	4b3b      	ldr	r3, [pc, #236]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045fc:	430a      	orrs	r2, r1
 80045fe:	601a      	str	r2, [r3, #0]
 8004600:	4b39      	ldr	r3, [pc, #228]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004602:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	23c0      	movs	r3, #192	@ 0xc0
 800460a:	029b      	lsls	r3, r3, #10
 800460c:	401a      	ands	r2, r3
 800460e:	4b36      	ldr	r3, [pc, #216]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004610:	430a      	orrs	r2, r1
 8004612:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004614:	2317      	movs	r3, #23
 8004616:	18fb      	adds	r3, r7, r3
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d105      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800461e:	4b32      	ldr	r3, [pc, #200]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004620:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004622:	4b31      	ldr	r3, [pc, #196]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004624:	4936      	ldr	r1, [pc, #216]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004626:	400a      	ands	r2, r1
 8004628:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2201      	movs	r2, #1
 8004630:	4013      	ands	r3, r2
 8004632:	d009      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004634:	4b2c      	ldr	r3, [pc, #176]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004638:	2203      	movs	r2, #3
 800463a:	4393      	bics	r3, r2
 800463c:	0019      	movs	r1, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	4b29      	ldr	r3, [pc, #164]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004644:	430a      	orrs	r2, r1
 8004646:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2202      	movs	r2, #2
 800464e:	4013      	ands	r3, r2
 8004650:	d009      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004652:	4b25      	ldr	r3, [pc, #148]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004656:	220c      	movs	r2, #12
 8004658:	4393      	bics	r3, r2
 800465a:	0019      	movs	r1, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691a      	ldr	r2, [r3, #16]
 8004660:	4b21      	ldr	r3, [pc, #132]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004662:	430a      	orrs	r2, r1
 8004664:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2204      	movs	r2, #4
 800466c:	4013      	ands	r3, r2
 800466e:	d009      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004670:	4b1d      	ldr	r3, [pc, #116]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004674:	4a23      	ldr	r2, [pc, #140]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8004676:	4013      	ands	r3, r2
 8004678:	0019      	movs	r1, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695a      	ldr	r2, [r3, #20]
 800467e:	4b1a      	ldr	r3, [pc, #104]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004680:	430a      	orrs	r2, r1
 8004682:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2208      	movs	r2, #8
 800468a:	4013      	ands	r3, r2
 800468c:	d009      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800468e:	4b16      	ldr	r3, [pc, #88]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004692:	4a1d      	ldr	r2, [pc, #116]	@ (8004708 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004694:	4013      	ands	r3, r2
 8004696:	0019      	movs	r1, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	699a      	ldr	r2, [r3, #24]
 800469c:	4b12      	ldr	r3, [pc, #72]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800469e:	430a      	orrs	r2, r1
 80046a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2240      	movs	r2, #64	@ 0x40
 80046a8:	4013      	ands	r3, r2
 80046aa:	d009      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046ac:	4b0e      	ldr	r3, [pc, #56]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80046ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046b0:	4a16      	ldr	r2, [pc, #88]	@ (800470c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80046b2:	4013      	ands	r3, r2
 80046b4:	0019      	movs	r1, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1a      	ldr	r2, [r3, #32]
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80046bc:	430a      	orrs	r2, r1
 80046be:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2280      	movs	r2, #128	@ 0x80
 80046c6:	4013      	ands	r3, r2
 80046c8:	d009      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80046ca:	4b07      	ldr	r3, [pc, #28]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80046cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ce:	4a10      	ldr	r2, [pc, #64]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80046d0:	4013      	ands	r3, r2
 80046d2:	0019      	movs	r1, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	69da      	ldr	r2, [r3, #28]
 80046d8:	4b03      	ldr	r3, [pc, #12]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80046da:	430a      	orrs	r2, r1
 80046dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	0018      	movs	r0, r3
 80046e2:	46bd      	mov	sp, r7
 80046e4:	b006      	add	sp, #24
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40021000 	.word	0x40021000
 80046ec:	40007000 	.word	0x40007000
 80046f0:	fffcffff 	.word	0xfffcffff
 80046f4:	fff7ffff 	.word	0xfff7ffff
 80046f8:	00001388 	.word	0x00001388
 80046fc:	ffcfffff 	.word	0xffcfffff
 8004700:	efffffff 	.word	0xefffffff
 8004704:	fffff3ff 	.word	0xfffff3ff
 8004708:	ffffcfff 	.word	0xffffcfff
 800470c:	fbffffff 	.word	0xfbffffff
 8004710:	fff3ffff 	.word	0xfff3ffff

08004714 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e032      	b.n	800478c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2239      	movs	r2, #57	@ 0x39
 800472a:	5c9b      	ldrb	r3, [r3, r2]
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d107      	bne.n	8004742 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2238      	movs	r2, #56	@ 0x38
 8004736:	2100      	movs	r1, #0
 8004738:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	0018      	movs	r0, r3
 800473e:	f7fe fc39 	bl	8002fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2239      	movs	r2, #57	@ 0x39
 8004746:	2102      	movs	r1, #2
 8004748:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	3304      	adds	r3, #4
 8004752:	0019      	movs	r1, r3
 8004754:	0010      	movs	r0, r2
 8004756:	f000 f935 	bl	80049c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	223e      	movs	r2, #62	@ 0x3e
 800475e:	2101      	movs	r1, #1
 8004760:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	223a      	movs	r2, #58	@ 0x3a
 8004766:	2101      	movs	r1, #1
 8004768:	5499      	strb	r1, [r3, r2]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	223b      	movs	r2, #59	@ 0x3b
 800476e:	2101      	movs	r1, #1
 8004770:	5499      	strb	r1, [r3, r2]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	223c      	movs	r2, #60	@ 0x3c
 8004776:	2101      	movs	r1, #1
 8004778:	5499      	strb	r1, [r3, r2]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	223d      	movs	r2, #61	@ 0x3d
 800477e:	2101      	movs	r1, #1
 8004780:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2239      	movs	r2, #57	@ 0x39
 8004786:	2101      	movs	r1, #1
 8004788:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	0018      	movs	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	b002      	add	sp, #8
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2239      	movs	r2, #57	@ 0x39
 80047a0:	5c9b      	ldrb	r3, [r3, r2]
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d001      	beq.n	80047ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e02e      	b.n	800480a <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2239      	movs	r2, #57	@ 0x39
 80047b0:	2102      	movs	r1, #2
 80047b2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	2380      	movs	r3, #128	@ 0x80
 80047ba:	05db      	lsls	r3, r3, #23
 80047bc:	429a      	cmp	r2, r3
 80047be:	d009      	beq.n	80047d4 <HAL_TIM_Base_Start+0x40>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a13      	ldr	r2, [pc, #76]	@ (8004814 <HAL_TIM_Base_Start+0x80>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d004      	beq.n	80047d4 <HAL_TIM_Base_Start+0x40>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a12      	ldr	r2, [pc, #72]	@ (8004818 <HAL_TIM_Base_Start+0x84>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d111      	bne.n	80047f8 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2207      	movs	r2, #7
 80047dc:	4013      	ands	r3, r2
 80047de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2b06      	cmp	r3, #6
 80047e4:	d010      	beq.n	8004808 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2101      	movs	r1, #1
 80047f2:	430a      	orrs	r2, r1
 80047f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f6:	e007      	b.n	8004808 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2101      	movs	r1, #1
 8004804:	430a      	orrs	r2, r1
 8004806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	0018      	movs	r0, r3
 800480c:	46bd      	mov	sp, r7
 800480e:	b004      	add	sp, #16
 8004810:	bd80      	pop	{r7, pc}
 8004812:	46c0      	nop			@ (mov r8, r8)
 8004814:	40010800 	.word	0x40010800
 8004818:	40011400 	.word	0x40011400

0800481c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004826:	230f      	movs	r3, #15
 8004828:	18fb      	adds	r3, r7, r3
 800482a:	2200      	movs	r2, #0
 800482c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2238      	movs	r2, #56	@ 0x38
 8004832:	5c9b      	ldrb	r3, [r3, r2]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d101      	bne.n	800483c <HAL_TIM_ConfigClockSource+0x20>
 8004838:	2302      	movs	r3, #2
 800483a:	e0bc      	b.n	80049b6 <HAL_TIM_ConfigClockSource+0x19a>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2238      	movs	r2, #56	@ 0x38
 8004840:	2101      	movs	r1, #1
 8004842:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2239      	movs	r2, #57	@ 0x39
 8004848:	2102      	movs	r1, #2
 800484a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2277      	movs	r2, #119	@ 0x77
 8004858:	4393      	bics	r3, r2
 800485a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	4a58      	ldr	r2, [pc, #352]	@ (80049c0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004860:	4013      	ands	r3, r2
 8004862:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2280      	movs	r2, #128	@ 0x80
 8004872:	0192      	lsls	r2, r2, #6
 8004874:	4293      	cmp	r3, r2
 8004876:	d040      	beq.n	80048fa <HAL_TIM_ConfigClockSource+0xde>
 8004878:	2280      	movs	r2, #128	@ 0x80
 800487a:	0192      	lsls	r2, r2, #6
 800487c:	4293      	cmp	r3, r2
 800487e:	d900      	bls.n	8004882 <HAL_TIM_ConfigClockSource+0x66>
 8004880:	e088      	b.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 8004882:	2280      	movs	r2, #128	@ 0x80
 8004884:	0152      	lsls	r2, r2, #5
 8004886:	4293      	cmp	r3, r2
 8004888:	d100      	bne.n	800488c <HAL_TIM_ConfigClockSource+0x70>
 800488a:	e088      	b.n	800499e <HAL_TIM_ConfigClockSource+0x182>
 800488c:	2280      	movs	r2, #128	@ 0x80
 800488e:	0152      	lsls	r2, r2, #5
 8004890:	4293      	cmp	r3, r2
 8004892:	d900      	bls.n	8004896 <HAL_TIM_ConfigClockSource+0x7a>
 8004894:	e07e      	b.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 8004896:	2b70      	cmp	r3, #112	@ 0x70
 8004898:	d018      	beq.n	80048cc <HAL_TIM_ConfigClockSource+0xb0>
 800489a:	d900      	bls.n	800489e <HAL_TIM_ConfigClockSource+0x82>
 800489c:	e07a      	b.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 800489e:	2b60      	cmp	r3, #96	@ 0x60
 80048a0:	d04f      	beq.n	8004942 <HAL_TIM_ConfigClockSource+0x126>
 80048a2:	d900      	bls.n	80048a6 <HAL_TIM_ConfigClockSource+0x8a>
 80048a4:	e076      	b.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 80048a6:	2b50      	cmp	r3, #80	@ 0x50
 80048a8:	d03b      	beq.n	8004922 <HAL_TIM_ConfigClockSource+0x106>
 80048aa:	d900      	bls.n	80048ae <HAL_TIM_ConfigClockSource+0x92>
 80048ac:	e072      	b.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 80048ae:	2b40      	cmp	r3, #64	@ 0x40
 80048b0:	d057      	beq.n	8004962 <HAL_TIM_ConfigClockSource+0x146>
 80048b2:	d900      	bls.n	80048b6 <HAL_TIM_ConfigClockSource+0x9a>
 80048b4:	e06e      	b.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 80048b6:	2b30      	cmp	r3, #48	@ 0x30
 80048b8:	d063      	beq.n	8004982 <HAL_TIM_ConfigClockSource+0x166>
 80048ba:	d86b      	bhi.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 80048bc:	2b20      	cmp	r3, #32
 80048be:	d060      	beq.n	8004982 <HAL_TIM_ConfigClockSource+0x166>
 80048c0:	d868      	bhi.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d05d      	beq.n	8004982 <HAL_TIM_ConfigClockSource+0x166>
 80048c6:	2b10      	cmp	r3, #16
 80048c8:	d05b      	beq.n	8004982 <HAL_TIM_ConfigClockSource+0x166>
 80048ca:	e063      	b.n	8004994 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048dc:	f000 f946 	bl	8004b6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	2277      	movs	r2, #119	@ 0x77
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	609a      	str	r2, [r3, #8]
      break;
 80048f8:	e052      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800490a:	f000 f92f 	bl	8004b6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	689a      	ldr	r2, [r3, #8]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2180      	movs	r1, #128	@ 0x80
 800491a:	01c9      	lsls	r1, r1, #7
 800491c:	430a      	orrs	r2, r1
 800491e:	609a      	str	r2, [r3, #8]
      break;
 8004920:	e03e      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800492e:	001a      	movs	r2, r3
 8004930:	f000 f8a2 	bl	8004a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2150      	movs	r1, #80	@ 0x50
 800493a:	0018      	movs	r0, r3
 800493c:	f000 f8fc 	bl	8004b38 <TIM_ITRx_SetConfig>
      break;
 8004940:	e02e      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800494e:	001a      	movs	r2, r3
 8004950:	f000 f8c0 	bl	8004ad4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2160      	movs	r1, #96	@ 0x60
 800495a:	0018      	movs	r0, r3
 800495c:	f000 f8ec 	bl	8004b38 <TIM_ITRx_SetConfig>
      break;
 8004960:	e01e      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800496e:	001a      	movs	r2, r3
 8004970:	f000 f882 	bl	8004a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2140      	movs	r1, #64	@ 0x40
 800497a:	0018      	movs	r0, r3
 800497c:	f000 f8dc 	bl	8004b38 <TIM_ITRx_SetConfig>
      break;
 8004980:	e00e      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	0019      	movs	r1, r3
 800498c:	0010      	movs	r0, r2
 800498e:	f000 f8d3 	bl	8004b38 <TIM_ITRx_SetConfig>
      break;
 8004992:	e005      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004994:	230f      	movs	r3, #15
 8004996:	18fb      	adds	r3, r7, r3
 8004998:	2201      	movs	r2, #1
 800499a:	701a      	strb	r2, [r3, #0]
      break;
 800499c:	e000      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800499e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2239      	movs	r2, #57	@ 0x39
 80049a4:	2101      	movs	r1, #1
 80049a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2238      	movs	r2, #56	@ 0x38
 80049ac:	2100      	movs	r1, #0
 80049ae:	5499      	strb	r1, [r3, r2]

  return status;
 80049b0:	230f      	movs	r3, #15
 80049b2:	18fb      	adds	r3, r7, r3
 80049b4:	781b      	ldrb	r3, [r3, #0]
}
 80049b6:	0018      	movs	r0, r3
 80049b8:	46bd      	mov	sp, r7
 80049ba:	b004      	add	sp, #16
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	46c0      	nop			@ (mov r8, r8)
 80049c0:	ffff00ff 	.word	0xffff00ff

080049c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	2380      	movs	r3, #128	@ 0x80
 80049d8:	05db      	lsls	r3, r3, #23
 80049da:	429a      	cmp	r2, r3
 80049dc:	d007      	beq.n	80049ee <TIM_Base_SetConfig+0x2a>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a22      	ldr	r2, [pc, #136]	@ (8004a6c <TIM_Base_SetConfig+0xa8>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d003      	beq.n	80049ee <TIM_Base_SetConfig+0x2a>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a21      	ldr	r2, [pc, #132]	@ (8004a70 <TIM_Base_SetConfig+0xac>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d108      	bne.n	8004a00 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2270      	movs	r2, #112	@ 0x70
 80049f2:	4393      	bics	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	2380      	movs	r3, #128	@ 0x80
 8004a04:	05db      	lsls	r3, r3, #23
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d007      	beq.n	8004a1a <TIM_Base_SetConfig+0x56>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a17      	ldr	r2, [pc, #92]	@ (8004a6c <TIM_Base_SetConfig+0xa8>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d003      	beq.n	8004a1a <TIM_Base_SetConfig+0x56>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a16      	ldr	r2, [pc, #88]	@ (8004a70 <TIM_Base_SetConfig+0xac>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d108      	bne.n	8004a2c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4a15      	ldr	r2, [pc, #84]	@ (8004a74 <TIM_Base_SetConfig+0xb0>)
 8004a1e:	4013      	ands	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2280      	movs	r2, #128	@ 0x80
 8004a30:	4393      	bics	r3, r2
 8004a32:	001a      	movs	r2, r3
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	689a      	ldr	r2, [r3, #8]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2204      	movs	r2, #4
 8004a52:	431a      	orrs	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	601a      	str	r2, [r3, #0]
}
 8004a64:	46c0      	nop			@ (mov r8, r8)
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b004      	add	sp, #16
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40010800 	.word	0x40010800
 8004a70:	40011400 	.word	0x40011400
 8004a74:	fffffcff 	.word	0xfffffcff

08004a78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	4393      	bics	r3, r2
 8004a92:	001a      	movs	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	22f0      	movs	r2, #240	@ 0xf0
 8004aa2:	4393      	bics	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	220a      	movs	r2, #10
 8004ab4:	4393      	bics	r3, r2
 8004ab6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	621a      	str	r2, [r3, #32]
}
 8004acc:	46c0      	nop			@ (mov r8, r8)
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	b006      	add	sp, #24
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	2210      	movs	r2, #16
 8004aec:	4393      	bics	r3, r2
 8004aee:	001a      	movs	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4a0d      	ldr	r2, [pc, #52]	@ (8004b34 <TIM_TI2_ConfigInputStage+0x60>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	031b      	lsls	r3, r3, #12
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	22a0      	movs	r2, #160	@ 0xa0
 8004b10:	4393      	bics	r3, r2
 8004b12:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	011b      	lsls	r3, r3, #4
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	621a      	str	r2, [r3, #32]
}
 8004b2a:	46c0      	nop			@ (mov r8, r8)
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	b006      	add	sp, #24
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	46c0      	nop			@ (mov r8, r8)
 8004b34:	ffff0fff 	.word	0xffff0fff

08004b38 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2270      	movs	r2, #112	@ 0x70
 8004b4c:	4393      	bics	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	2207      	movs	r2, #7
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	609a      	str	r2, [r3, #8]
}
 8004b62:	46c0      	nop			@ (mov r8, r8)
 8004b64:	46bd      	mov	sp, r7
 8004b66:	b004      	add	sp, #16
 8004b68:	bd80      	pop	{r7, pc}
	...

08004b6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
 8004b78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	4a09      	ldr	r2, [pc, #36]	@ (8004ba8 <TIM_ETR_SetConfig+0x3c>)
 8004b84:	4013      	ands	r3, r2
 8004b86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	021a      	lsls	r2, r3, #8
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	431a      	orrs	r2, r3
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	609a      	str	r2, [r3, #8]
}
 8004ba0:	46c0      	nop			@ (mov r8, r8)
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	b006      	add	sp, #24
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	ffff00ff 	.word	0xffff00ff

08004bac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2238      	movs	r2, #56	@ 0x38
 8004bba:	5c9b      	ldrb	r3, [r3, r2]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d101      	bne.n	8004bc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	e042      	b.n	8004c4a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2238      	movs	r2, #56	@ 0x38
 8004bc8:	2101      	movs	r1, #1
 8004bca:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2239      	movs	r2, #57	@ 0x39
 8004bd0:	2102      	movs	r1, #2
 8004bd2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2270      	movs	r2, #112	@ 0x70
 8004be8:	4393      	bics	r3, r2
 8004bea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	2380      	movs	r3, #128	@ 0x80
 8004c04:	05db      	lsls	r3, r3, #23
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d009      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a11      	ldr	r2, [pc, #68]	@ (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d004      	beq.n	8004c1e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a0f      	ldr	r2, [pc, #60]	@ (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d10c      	bne.n	8004c38 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2280      	movs	r2, #128	@ 0x80
 8004c22:	4393      	bics	r3, r2
 8004c24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2239      	movs	r2, #57	@ 0x39
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2238      	movs	r2, #56	@ 0x38
 8004c44:	2100      	movs	r1, #0
 8004c46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	0018      	movs	r0, r3
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	b004      	add	sp, #16
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	46c0      	nop			@ (mov r8, r8)
 8004c54:	40010800 	.word	0x40010800
 8004c58:	40011400 	.word	0x40011400

08004c5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e044      	b.n	8004cf8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d107      	bne.n	8004c86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2278      	movs	r2, #120	@ 0x78
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	0018      	movs	r0, r3
 8004c82:	f7fe f9ad 	bl	8002fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2224      	movs	r2, #36	@ 0x24
 8004c8a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2101      	movs	r1, #1
 8004c98:	438a      	bics	r2, r1
 8004c9a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	0018      	movs	r0, r3
 8004ca8:	f000 fb50 	bl	800534c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	0018      	movs	r0, r3
 8004cb0:	f000 f8c8 	bl	8004e44 <UART_SetConfig>
 8004cb4:	0003      	movs	r3, r0
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d101      	bne.n	8004cbe <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e01c      	b.n	8004cf8 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	490d      	ldr	r1, [pc, #52]	@ (8004d00 <HAL_UART_Init+0xa4>)
 8004cca:	400a      	ands	r2, r1
 8004ccc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	212a      	movs	r1, #42	@ 0x2a
 8004cda:	438a      	bics	r2, r1
 8004cdc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2101      	movs	r1, #1
 8004cea:	430a      	orrs	r2, r1
 8004cec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f000 fbdf 	bl	80054b4 <UART_CheckIdleState>
 8004cf6:	0003      	movs	r3, r0
}
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	b002      	add	sp, #8
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	ffffb7ff 	.word	0xffffb7ff

08004d04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b08a      	sub	sp, #40	@ 0x28
 8004d08:	af02      	add	r7, sp, #8
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	603b      	str	r3, [r7, #0]
 8004d10:	1dbb      	adds	r3, r7, #6
 8004d12:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	d000      	beq.n	8004d1e <HAL_UART_Transmit+0x1a>
 8004d1c:	e08c      	b.n	8004e38 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_UART_Transmit+0x28>
 8004d24:	1dbb      	adds	r3, r7, #6
 8004d26:	881b      	ldrh	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e084      	b.n	8004e3a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	2380      	movs	r3, #128	@ 0x80
 8004d36:	015b      	lsls	r3, r3, #5
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d109      	bne.n	8004d50 <HAL_UART_Transmit+0x4c>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d105      	bne.n	8004d50 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2201      	movs	r2, #1
 8004d48:	4013      	ands	r3, r2
 8004d4a:	d001      	beq.n	8004d50 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e074      	b.n	8004e3a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2284      	movs	r2, #132	@ 0x84
 8004d54:	2100      	movs	r1, #0
 8004d56:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2221      	movs	r2, #33	@ 0x21
 8004d5c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d5e:	f7fe faf1 	bl	8003344 <HAL_GetTick>
 8004d62:	0003      	movs	r3, r0
 8004d64:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	1dba      	adds	r2, r7, #6
 8004d6a:	2150      	movs	r1, #80	@ 0x50
 8004d6c:	8812      	ldrh	r2, [r2, #0]
 8004d6e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	1dba      	adds	r2, r7, #6
 8004d74:	2152      	movs	r1, #82	@ 0x52
 8004d76:	8812      	ldrh	r2, [r2, #0]
 8004d78:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689a      	ldr	r2, [r3, #8]
 8004d7e:	2380      	movs	r3, #128	@ 0x80
 8004d80:	015b      	lsls	r3, r3, #5
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d108      	bne.n	8004d98 <HAL_UART_Transmit+0x94>
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	691b      	ldr	r3, [r3, #16]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d104      	bne.n	8004d98 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	61bb      	str	r3, [r7, #24]
 8004d96:	e003      	b.n	8004da0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004da0:	e02f      	b.n	8004e02 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	0013      	movs	r3, r2
 8004dac:	2200      	movs	r2, #0
 8004dae:	2180      	movs	r1, #128	@ 0x80
 8004db0:	f000 fc28 	bl	8005604 <UART_WaitOnFlagUntilTimeout>
 8004db4:	1e03      	subs	r3, r0, #0
 8004db6:	d004      	beq.n	8004dc2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e03b      	b.n	8004e3a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10b      	bne.n	8004de0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	881b      	ldrh	r3, [r3, #0]
 8004dcc:	001a      	movs	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	05d2      	lsls	r2, r2, #23
 8004dd4:	0dd2      	lsrs	r2, r2, #23
 8004dd6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	3302      	adds	r3, #2
 8004ddc:	61bb      	str	r3, [r7, #24]
 8004dde:	e007      	b.n	8004df0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	781a      	ldrb	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	3301      	adds	r3, #1
 8004dee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2252      	movs	r2, #82	@ 0x52
 8004df4:	5a9b      	ldrh	r3, [r3, r2]
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	b299      	uxth	r1, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2252      	movs	r2, #82	@ 0x52
 8004e00:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2252      	movs	r2, #82	@ 0x52
 8004e06:	5a9b      	ldrh	r3, [r3, r2]
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1c9      	bne.n	8004da2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	9300      	str	r3, [sp, #0]
 8004e16:	0013      	movs	r3, r2
 8004e18:	2200      	movs	r2, #0
 8004e1a:	2140      	movs	r1, #64	@ 0x40
 8004e1c:	f000 fbf2 	bl	8005604 <UART_WaitOnFlagUntilTimeout>
 8004e20:	1e03      	subs	r3, r0, #0
 8004e22:	d004      	beq.n	8004e2e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2220      	movs	r2, #32
 8004e28:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e005      	b.n	8004e3a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2220      	movs	r2, #32
 8004e32:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e34:	2300      	movs	r3, #0
 8004e36:	e000      	b.n	8004e3a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004e38:	2302      	movs	r3, #2
  }
}
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	b008      	add	sp, #32
 8004e40:	bd80      	pop	{r7, pc}
	...

08004e44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e44:	b5b0      	push	{r4, r5, r7, lr}
 8004e46:	b08e      	sub	sp, #56	@ 0x38
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e4c:	231a      	movs	r3, #26
 8004e4e:	2218      	movs	r2, #24
 8004e50:	189b      	adds	r3, r3, r2
 8004e52:	19db      	adds	r3, r3, r7
 8004e54:	2200      	movs	r2, #0
 8004e56:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	689a      	ldr	r2, [r3, #8]
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	431a      	orrs	r2, r3
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	431a      	orrs	r2, r3
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	69db      	ldr	r3, [r3, #28]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4ac6      	ldr	r2, [pc, #792]	@ (8005190 <UART_SetConfig+0x34c>)
 8004e78:	4013      	ands	r3, r2
 8004e7a:	0019      	movs	r1, r3
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e82:	430a      	orrs	r2, r1
 8004e84:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	4ac1      	ldr	r2, [pc, #772]	@ (8005194 <UART_SetConfig+0x350>)
 8004e8e:	4013      	ands	r3, r2
 8004e90:	0019      	movs	r1, r3
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	68da      	ldr	r2, [r3, #12]
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4abb      	ldr	r2, [pc, #748]	@ (8005198 <UART_SetConfig+0x354>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d004      	beq.n	8004eb8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	4ab7      	ldr	r2, [pc, #732]	@ (800519c <UART_SetConfig+0x358>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	0019      	movs	r1, r3
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4ab3      	ldr	r2, [pc, #716]	@ (80051a0 <UART_SetConfig+0x35c>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d131      	bne.n	8004f3c <UART_SetConfig+0xf8>
 8004ed8:	4bb2      	ldr	r3, [pc, #712]	@ (80051a4 <UART_SetConfig+0x360>)
 8004eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004edc:	2203      	movs	r2, #3
 8004ede:	4013      	ands	r3, r2
 8004ee0:	2b03      	cmp	r3, #3
 8004ee2:	d01d      	beq.n	8004f20 <UART_SetConfig+0xdc>
 8004ee4:	d823      	bhi.n	8004f2e <UART_SetConfig+0xea>
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d00c      	beq.n	8004f04 <UART_SetConfig+0xc0>
 8004eea:	d820      	bhi.n	8004f2e <UART_SetConfig+0xea>
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d002      	beq.n	8004ef6 <UART_SetConfig+0xb2>
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d00e      	beq.n	8004f12 <UART_SetConfig+0xce>
 8004ef4:	e01b      	b.n	8004f2e <UART_SetConfig+0xea>
 8004ef6:	231b      	movs	r3, #27
 8004ef8:	2218      	movs	r2, #24
 8004efa:	189b      	adds	r3, r3, r2
 8004efc:	19db      	adds	r3, r3, r7
 8004efe:	2201      	movs	r2, #1
 8004f00:	701a      	strb	r2, [r3, #0]
 8004f02:	e09c      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f04:	231b      	movs	r3, #27
 8004f06:	2218      	movs	r2, #24
 8004f08:	189b      	adds	r3, r3, r2
 8004f0a:	19db      	adds	r3, r3, r7
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	701a      	strb	r2, [r3, #0]
 8004f10:	e095      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f12:	231b      	movs	r3, #27
 8004f14:	2218      	movs	r2, #24
 8004f16:	189b      	adds	r3, r3, r2
 8004f18:	19db      	adds	r3, r3, r7
 8004f1a:	2204      	movs	r2, #4
 8004f1c:	701a      	strb	r2, [r3, #0]
 8004f1e:	e08e      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f20:	231b      	movs	r3, #27
 8004f22:	2218      	movs	r2, #24
 8004f24:	189b      	adds	r3, r3, r2
 8004f26:	19db      	adds	r3, r3, r7
 8004f28:	2208      	movs	r2, #8
 8004f2a:	701a      	strb	r2, [r3, #0]
 8004f2c:	e087      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f2e:	231b      	movs	r3, #27
 8004f30:	2218      	movs	r2, #24
 8004f32:	189b      	adds	r3, r3, r2
 8004f34:	19db      	adds	r3, r3, r7
 8004f36:	2210      	movs	r2, #16
 8004f38:	701a      	strb	r2, [r3, #0]
 8004f3a:	e080      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a99      	ldr	r2, [pc, #612]	@ (80051a8 <UART_SetConfig+0x364>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d131      	bne.n	8004faa <UART_SetConfig+0x166>
 8004f46:	4b97      	ldr	r3, [pc, #604]	@ (80051a4 <UART_SetConfig+0x360>)
 8004f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f4a:	220c      	movs	r2, #12
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b0c      	cmp	r3, #12
 8004f50:	d01d      	beq.n	8004f8e <UART_SetConfig+0x14a>
 8004f52:	d823      	bhi.n	8004f9c <UART_SetConfig+0x158>
 8004f54:	2b08      	cmp	r3, #8
 8004f56:	d00c      	beq.n	8004f72 <UART_SetConfig+0x12e>
 8004f58:	d820      	bhi.n	8004f9c <UART_SetConfig+0x158>
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d002      	beq.n	8004f64 <UART_SetConfig+0x120>
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d00e      	beq.n	8004f80 <UART_SetConfig+0x13c>
 8004f62:	e01b      	b.n	8004f9c <UART_SetConfig+0x158>
 8004f64:	231b      	movs	r3, #27
 8004f66:	2218      	movs	r2, #24
 8004f68:	189b      	adds	r3, r3, r2
 8004f6a:	19db      	adds	r3, r3, r7
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	701a      	strb	r2, [r3, #0]
 8004f70:	e065      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f72:	231b      	movs	r3, #27
 8004f74:	2218      	movs	r2, #24
 8004f76:	189b      	adds	r3, r3, r2
 8004f78:	19db      	adds	r3, r3, r7
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	701a      	strb	r2, [r3, #0]
 8004f7e:	e05e      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f80:	231b      	movs	r3, #27
 8004f82:	2218      	movs	r2, #24
 8004f84:	189b      	adds	r3, r3, r2
 8004f86:	19db      	adds	r3, r3, r7
 8004f88:	2204      	movs	r2, #4
 8004f8a:	701a      	strb	r2, [r3, #0]
 8004f8c:	e057      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f8e:	231b      	movs	r3, #27
 8004f90:	2218      	movs	r2, #24
 8004f92:	189b      	adds	r3, r3, r2
 8004f94:	19db      	adds	r3, r3, r7
 8004f96:	2208      	movs	r2, #8
 8004f98:	701a      	strb	r2, [r3, #0]
 8004f9a:	e050      	b.n	800503e <UART_SetConfig+0x1fa>
 8004f9c:	231b      	movs	r3, #27
 8004f9e:	2218      	movs	r2, #24
 8004fa0:	189b      	adds	r3, r3, r2
 8004fa2:	19db      	adds	r3, r3, r7
 8004fa4:	2210      	movs	r2, #16
 8004fa6:	701a      	strb	r2, [r3, #0]
 8004fa8:	e049      	b.n	800503e <UART_SetConfig+0x1fa>
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a7a      	ldr	r2, [pc, #488]	@ (8005198 <UART_SetConfig+0x354>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d13e      	bne.n	8005032 <UART_SetConfig+0x1ee>
 8004fb4:	4b7b      	ldr	r3, [pc, #492]	@ (80051a4 <UART_SetConfig+0x360>)
 8004fb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004fb8:	23c0      	movs	r3, #192	@ 0xc0
 8004fba:	011b      	lsls	r3, r3, #4
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	22c0      	movs	r2, #192	@ 0xc0
 8004fc0:	0112      	lsls	r2, r2, #4
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d027      	beq.n	8005016 <UART_SetConfig+0x1d2>
 8004fc6:	22c0      	movs	r2, #192	@ 0xc0
 8004fc8:	0112      	lsls	r2, r2, #4
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d82a      	bhi.n	8005024 <UART_SetConfig+0x1e0>
 8004fce:	2280      	movs	r2, #128	@ 0x80
 8004fd0:	0112      	lsls	r2, r2, #4
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d011      	beq.n	8004ffa <UART_SetConfig+0x1b6>
 8004fd6:	2280      	movs	r2, #128	@ 0x80
 8004fd8:	0112      	lsls	r2, r2, #4
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d822      	bhi.n	8005024 <UART_SetConfig+0x1e0>
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d004      	beq.n	8004fec <UART_SetConfig+0x1a8>
 8004fe2:	2280      	movs	r2, #128	@ 0x80
 8004fe4:	00d2      	lsls	r2, r2, #3
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d00e      	beq.n	8005008 <UART_SetConfig+0x1c4>
 8004fea:	e01b      	b.n	8005024 <UART_SetConfig+0x1e0>
 8004fec:	231b      	movs	r3, #27
 8004fee:	2218      	movs	r2, #24
 8004ff0:	189b      	adds	r3, r3, r2
 8004ff2:	19db      	adds	r3, r3, r7
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	701a      	strb	r2, [r3, #0]
 8004ff8:	e021      	b.n	800503e <UART_SetConfig+0x1fa>
 8004ffa:	231b      	movs	r3, #27
 8004ffc:	2218      	movs	r2, #24
 8004ffe:	189b      	adds	r3, r3, r2
 8005000:	19db      	adds	r3, r3, r7
 8005002:	2202      	movs	r2, #2
 8005004:	701a      	strb	r2, [r3, #0]
 8005006:	e01a      	b.n	800503e <UART_SetConfig+0x1fa>
 8005008:	231b      	movs	r3, #27
 800500a:	2218      	movs	r2, #24
 800500c:	189b      	adds	r3, r3, r2
 800500e:	19db      	adds	r3, r3, r7
 8005010:	2204      	movs	r2, #4
 8005012:	701a      	strb	r2, [r3, #0]
 8005014:	e013      	b.n	800503e <UART_SetConfig+0x1fa>
 8005016:	231b      	movs	r3, #27
 8005018:	2218      	movs	r2, #24
 800501a:	189b      	adds	r3, r3, r2
 800501c:	19db      	adds	r3, r3, r7
 800501e:	2208      	movs	r2, #8
 8005020:	701a      	strb	r2, [r3, #0]
 8005022:	e00c      	b.n	800503e <UART_SetConfig+0x1fa>
 8005024:	231b      	movs	r3, #27
 8005026:	2218      	movs	r2, #24
 8005028:	189b      	adds	r3, r3, r2
 800502a:	19db      	adds	r3, r3, r7
 800502c:	2210      	movs	r2, #16
 800502e:	701a      	strb	r2, [r3, #0]
 8005030:	e005      	b.n	800503e <UART_SetConfig+0x1fa>
 8005032:	231b      	movs	r3, #27
 8005034:	2218      	movs	r2, #24
 8005036:	189b      	adds	r3, r3, r2
 8005038:	19db      	adds	r3, r3, r7
 800503a:	2210      	movs	r2, #16
 800503c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a55      	ldr	r2, [pc, #340]	@ (8005198 <UART_SetConfig+0x354>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d000      	beq.n	800504a <UART_SetConfig+0x206>
 8005048:	e084      	b.n	8005154 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800504a:	231b      	movs	r3, #27
 800504c:	2218      	movs	r2, #24
 800504e:	189b      	adds	r3, r3, r2
 8005050:	19db      	adds	r3, r3, r7
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	2b08      	cmp	r3, #8
 8005056:	d01d      	beq.n	8005094 <UART_SetConfig+0x250>
 8005058:	dc20      	bgt.n	800509c <UART_SetConfig+0x258>
 800505a:	2b04      	cmp	r3, #4
 800505c:	d015      	beq.n	800508a <UART_SetConfig+0x246>
 800505e:	dc1d      	bgt.n	800509c <UART_SetConfig+0x258>
 8005060:	2b00      	cmp	r3, #0
 8005062:	d002      	beq.n	800506a <UART_SetConfig+0x226>
 8005064:	2b02      	cmp	r3, #2
 8005066:	d005      	beq.n	8005074 <UART_SetConfig+0x230>
 8005068:	e018      	b.n	800509c <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800506a:	f7ff f999 	bl	80043a0 <HAL_RCC_GetPCLK1Freq>
 800506e:	0003      	movs	r3, r0
 8005070:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005072:	e01c      	b.n	80050ae <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005074:	4b4b      	ldr	r3, [pc, #300]	@ (80051a4 <UART_SetConfig+0x360>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2210      	movs	r2, #16
 800507a:	4013      	ands	r3, r2
 800507c:	d002      	beq.n	8005084 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800507e:	4b4b      	ldr	r3, [pc, #300]	@ (80051ac <UART_SetConfig+0x368>)
 8005080:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005082:	e014      	b.n	80050ae <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8005084:	4b4a      	ldr	r3, [pc, #296]	@ (80051b0 <UART_SetConfig+0x36c>)
 8005086:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005088:	e011      	b.n	80050ae <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800508a:	f7ff f8f9 	bl	8004280 <HAL_RCC_GetSysClockFreq>
 800508e:	0003      	movs	r3, r0
 8005090:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005092:	e00c      	b.n	80050ae <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005094:	2380      	movs	r3, #128	@ 0x80
 8005096:	021b      	lsls	r3, r3, #8
 8005098:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800509a:	e008      	b.n	80050ae <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80050a0:	231a      	movs	r3, #26
 80050a2:	2218      	movs	r2, #24
 80050a4:	189b      	adds	r3, r3, r2
 80050a6:	19db      	adds	r3, r3, r7
 80050a8:	2201      	movs	r2, #1
 80050aa:	701a      	strb	r2, [r3, #0]
        break;
 80050ac:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d100      	bne.n	80050b6 <UART_SetConfig+0x272>
 80050b4:	e132      	b.n	800531c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	0013      	movs	r3, r2
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	189b      	adds	r3, r3, r2
 80050c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d305      	bcc.n	80050d2 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80050cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d906      	bls.n	80050e0 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80050d2:	231a      	movs	r3, #26
 80050d4:	2218      	movs	r2, #24
 80050d6:	189b      	adds	r3, r3, r2
 80050d8:	19db      	adds	r3, r3, r7
 80050da:	2201      	movs	r2, #1
 80050dc:	701a      	strb	r2, [r3, #0]
 80050de:	e11d      	b.n	800531c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80050e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e2:	613b      	str	r3, [r7, #16]
 80050e4:	2300      	movs	r3, #0
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	6939      	ldr	r1, [r7, #16]
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	000b      	movs	r3, r1
 80050ee:	0e1b      	lsrs	r3, r3, #24
 80050f0:	0010      	movs	r0, r2
 80050f2:	0205      	lsls	r5, r0, #8
 80050f4:	431d      	orrs	r5, r3
 80050f6:	000b      	movs	r3, r1
 80050f8:	021c      	lsls	r4, r3, #8
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	085b      	lsrs	r3, r3, #1
 8005100:	60bb      	str	r3, [r7, #8]
 8005102:	2300      	movs	r3, #0
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	68b8      	ldr	r0, [r7, #8]
 8005108:	68f9      	ldr	r1, [r7, #12]
 800510a:	1900      	adds	r0, r0, r4
 800510c:	4169      	adcs	r1, r5
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	603b      	str	r3, [r7, #0]
 8005114:	2300      	movs	r3, #0
 8005116:	607b      	str	r3, [r7, #4]
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f7fb f9c4 	bl	80004a8 <__aeabi_uldivmod>
 8005120:	0002      	movs	r2, r0
 8005122:	000b      	movs	r3, r1
 8005124:	0013      	movs	r3, r2
 8005126:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005128:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800512a:	23c0      	movs	r3, #192	@ 0xc0
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	429a      	cmp	r2, r3
 8005130:	d309      	bcc.n	8005146 <UART_SetConfig+0x302>
 8005132:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005134:	2380      	movs	r3, #128	@ 0x80
 8005136:	035b      	lsls	r3, r3, #13
 8005138:	429a      	cmp	r2, r3
 800513a:	d204      	bcs.n	8005146 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005142:	60da      	str	r2, [r3, #12]
 8005144:	e0ea      	b.n	800531c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8005146:	231a      	movs	r3, #26
 8005148:	2218      	movs	r2, #24
 800514a:	189b      	adds	r3, r3, r2
 800514c:	19db      	adds	r3, r3, r7
 800514e:	2201      	movs	r2, #1
 8005150:	701a      	strb	r2, [r3, #0]
 8005152:	e0e3      	b.n	800531c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	69da      	ldr	r2, [r3, #28]
 8005158:	2380      	movs	r3, #128	@ 0x80
 800515a:	021b      	lsls	r3, r3, #8
 800515c:	429a      	cmp	r2, r3
 800515e:	d000      	beq.n	8005162 <UART_SetConfig+0x31e>
 8005160:	e085      	b.n	800526e <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8005162:	231b      	movs	r3, #27
 8005164:	2218      	movs	r2, #24
 8005166:	189b      	adds	r3, r3, r2
 8005168:	19db      	adds	r3, r3, r7
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	2b08      	cmp	r3, #8
 800516e:	d837      	bhi.n	80051e0 <UART_SetConfig+0x39c>
 8005170:	009a      	lsls	r2, r3, #2
 8005172:	4b10      	ldr	r3, [pc, #64]	@ (80051b4 <UART_SetConfig+0x370>)
 8005174:	18d3      	adds	r3, r2, r3
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800517a:	f7ff f911 	bl	80043a0 <HAL_RCC_GetPCLK1Freq>
 800517e:	0003      	movs	r3, r0
 8005180:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005182:	e036      	b.n	80051f2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005184:	f7ff f922 	bl	80043cc <HAL_RCC_GetPCLK2Freq>
 8005188:	0003      	movs	r3, r0
 800518a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800518c:	e031      	b.n	80051f2 <UART_SetConfig+0x3ae>
 800518e:	46c0      	nop			@ (mov r8, r8)
 8005190:	efff69f3 	.word	0xefff69f3
 8005194:	ffffcfff 	.word	0xffffcfff
 8005198:	40004800 	.word	0x40004800
 800519c:	fffff4ff 	.word	0xfffff4ff
 80051a0:	40013800 	.word	0x40013800
 80051a4:	40021000 	.word	0x40021000
 80051a8:	40004400 	.word	0x40004400
 80051ac:	003d0900 	.word	0x003d0900
 80051b0:	00f42400 	.word	0x00f42400
 80051b4:	0800a248 	.word	0x0800a248
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051b8:	4b60      	ldr	r3, [pc, #384]	@ (800533c <UART_SetConfig+0x4f8>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2210      	movs	r2, #16
 80051be:	4013      	ands	r3, r2
 80051c0:	d002      	beq.n	80051c8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80051c2:	4b5f      	ldr	r3, [pc, #380]	@ (8005340 <UART_SetConfig+0x4fc>)
 80051c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80051c6:	e014      	b.n	80051f2 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80051c8:	4b5e      	ldr	r3, [pc, #376]	@ (8005344 <UART_SetConfig+0x500>)
 80051ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051cc:	e011      	b.n	80051f2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ce:	f7ff f857 	bl	8004280 <HAL_RCC_GetSysClockFreq>
 80051d2:	0003      	movs	r3, r0
 80051d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051d6:	e00c      	b.n	80051f2 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051d8:	2380      	movs	r3, #128	@ 0x80
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051de:	e008      	b.n	80051f2 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 80051e0:	2300      	movs	r3, #0
 80051e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80051e4:	231a      	movs	r3, #26
 80051e6:	2218      	movs	r2, #24
 80051e8:	189b      	adds	r3, r3, r2
 80051ea:	19db      	adds	r3, r3, r7
 80051ec:	2201      	movs	r2, #1
 80051ee:	701a      	strb	r2, [r3, #0]
        break;
 80051f0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d100      	bne.n	80051fa <UART_SetConfig+0x3b6>
 80051f8:	e090      	b.n	800531c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fc:	005a      	lsls	r2, r3, #1
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	085b      	lsrs	r3, r3, #1
 8005204:	18d2      	adds	r2, r2, r3
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	0019      	movs	r1, r3
 800520c:	0010      	movs	r0, r2
 800520e:	f7fa ff97 	bl	8000140 <__udivsi3>
 8005212:	0003      	movs	r3, r0
 8005214:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005218:	2b0f      	cmp	r3, #15
 800521a:	d921      	bls.n	8005260 <UART_SetConfig+0x41c>
 800521c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800521e:	2380      	movs	r3, #128	@ 0x80
 8005220:	025b      	lsls	r3, r3, #9
 8005222:	429a      	cmp	r2, r3
 8005224:	d21c      	bcs.n	8005260 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005228:	b29a      	uxth	r2, r3
 800522a:	200e      	movs	r0, #14
 800522c:	2418      	movs	r4, #24
 800522e:	1903      	adds	r3, r0, r4
 8005230:	19db      	adds	r3, r3, r7
 8005232:	210f      	movs	r1, #15
 8005234:	438a      	bics	r2, r1
 8005236:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523a:	085b      	lsrs	r3, r3, #1
 800523c:	b29b      	uxth	r3, r3
 800523e:	2207      	movs	r2, #7
 8005240:	4013      	ands	r3, r2
 8005242:	b299      	uxth	r1, r3
 8005244:	1903      	adds	r3, r0, r4
 8005246:	19db      	adds	r3, r3, r7
 8005248:	1902      	adds	r2, r0, r4
 800524a:	19d2      	adds	r2, r2, r7
 800524c:	8812      	ldrh	r2, [r2, #0]
 800524e:	430a      	orrs	r2, r1
 8005250:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	1902      	adds	r2, r0, r4
 8005258:	19d2      	adds	r2, r2, r7
 800525a:	8812      	ldrh	r2, [r2, #0]
 800525c:	60da      	str	r2, [r3, #12]
 800525e:	e05d      	b.n	800531c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8005260:	231a      	movs	r3, #26
 8005262:	2218      	movs	r2, #24
 8005264:	189b      	adds	r3, r3, r2
 8005266:	19db      	adds	r3, r3, r7
 8005268:	2201      	movs	r2, #1
 800526a:	701a      	strb	r2, [r3, #0]
 800526c:	e056      	b.n	800531c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800526e:	231b      	movs	r3, #27
 8005270:	2218      	movs	r2, #24
 8005272:	189b      	adds	r3, r3, r2
 8005274:	19db      	adds	r3, r3, r7
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	2b08      	cmp	r3, #8
 800527a:	d822      	bhi.n	80052c2 <UART_SetConfig+0x47e>
 800527c:	009a      	lsls	r2, r3, #2
 800527e:	4b32      	ldr	r3, [pc, #200]	@ (8005348 <UART_SetConfig+0x504>)
 8005280:	18d3      	adds	r3, r2, r3
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005286:	f7ff f88b 	bl	80043a0 <HAL_RCC_GetPCLK1Freq>
 800528a:	0003      	movs	r3, r0
 800528c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800528e:	e021      	b.n	80052d4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005290:	f7ff f89c 	bl	80043cc <HAL_RCC_GetPCLK2Freq>
 8005294:	0003      	movs	r3, r0
 8005296:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005298:	e01c      	b.n	80052d4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800529a:	4b28      	ldr	r3, [pc, #160]	@ (800533c <UART_SetConfig+0x4f8>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2210      	movs	r2, #16
 80052a0:	4013      	ands	r3, r2
 80052a2:	d002      	beq.n	80052aa <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80052a4:	4b26      	ldr	r3, [pc, #152]	@ (8005340 <UART_SetConfig+0x4fc>)
 80052a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80052a8:	e014      	b.n	80052d4 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80052aa:	4b26      	ldr	r3, [pc, #152]	@ (8005344 <UART_SetConfig+0x500>)
 80052ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052ae:	e011      	b.n	80052d4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052b0:	f7fe ffe6 	bl	8004280 <HAL_RCC_GetSysClockFreq>
 80052b4:	0003      	movs	r3, r0
 80052b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052b8:	e00c      	b.n	80052d4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ba:	2380      	movs	r3, #128	@ 0x80
 80052bc:	021b      	lsls	r3, r3, #8
 80052be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052c0:	e008      	b.n	80052d4 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80052c6:	231a      	movs	r3, #26
 80052c8:	2218      	movs	r2, #24
 80052ca:	189b      	adds	r3, r3, r2
 80052cc:	19db      	adds	r3, r3, r7
 80052ce:	2201      	movs	r2, #1
 80052d0:	701a      	strb	r2, [r3, #0]
        break;
 80052d2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80052d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d020      	beq.n	800531c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	085a      	lsrs	r2, r3, #1
 80052e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e2:	18d2      	adds	r2, r2, r3
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	0019      	movs	r1, r3
 80052ea:	0010      	movs	r0, r2
 80052ec:	f7fa ff28 	bl	8000140 <__udivsi3>
 80052f0:	0003      	movs	r3, r0
 80052f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f6:	2b0f      	cmp	r3, #15
 80052f8:	d90a      	bls.n	8005310 <UART_SetConfig+0x4cc>
 80052fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052fc:	2380      	movs	r3, #128	@ 0x80
 80052fe:	025b      	lsls	r3, r3, #9
 8005300:	429a      	cmp	r2, r3
 8005302:	d205      	bcs.n	8005310 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005306:	b29a      	uxth	r2, r3
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	60da      	str	r2, [r3, #12]
 800530e:	e005      	b.n	800531c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8005310:	231a      	movs	r3, #26
 8005312:	2218      	movs	r2, #24
 8005314:	189b      	adds	r3, r3, r2
 8005316:	19db      	adds	r3, r3, r7
 8005318:	2201      	movs	r2, #1
 800531a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	2200      	movs	r2, #0
 8005320:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	2200      	movs	r2, #0
 8005326:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005328:	231a      	movs	r3, #26
 800532a:	2218      	movs	r2, #24
 800532c:	189b      	adds	r3, r3, r2
 800532e:	19db      	adds	r3, r3, r7
 8005330:	781b      	ldrb	r3, [r3, #0]
}
 8005332:	0018      	movs	r0, r3
 8005334:	46bd      	mov	sp, r7
 8005336:	b00e      	add	sp, #56	@ 0x38
 8005338:	bdb0      	pop	{r4, r5, r7, pc}
 800533a:	46c0      	nop			@ (mov r8, r8)
 800533c:	40021000 	.word	0x40021000
 8005340:	003d0900 	.word	0x003d0900
 8005344:	00f42400 	.word	0x00f42400
 8005348:	0800a26c 	.word	0x0800a26c

0800534c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005358:	2208      	movs	r2, #8
 800535a:	4013      	ands	r3, r2
 800535c:	d00b      	beq.n	8005376 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	4a4a      	ldr	r2, [pc, #296]	@ (8005490 <UART_AdvFeatureConfig+0x144>)
 8005366:	4013      	ands	r3, r2
 8005368:	0019      	movs	r1, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537a:	2201      	movs	r2, #1
 800537c:	4013      	ands	r3, r2
 800537e:	d00b      	beq.n	8005398 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	4a43      	ldr	r2, [pc, #268]	@ (8005494 <UART_AdvFeatureConfig+0x148>)
 8005388:	4013      	ands	r3, r2
 800538a:	0019      	movs	r1, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	430a      	orrs	r2, r1
 8005396:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539c:	2202      	movs	r2, #2
 800539e:	4013      	ands	r3, r2
 80053a0:	d00b      	beq.n	80053ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	4a3b      	ldr	r2, [pc, #236]	@ (8005498 <UART_AdvFeatureConfig+0x14c>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	0019      	movs	r1, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053be:	2204      	movs	r2, #4
 80053c0:	4013      	ands	r3, r2
 80053c2:	d00b      	beq.n	80053dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	4a34      	ldr	r2, [pc, #208]	@ (800549c <UART_AdvFeatureConfig+0x150>)
 80053cc:	4013      	ands	r3, r2
 80053ce:	0019      	movs	r1, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	430a      	orrs	r2, r1
 80053da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e0:	2210      	movs	r2, #16
 80053e2:	4013      	ands	r3, r2
 80053e4:	d00b      	beq.n	80053fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	4a2c      	ldr	r2, [pc, #176]	@ (80054a0 <UART_AdvFeatureConfig+0x154>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	0019      	movs	r1, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005402:	2220      	movs	r2, #32
 8005404:	4013      	ands	r3, r2
 8005406:	d00b      	beq.n	8005420 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	4a25      	ldr	r2, [pc, #148]	@ (80054a4 <UART_AdvFeatureConfig+0x158>)
 8005410:	4013      	ands	r3, r2
 8005412:	0019      	movs	r1, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	430a      	orrs	r2, r1
 800541e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005424:	2240      	movs	r2, #64	@ 0x40
 8005426:	4013      	ands	r3, r2
 8005428:	d01d      	beq.n	8005466 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	4a1d      	ldr	r2, [pc, #116]	@ (80054a8 <UART_AdvFeatureConfig+0x15c>)
 8005432:	4013      	ands	r3, r2
 8005434:	0019      	movs	r1, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005446:	2380      	movs	r3, #128	@ 0x80
 8005448:	035b      	lsls	r3, r3, #13
 800544a:	429a      	cmp	r2, r3
 800544c:	d10b      	bne.n	8005466 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	4a15      	ldr	r2, [pc, #84]	@ (80054ac <UART_AdvFeatureConfig+0x160>)
 8005456:	4013      	ands	r3, r2
 8005458:	0019      	movs	r1, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546a:	2280      	movs	r2, #128	@ 0x80
 800546c:	4013      	ands	r3, r2
 800546e:	d00b      	beq.n	8005488 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	4a0e      	ldr	r2, [pc, #56]	@ (80054b0 <UART_AdvFeatureConfig+0x164>)
 8005478:	4013      	ands	r3, r2
 800547a:	0019      	movs	r1, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	605a      	str	r2, [r3, #4]
  }
}
 8005488:	46c0      	nop			@ (mov r8, r8)
 800548a:	46bd      	mov	sp, r7
 800548c:	b002      	add	sp, #8
 800548e:	bd80      	pop	{r7, pc}
 8005490:	ffff7fff 	.word	0xffff7fff
 8005494:	fffdffff 	.word	0xfffdffff
 8005498:	fffeffff 	.word	0xfffeffff
 800549c:	fffbffff 	.word	0xfffbffff
 80054a0:	ffffefff 	.word	0xffffefff
 80054a4:	ffffdfff 	.word	0xffffdfff
 80054a8:	ffefffff 	.word	0xffefffff
 80054ac:	ff9fffff 	.word	0xff9fffff
 80054b0:	fff7ffff 	.word	0xfff7ffff

080054b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b092      	sub	sp, #72	@ 0x48
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2284      	movs	r2, #132	@ 0x84
 80054c0:	2100      	movs	r1, #0
 80054c2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054c4:	f7fd ff3e 	bl	8003344 <HAL_GetTick>
 80054c8:	0003      	movs	r3, r0
 80054ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2208      	movs	r2, #8
 80054d4:	4013      	ands	r3, r2
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d12c      	bne.n	8005534 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054dc:	2280      	movs	r2, #128	@ 0x80
 80054de:	0391      	lsls	r1, r2, #14
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	4a46      	ldr	r2, [pc, #280]	@ (80055fc <UART_CheckIdleState+0x148>)
 80054e4:	9200      	str	r2, [sp, #0]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f000 f88c 	bl	8005604 <UART_WaitOnFlagUntilTimeout>
 80054ec:	1e03      	subs	r3, r0, #0
 80054ee:	d021      	beq.n	8005534 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054f0:	f3ef 8310 	mrs	r3, PRIMASK
 80054f4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80054f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80054f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054fa:	2301      	movs	r3, #1
 80054fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005500:	f383 8810 	msr	PRIMASK, r3
}
 8005504:	46c0      	nop			@ (mov r8, r8)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2180      	movs	r1, #128	@ 0x80
 8005512:	438a      	bics	r2, r1
 8005514:	601a      	str	r2, [r3, #0]
 8005516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005518:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800551a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800551c:	f383 8810 	msr	PRIMASK, r3
}
 8005520:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2220      	movs	r2, #32
 8005526:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2278      	movs	r2, #120	@ 0x78
 800552c:	2100      	movs	r1, #0
 800552e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e05f      	b.n	80055f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2204      	movs	r2, #4
 800553c:	4013      	ands	r3, r2
 800553e:	2b04      	cmp	r3, #4
 8005540:	d146      	bne.n	80055d0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005544:	2280      	movs	r2, #128	@ 0x80
 8005546:	03d1      	lsls	r1, r2, #15
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	4a2c      	ldr	r2, [pc, #176]	@ (80055fc <UART_CheckIdleState+0x148>)
 800554c:	9200      	str	r2, [sp, #0]
 800554e:	2200      	movs	r2, #0
 8005550:	f000 f858 	bl	8005604 <UART_WaitOnFlagUntilTimeout>
 8005554:	1e03      	subs	r3, r0, #0
 8005556:	d03b      	beq.n	80055d0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005558:	f3ef 8310 	mrs	r3, PRIMASK
 800555c:	60fb      	str	r3, [r7, #12]
  return(result);
 800555e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005560:	637b      	str	r3, [r7, #52]	@ 0x34
 8005562:	2301      	movs	r3, #1
 8005564:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f383 8810 	msr	PRIMASK, r3
}
 800556c:	46c0      	nop			@ (mov r8, r8)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4921      	ldr	r1, [pc, #132]	@ (8005600 <UART_CheckIdleState+0x14c>)
 800557a:	400a      	ands	r2, r1
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005580:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f383 8810 	msr	PRIMASK, r3
}
 8005588:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800558a:	f3ef 8310 	mrs	r3, PRIMASK
 800558e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005590:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005592:	633b      	str	r3, [r7, #48]	@ 0x30
 8005594:	2301      	movs	r3, #1
 8005596:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	f383 8810 	msr	PRIMASK, r3
}
 800559e:	46c0      	nop			@ (mov r8, r8)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	689a      	ldr	r2, [r3, #8]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2101      	movs	r1, #1
 80055ac:	438a      	bics	r2, r1
 80055ae:	609a      	str	r2, [r3, #8]
 80055b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b4:	6a3b      	ldr	r3, [r7, #32]
 80055b6:	f383 8810 	msr	PRIMASK, r3
}
 80055ba:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2280      	movs	r2, #128	@ 0x80
 80055c0:	2120      	movs	r1, #32
 80055c2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2278      	movs	r2, #120	@ 0x78
 80055c8:	2100      	movs	r1, #0
 80055ca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e011      	b.n	80055f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2220      	movs	r2, #32
 80055d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2280      	movs	r2, #128	@ 0x80
 80055da:	2120      	movs	r1, #32
 80055dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2278      	movs	r2, #120	@ 0x78
 80055ee:	2100      	movs	r1, #0
 80055f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	0018      	movs	r0, r3
 80055f6:	46bd      	mov	sp, r7
 80055f8:	b010      	add	sp, #64	@ 0x40
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	01ffffff 	.word	0x01ffffff
 8005600:	fffffedf 	.word	0xfffffedf

08005604 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	603b      	str	r3, [r7, #0]
 8005610:	1dfb      	adds	r3, r7, #7
 8005612:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005614:	e051      	b.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	3301      	adds	r3, #1
 800561a:	d04e      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800561c:	f7fd fe92 	bl	8003344 <HAL_GetTick>
 8005620:	0002      	movs	r2, r0
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	429a      	cmp	r2, r3
 800562a:	d302      	bcc.n	8005632 <UART_WaitOnFlagUntilTimeout+0x2e>
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e051      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2204      	movs	r2, #4
 800563e:	4013      	ands	r3, r2
 8005640:	d03b      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb6>
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	2b80      	cmp	r3, #128	@ 0x80
 8005646:	d038      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb6>
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b40      	cmp	r3, #64	@ 0x40
 800564c:	d035      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	2208      	movs	r2, #8
 8005656:	4013      	ands	r3, r2
 8005658:	2b08      	cmp	r3, #8
 800565a:	d111      	bne.n	8005680 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2208      	movs	r2, #8
 8005662:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	0018      	movs	r0, r3
 8005668:	f000 f83c 	bl	80056e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2284      	movs	r2, #132	@ 0x84
 8005670:	2108      	movs	r1, #8
 8005672:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2278      	movs	r2, #120	@ 0x78
 8005678:	2100      	movs	r1, #0
 800567a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e02c      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	69da      	ldr	r2, [r3, #28]
 8005686:	2380      	movs	r3, #128	@ 0x80
 8005688:	011b      	lsls	r3, r3, #4
 800568a:	401a      	ands	r2, r3
 800568c:	2380      	movs	r3, #128	@ 0x80
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	429a      	cmp	r2, r3
 8005692:	d112      	bne.n	80056ba <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2280      	movs	r2, #128	@ 0x80
 800569a:	0112      	lsls	r2, r2, #4
 800569c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	0018      	movs	r0, r3
 80056a2:	f000 f81f 	bl	80056e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2284      	movs	r2, #132	@ 0x84
 80056aa:	2120      	movs	r1, #32
 80056ac:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2278      	movs	r2, #120	@ 0x78
 80056b2:	2100      	movs	r1, #0
 80056b4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e00f      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	69db      	ldr	r3, [r3, #28]
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	4013      	ands	r3, r2
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	425a      	negs	r2, r3
 80056ca:	4153      	adcs	r3, r2
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	001a      	movs	r2, r3
 80056d0:	1dfb      	adds	r3, r7, #7
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d09e      	beq.n	8005616 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	0018      	movs	r0, r3
 80056dc:	46bd      	mov	sp, r7
 80056de:	b004      	add	sp, #16
 80056e0:	bd80      	pop	{r7, pc}
	...

080056e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b08e      	sub	sp, #56	@ 0x38
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ec:	f3ef 8310 	mrs	r3, PRIMASK
 80056f0:	617b      	str	r3, [r7, #20]
  return(result);
 80056f2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056f6:	2301      	movs	r3, #1
 80056f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	f383 8810 	msr	PRIMASK, r3
}
 8005700:	46c0      	nop			@ (mov r8, r8)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4926      	ldr	r1, [pc, #152]	@ (80057a8 <UART_EndRxTransfer+0xc4>)
 800570e:	400a      	ands	r2, r1
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005714:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	f383 8810 	msr	PRIMASK, r3
}
 800571c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800571e:	f3ef 8310 	mrs	r3, PRIMASK
 8005722:	623b      	str	r3, [r7, #32]
  return(result);
 8005724:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005726:	633b      	str	r3, [r7, #48]	@ 0x30
 8005728:	2301      	movs	r3, #1
 800572a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572e:	f383 8810 	msr	PRIMASK, r3
}
 8005732:	46c0      	nop			@ (mov r8, r8)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689a      	ldr	r2, [r3, #8]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2101      	movs	r1, #1
 8005740:	438a      	bics	r2, r1
 8005742:	609a      	str	r2, [r3, #8]
 8005744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005746:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574a:	f383 8810 	msr	PRIMASK, r3
}
 800574e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005754:	2b01      	cmp	r3, #1
 8005756:	d118      	bne.n	800578a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005758:	f3ef 8310 	mrs	r3, PRIMASK
 800575c:	60bb      	str	r3, [r7, #8]
  return(result);
 800575e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005760:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005762:	2301      	movs	r3, #1
 8005764:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f383 8810 	msr	PRIMASK, r3
}
 800576c:	46c0      	nop			@ (mov r8, r8)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2110      	movs	r1, #16
 800577a:	438a      	bics	r2, r1
 800577c:	601a      	str	r2, [r3, #0]
 800577e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005780:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	f383 8810 	msr	PRIMASK, r3
}
 8005788:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2280      	movs	r2, #128	@ 0x80
 800578e:	2120      	movs	r1, #32
 8005790:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800579e:	46c0      	nop			@ (mov r8, r8)
 80057a0:	46bd      	mov	sp, r7
 80057a2:	b00e      	add	sp, #56	@ 0x38
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	46c0      	nop			@ (mov r8, r8)
 80057a8:	fffffedf 	.word	0xfffffedf

080057ac <__cvt>:
 80057ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ae:	001f      	movs	r7, r3
 80057b0:	2300      	movs	r3, #0
 80057b2:	0016      	movs	r6, r2
 80057b4:	b08b      	sub	sp, #44	@ 0x2c
 80057b6:	429f      	cmp	r7, r3
 80057b8:	da04      	bge.n	80057c4 <__cvt+0x18>
 80057ba:	2180      	movs	r1, #128	@ 0x80
 80057bc:	0609      	lsls	r1, r1, #24
 80057be:	187b      	adds	r3, r7, r1
 80057c0:	001f      	movs	r7, r3
 80057c2:	232d      	movs	r3, #45	@ 0x2d
 80057c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80057c6:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80057c8:	7013      	strb	r3, [r2, #0]
 80057ca:	2320      	movs	r3, #32
 80057cc:	2203      	movs	r2, #3
 80057ce:	439d      	bics	r5, r3
 80057d0:	2d46      	cmp	r5, #70	@ 0x46
 80057d2:	d007      	beq.n	80057e4 <__cvt+0x38>
 80057d4:	002b      	movs	r3, r5
 80057d6:	3b45      	subs	r3, #69	@ 0x45
 80057d8:	4259      	negs	r1, r3
 80057da:	414b      	adcs	r3, r1
 80057dc:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80057de:	3a01      	subs	r2, #1
 80057e0:	18cb      	adds	r3, r1, r3
 80057e2:	9310      	str	r3, [sp, #64]	@ 0x40
 80057e4:	ab09      	add	r3, sp, #36	@ 0x24
 80057e6:	9304      	str	r3, [sp, #16]
 80057e8:	ab08      	add	r3, sp, #32
 80057ea:	9303      	str	r3, [sp, #12]
 80057ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80057ee:	9200      	str	r2, [sp, #0]
 80057f0:	9302      	str	r3, [sp, #8]
 80057f2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057f4:	0032      	movs	r2, r6
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	003b      	movs	r3, r7
 80057fa:	f001 f9ab 	bl	8006b54 <_dtoa_r>
 80057fe:	0004      	movs	r4, r0
 8005800:	2d47      	cmp	r5, #71	@ 0x47
 8005802:	d11b      	bne.n	800583c <__cvt+0x90>
 8005804:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005806:	07db      	lsls	r3, r3, #31
 8005808:	d511      	bpl.n	800582e <__cvt+0x82>
 800580a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800580c:	18c3      	adds	r3, r0, r3
 800580e:	9307      	str	r3, [sp, #28]
 8005810:	2200      	movs	r2, #0
 8005812:	2300      	movs	r3, #0
 8005814:	0030      	movs	r0, r6
 8005816:	0039      	movs	r1, r7
 8005818:	f7fa fe18 	bl	800044c <__aeabi_dcmpeq>
 800581c:	2800      	cmp	r0, #0
 800581e:	d001      	beq.n	8005824 <__cvt+0x78>
 8005820:	9b07      	ldr	r3, [sp, #28]
 8005822:	9309      	str	r3, [sp, #36]	@ 0x24
 8005824:	2230      	movs	r2, #48	@ 0x30
 8005826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005828:	9907      	ldr	r1, [sp, #28]
 800582a:	428b      	cmp	r3, r1
 800582c:	d320      	bcc.n	8005870 <__cvt+0xc4>
 800582e:	0020      	movs	r0, r4
 8005830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005832:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005834:	1b1b      	subs	r3, r3, r4
 8005836:	6013      	str	r3, [r2, #0]
 8005838:	b00b      	add	sp, #44	@ 0x2c
 800583a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800583c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800583e:	18c3      	adds	r3, r0, r3
 8005840:	9307      	str	r3, [sp, #28]
 8005842:	2d46      	cmp	r5, #70	@ 0x46
 8005844:	d1e4      	bne.n	8005810 <__cvt+0x64>
 8005846:	7803      	ldrb	r3, [r0, #0]
 8005848:	2b30      	cmp	r3, #48	@ 0x30
 800584a:	d10c      	bne.n	8005866 <__cvt+0xba>
 800584c:	2200      	movs	r2, #0
 800584e:	2300      	movs	r3, #0
 8005850:	0030      	movs	r0, r6
 8005852:	0039      	movs	r1, r7
 8005854:	f7fa fdfa 	bl	800044c <__aeabi_dcmpeq>
 8005858:	2800      	cmp	r0, #0
 800585a:	d104      	bne.n	8005866 <__cvt+0xba>
 800585c:	2301      	movs	r3, #1
 800585e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8005860:	1a9b      	subs	r3, r3, r2
 8005862:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005868:	9a07      	ldr	r2, [sp, #28]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	18d3      	adds	r3, r2, r3
 800586e:	e7ce      	b.n	800580e <__cvt+0x62>
 8005870:	1c59      	adds	r1, r3, #1
 8005872:	9109      	str	r1, [sp, #36]	@ 0x24
 8005874:	701a      	strb	r2, [r3, #0]
 8005876:	e7d6      	b.n	8005826 <__cvt+0x7a>

08005878 <__exponent>:
 8005878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800587a:	232b      	movs	r3, #43	@ 0x2b
 800587c:	0005      	movs	r5, r0
 800587e:	000c      	movs	r4, r1
 8005880:	b085      	sub	sp, #20
 8005882:	7002      	strb	r2, [r0, #0]
 8005884:	2900      	cmp	r1, #0
 8005886:	da01      	bge.n	800588c <__exponent+0x14>
 8005888:	424c      	negs	r4, r1
 800588a:	3302      	adds	r3, #2
 800588c:	706b      	strb	r3, [r5, #1]
 800588e:	2c09      	cmp	r4, #9
 8005890:	dd2c      	ble.n	80058ec <__exponent+0x74>
 8005892:	ab02      	add	r3, sp, #8
 8005894:	1dde      	adds	r6, r3, #7
 8005896:	0020      	movs	r0, r4
 8005898:	210a      	movs	r1, #10
 800589a:	f7fa fdc1 	bl	8000420 <__aeabi_idivmod>
 800589e:	0037      	movs	r7, r6
 80058a0:	3130      	adds	r1, #48	@ 0x30
 80058a2:	3e01      	subs	r6, #1
 80058a4:	0020      	movs	r0, r4
 80058a6:	7031      	strb	r1, [r6, #0]
 80058a8:	210a      	movs	r1, #10
 80058aa:	9401      	str	r4, [sp, #4]
 80058ac:	f7fa fcd2 	bl	8000254 <__divsi3>
 80058b0:	9b01      	ldr	r3, [sp, #4]
 80058b2:	0004      	movs	r4, r0
 80058b4:	2b63      	cmp	r3, #99	@ 0x63
 80058b6:	dcee      	bgt.n	8005896 <__exponent+0x1e>
 80058b8:	1eba      	subs	r2, r7, #2
 80058ba:	1ca8      	adds	r0, r5, #2
 80058bc:	0001      	movs	r1, r0
 80058be:	0013      	movs	r3, r2
 80058c0:	3430      	adds	r4, #48	@ 0x30
 80058c2:	7014      	strb	r4, [r2, #0]
 80058c4:	ac02      	add	r4, sp, #8
 80058c6:	3407      	adds	r4, #7
 80058c8:	429c      	cmp	r4, r3
 80058ca:	d80a      	bhi.n	80058e2 <__exponent+0x6a>
 80058cc:	2300      	movs	r3, #0
 80058ce:	42a2      	cmp	r2, r4
 80058d0:	d803      	bhi.n	80058da <__exponent+0x62>
 80058d2:	3309      	adds	r3, #9
 80058d4:	aa02      	add	r2, sp, #8
 80058d6:	189b      	adds	r3, r3, r2
 80058d8:	1bdb      	subs	r3, r3, r7
 80058da:	18c0      	adds	r0, r0, r3
 80058dc:	1b40      	subs	r0, r0, r5
 80058de:	b005      	add	sp, #20
 80058e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e2:	781c      	ldrb	r4, [r3, #0]
 80058e4:	3301      	adds	r3, #1
 80058e6:	700c      	strb	r4, [r1, #0]
 80058e8:	3101      	adds	r1, #1
 80058ea:	e7eb      	b.n	80058c4 <__exponent+0x4c>
 80058ec:	2330      	movs	r3, #48	@ 0x30
 80058ee:	18e4      	adds	r4, r4, r3
 80058f0:	70ab      	strb	r3, [r5, #2]
 80058f2:	1d28      	adds	r0, r5, #4
 80058f4:	70ec      	strb	r4, [r5, #3]
 80058f6:	e7f1      	b.n	80058dc <__exponent+0x64>

080058f8 <_printf_float>:
 80058f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058fa:	b097      	sub	sp, #92	@ 0x5c
 80058fc:	000d      	movs	r5, r1
 80058fe:	920a      	str	r2, [sp, #40]	@ 0x28
 8005900:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8005902:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005904:	9009      	str	r0, [sp, #36]	@ 0x24
 8005906:	f001 f809 	bl	800691c <_localeconv_r>
 800590a:	6803      	ldr	r3, [r0, #0]
 800590c:	0018      	movs	r0, r3
 800590e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005910:	f7fa fbfa 	bl	8000108 <strlen>
 8005914:	2300      	movs	r3, #0
 8005916:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005918:	9314      	str	r3, [sp, #80]	@ 0x50
 800591a:	7e2b      	ldrb	r3, [r5, #24]
 800591c:	2207      	movs	r2, #7
 800591e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005920:	682b      	ldr	r3, [r5, #0]
 8005922:	930e      	str	r3, [sp, #56]	@ 0x38
 8005924:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	05c9      	lsls	r1, r1, #23
 800592a:	d545      	bpl.n	80059b8 <_printf_float+0xc0>
 800592c:	189b      	adds	r3, r3, r2
 800592e:	4393      	bics	r3, r2
 8005930:	001a      	movs	r2, r3
 8005932:	3208      	adds	r2, #8
 8005934:	6022      	str	r2, [r4, #0]
 8005936:	2201      	movs	r2, #1
 8005938:	681e      	ldr	r6, [r3, #0]
 800593a:	685f      	ldr	r7, [r3, #4]
 800593c:	007b      	lsls	r3, r7, #1
 800593e:	085b      	lsrs	r3, r3, #1
 8005940:	9311      	str	r3, [sp, #68]	@ 0x44
 8005942:	9610      	str	r6, [sp, #64]	@ 0x40
 8005944:	64ae      	str	r6, [r5, #72]	@ 0x48
 8005946:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8005948:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800594a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800594c:	4ba7      	ldr	r3, [pc, #668]	@ (8005bec <_printf_float+0x2f4>)
 800594e:	4252      	negs	r2, r2
 8005950:	f7fc fe7c 	bl	800264c <__aeabi_dcmpun>
 8005954:	2800      	cmp	r0, #0
 8005956:	d131      	bne.n	80059bc <_printf_float+0xc4>
 8005958:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800595a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800595c:	2201      	movs	r2, #1
 800595e:	4ba3      	ldr	r3, [pc, #652]	@ (8005bec <_printf_float+0x2f4>)
 8005960:	4252      	negs	r2, r2
 8005962:	f7fa fd83 	bl	800046c <__aeabi_dcmple>
 8005966:	2800      	cmp	r0, #0
 8005968:	d128      	bne.n	80059bc <_printf_float+0xc4>
 800596a:	2200      	movs	r2, #0
 800596c:	2300      	movs	r3, #0
 800596e:	0030      	movs	r0, r6
 8005970:	0039      	movs	r1, r7
 8005972:	f7fa fd71 	bl	8000458 <__aeabi_dcmplt>
 8005976:	2800      	cmp	r0, #0
 8005978:	d003      	beq.n	8005982 <_printf_float+0x8a>
 800597a:	002b      	movs	r3, r5
 800597c:	222d      	movs	r2, #45	@ 0x2d
 800597e:	3343      	adds	r3, #67	@ 0x43
 8005980:	701a      	strb	r2, [r3, #0]
 8005982:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005984:	4f9a      	ldr	r7, [pc, #616]	@ (8005bf0 <_printf_float+0x2f8>)
 8005986:	2b47      	cmp	r3, #71	@ 0x47
 8005988:	d900      	bls.n	800598c <_printf_float+0x94>
 800598a:	4f9a      	ldr	r7, [pc, #616]	@ (8005bf4 <_printf_float+0x2fc>)
 800598c:	2303      	movs	r3, #3
 800598e:	2400      	movs	r4, #0
 8005990:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005992:	612b      	str	r3, [r5, #16]
 8005994:	3301      	adds	r3, #1
 8005996:	439a      	bics	r2, r3
 8005998:	602a      	str	r2, [r5, #0]
 800599a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800599c:	0029      	movs	r1, r5
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059a4:	aa15      	add	r2, sp, #84	@ 0x54
 80059a6:	f000 f9e5 	bl	8005d74 <_printf_common>
 80059aa:	3001      	adds	r0, #1
 80059ac:	d000      	beq.n	80059b0 <_printf_float+0xb8>
 80059ae:	e09f      	b.n	8005af0 <_printf_float+0x1f8>
 80059b0:	2001      	movs	r0, #1
 80059b2:	4240      	negs	r0, r0
 80059b4:	b017      	add	sp, #92	@ 0x5c
 80059b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059b8:	3307      	adds	r3, #7
 80059ba:	e7b8      	b.n	800592e <_printf_float+0x36>
 80059bc:	0032      	movs	r2, r6
 80059be:	003b      	movs	r3, r7
 80059c0:	0030      	movs	r0, r6
 80059c2:	0039      	movs	r1, r7
 80059c4:	f7fc fe42 	bl	800264c <__aeabi_dcmpun>
 80059c8:	2800      	cmp	r0, #0
 80059ca:	d00b      	beq.n	80059e4 <_printf_float+0xec>
 80059cc:	2f00      	cmp	r7, #0
 80059ce:	da03      	bge.n	80059d8 <_printf_float+0xe0>
 80059d0:	002b      	movs	r3, r5
 80059d2:	222d      	movs	r2, #45	@ 0x2d
 80059d4:	3343      	adds	r3, #67	@ 0x43
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80059da:	4f87      	ldr	r7, [pc, #540]	@ (8005bf8 <_printf_float+0x300>)
 80059dc:	2b47      	cmp	r3, #71	@ 0x47
 80059de:	d9d5      	bls.n	800598c <_printf_float+0x94>
 80059e0:	4f86      	ldr	r7, [pc, #536]	@ (8005bfc <_printf_float+0x304>)
 80059e2:	e7d3      	b.n	800598c <_printf_float+0x94>
 80059e4:	2220      	movs	r2, #32
 80059e6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80059e8:	686b      	ldr	r3, [r5, #4]
 80059ea:	4394      	bics	r4, r2
 80059ec:	1c5a      	adds	r2, r3, #1
 80059ee:	d146      	bne.n	8005a7e <_printf_float+0x186>
 80059f0:	3307      	adds	r3, #7
 80059f2:	606b      	str	r3, [r5, #4]
 80059f4:	2380      	movs	r3, #128	@ 0x80
 80059f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	4313      	orrs	r3, r2
 80059fc:	2200      	movs	r2, #0
 80059fe:	602b      	str	r3, [r5, #0]
 8005a00:	9206      	str	r2, [sp, #24]
 8005a02:	aa14      	add	r2, sp, #80	@ 0x50
 8005a04:	9205      	str	r2, [sp, #20]
 8005a06:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a08:	a90a      	add	r1, sp, #40	@ 0x28
 8005a0a:	9204      	str	r2, [sp, #16]
 8005a0c:	aa13      	add	r2, sp, #76	@ 0x4c
 8005a0e:	9203      	str	r2, [sp, #12]
 8005a10:	2223      	movs	r2, #35	@ 0x23
 8005a12:	1852      	adds	r2, r2, r1
 8005a14:	9202      	str	r2, [sp, #8]
 8005a16:	9301      	str	r3, [sp, #4]
 8005a18:	686b      	ldr	r3, [r5, #4]
 8005a1a:	0032      	movs	r2, r6
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a20:	003b      	movs	r3, r7
 8005a22:	f7ff fec3 	bl	80057ac <__cvt>
 8005a26:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005a28:	0007      	movs	r7, r0
 8005a2a:	2c47      	cmp	r4, #71	@ 0x47
 8005a2c:	d12d      	bne.n	8005a8a <_printf_float+0x192>
 8005a2e:	1cd3      	adds	r3, r2, #3
 8005a30:	db02      	blt.n	8005a38 <_printf_float+0x140>
 8005a32:	686b      	ldr	r3, [r5, #4]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	dd48      	ble.n	8005aca <_printf_float+0x1d2>
 8005a38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a3a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005a3c:	3b02      	subs	r3, #2
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	930c      	str	r3, [sp, #48]	@ 0x30
 8005a42:	0028      	movs	r0, r5
 8005a44:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a46:	3901      	subs	r1, #1
 8005a48:	3050      	adds	r0, #80	@ 0x50
 8005a4a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005a4c:	f7ff ff14 	bl	8005878 <__exponent>
 8005a50:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005a52:	0004      	movs	r4, r0
 8005a54:	1813      	adds	r3, r2, r0
 8005a56:	612b      	str	r3, [r5, #16]
 8005a58:	2a01      	cmp	r2, #1
 8005a5a:	dc02      	bgt.n	8005a62 <_printf_float+0x16a>
 8005a5c:	682a      	ldr	r2, [r5, #0]
 8005a5e:	07d2      	lsls	r2, r2, #31
 8005a60:	d501      	bpl.n	8005a66 <_printf_float+0x16e>
 8005a62:	3301      	adds	r3, #1
 8005a64:	612b      	str	r3, [r5, #16]
 8005a66:	2323      	movs	r3, #35	@ 0x23
 8005a68:	aa0a      	add	r2, sp, #40	@ 0x28
 8005a6a:	189b      	adds	r3, r3, r2
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d100      	bne.n	8005a74 <_printf_float+0x17c>
 8005a72:	e792      	b.n	800599a <_printf_float+0xa2>
 8005a74:	002b      	movs	r3, r5
 8005a76:	222d      	movs	r2, #45	@ 0x2d
 8005a78:	3343      	adds	r3, #67	@ 0x43
 8005a7a:	701a      	strb	r2, [r3, #0]
 8005a7c:	e78d      	b.n	800599a <_printf_float+0xa2>
 8005a7e:	2c47      	cmp	r4, #71	@ 0x47
 8005a80:	d1b8      	bne.n	80059f4 <_printf_float+0xfc>
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1b6      	bne.n	80059f4 <_printf_float+0xfc>
 8005a86:	3301      	adds	r3, #1
 8005a88:	e7b3      	b.n	80059f2 <_printf_float+0xfa>
 8005a8a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a8c:	0011      	movs	r1, r2
 8005a8e:	2b65      	cmp	r3, #101	@ 0x65
 8005a90:	d9d7      	bls.n	8005a42 <_printf_float+0x14a>
 8005a92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a94:	2b66      	cmp	r3, #102	@ 0x66
 8005a96:	d11a      	bne.n	8005ace <_printf_float+0x1d6>
 8005a98:	686b      	ldr	r3, [r5, #4]
 8005a9a:	2a00      	cmp	r2, #0
 8005a9c:	dd09      	ble.n	8005ab2 <_printf_float+0x1ba>
 8005a9e:	612a      	str	r2, [r5, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d102      	bne.n	8005aaa <_printf_float+0x1b2>
 8005aa4:	6829      	ldr	r1, [r5, #0]
 8005aa6:	07c9      	lsls	r1, r1, #31
 8005aa8:	d50b      	bpl.n	8005ac2 <_printf_float+0x1ca>
 8005aaa:	3301      	adds	r3, #1
 8005aac:	189b      	adds	r3, r3, r2
 8005aae:	612b      	str	r3, [r5, #16]
 8005ab0:	e007      	b.n	8005ac2 <_printf_float+0x1ca>
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d103      	bne.n	8005abe <_printf_float+0x1c6>
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	6829      	ldr	r1, [r5, #0]
 8005aba:	4211      	tst	r1, r2
 8005abc:	d000      	beq.n	8005ac0 <_printf_float+0x1c8>
 8005abe:	1c9a      	adds	r2, r3, #2
 8005ac0:	612a      	str	r2, [r5, #16]
 8005ac2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005ac4:	2400      	movs	r4, #0
 8005ac6:	65ab      	str	r3, [r5, #88]	@ 0x58
 8005ac8:	e7cd      	b.n	8005a66 <_printf_float+0x16e>
 8005aca:	2367      	movs	r3, #103	@ 0x67
 8005acc:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ace:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005ad0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ad2:	4299      	cmp	r1, r3
 8005ad4:	db06      	blt.n	8005ae4 <_printf_float+0x1ec>
 8005ad6:	682b      	ldr	r3, [r5, #0]
 8005ad8:	6129      	str	r1, [r5, #16]
 8005ada:	07db      	lsls	r3, r3, #31
 8005adc:	d5f1      	bpl.n	8005ac2 <_printf_float+0x1ca>
 8005ade:	3101      	adds	r1, #1
 8005ae0:	6129      	str	r1, [r5, #16]
 8005ae2:	e7ee      	b.n	8005ac2 <_printf_float+0x1ca>
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	2900      	cmp	r1, #0
 8005ae8:	dce0      	bgt.n	8005aac <_printf_float+0x1b4>
 8005aea:	1892      	adds	r2, r2, r2
 8005aec:	1a52      	subs	r2, r2, r1
 8005aee:	e7dd      	b.n	8005aac <_printf_float+0x1b4>
 8005af0:	682a      	ldr	r2, [r5, #0]
 8005af2:	0553      	lsls	r3, r2, #21
 8005af4:	d408      	bmi.n	8005b08 <_printf_float+0x210>
 8005af6:	692b      	ldr	r3, [r5, #16]
 8005af8:	003a      	movs	r2, r7
 8005afa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005afc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005afe:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005b00:	47a0      	blx	r4
 8005b02:	3001      	adds	r0, #1
 8005b04:	d129      	bne.n	8005b5a <_printf_float+0x262>
 8005b06:	e753      	b.n	80059b0 <_printf_float+0xb8>
 8005b08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b0a:	2b65      	cmp	r3, #101	@ 0x65
 8005b0c:	d800      	bhi.n	8005b10 <_printf_float+0x218>
 8005b0e:	e0da      	b.n	8005cc6 <_printf_float+0x3ce>
 8005b10:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005b12:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005b14:	2200      	movs	r2, #0
 8005b16:	2300      	movs	r3, #0
 8005b18:	f7fa fc98 	bl	800044c <__aeabi_dcmpeq>
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	d033      	beq.n	8005b88 <_printf_float+0x290>
 8005b20:	2301      	movs	r3, #1
 8005b22:	4a37      	ldr	r2, [pc, #220]	@ (8005c00 <_printf_float+0x308>)
 8005b24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b28:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005b2a:	47a0      	blx	r4
 8005b2c:	3001      	adds	r0, #1
 8005b2e:	d100      	bne.n	8005b32 <_printf_float+0x23a>
 8005b30:	e73e      	b.n	80059b0 <_printf_float+0xb8>
 8005b32:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005b34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b36:	42b3      	cmp	r3, r6
 8005b38:	db02      	blt.n	8005b40 <_printf_float+0x248>
 8005b3a:	682b      	ldr	r3, [r5, #0]
 8005b3c:	07db      	lsls	r3, r3, #31
 8005b3e:	d50c      	bpl.n	8005b5a <_printf_float+0x262>
 8005b40:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005b42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b4a:	47a0      	blx	r4
 8005b4c:	2400      	movs	r4, #0
 8005b4e:	3001      	adds	r0, #1
 8005b50:	d100      	bne.n	8005b54 <_printf_float+0x25c>
 8005b52:	e72d      	b.n	80059b0 <_printf_float+0xb8>
 8005b54:	1e73      	subs	r3, r6, #1
 8005b56:	42a3      	cmp	r3, r4
 8005b58:	dc0a      	bgt.n	8005b70 <_printf_float+0x278>
 8005b5a:	682b      	ldr	r3, [r5, #0]
 8005b5c:	079b      	lsls	r3, r3, #30
 8005b5e:	d500      	bpl.n	8005b62 <_printf_float+0x26a>
 8005b60:	e105      	b.n	8005d6e <_printf_float+0x476>
 8005b62:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b64:	68e8      	ldr	r0, [r5, #12]
 8005b66:	4298      	cmp	r0, r3
 8005b68:	db00      	blt.n	8005b6c <_printf_float+0x274>
 8005b6a:	e723      	b.n	80059b4 <_printf_float+0xbc>
 8005b6c:	0018      	movs	r0, r3
 8005b6e:	e721      	b.n	80059b4 <_printf_float+0xbc>
 8005b70:	002a      	movs	r2, r5
 8005b72:	2301      	movs	r3, #1
 8005b74:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b78:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005b7a:	321a      	adds	r2, #26
 8005b7c:	47b8      	blx	r7
 8005b7e:	3001      	adds	r0, #1
 8005b80:	d100      	bne.n	8005b84 <_printf_float+0x28c>
 8005b82:	e715      	b.n	80059b0 <_printf_float+0xb8>
 8005b84:	3401      	adds	r4, #1
 8005b86:	e7e5      	b.n	8005b54 <_printf_float+0x25c>
 8005b88:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	dc3a      	bgt.n	8005c04 <_printf_float+0x30c>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	4a1b      	ldr	r2, [pc, #108]	@ (8005c00 <_printf_float+0x308>)
 8005b92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b94:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b96:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005b98:	47a0      	blx	r4
 8005b9a:	3001      	adds	r0, #1
 8005b9c:	d100      	bne.n	8005ba0 <_printf_float+0x2a8>
 8005b9e:	e707      	b.n	80059b0 <_printf_float+0xb8>
 8005ba0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005ba2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005ba4:	4333      	orrs	r3, r6
 8005ba6:	d102      	bne.n	8005bae <_printf_float+0x2b6>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	07db      	lsls	r3, r3, #31
 8005bac:	d5d5      	bpl.n	8005b5a <_printf_float+0x262>
 8005bae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bb0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005bb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005bb4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bb6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005bb8:	47a0      	blx	r4
 8005bba:	2300      	movs	r3, #0
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d100      	bne.n	8005bc2 <_printf_float+0x2ca>
 8005bc0:	e6f6      	b.n	80059b0 <_printf_float+0xb8>
 8005bc2:	930c      	str	r3, [sp, #48]	@ 0x30
 8005bc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005bc6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005bc8:	425b      	negs	r3, r3
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	dc01      	bgt.n	8005bd2 <_printf_float+0x2da>
 8005bce:	0033      	movs	r3, r6
 8005bd0:	e792      	b.n	8005af8 <_printf_float+0x200>
 8005bd2:	002a      	movs	r2, r5
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005bd8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bda:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005bdc:	321a      	adds	r2, #26
 8005bde:	47a0      	blx	r4
 8005be0:	3001      	adds	r0, #1
 8005be2:	d100      	bne.n	8005be6 <_printf_float+0x2ee>
 8005be4:	e6e4      	b.n	80059b0 <_printf_float+0xb8>
 8005be6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005be8:	3301      	adds	r3, #1
 8005bea:	e7ea      	b.n	8005bc2 <_printf_float+0x2ca>
 8005bec:	7fefffff 	.word	0x7fefffff
 8005bf0:	0800a290 	.word	0x0800a290
 8005bf4:	0800a294 	.word	0x0800a294
 8005bf8:	0800a298 	.word	0x0800a298
 8005bfc:	0800a29c 	.word	0x0800a29c
 8005c00:	0800a2a0 	.word	0x0800a2a0
 8005c04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c06:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005c08:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c0a:	429e      	cmp	r6, r3
 8005c0c:	dd00      	ble.n	8005c10 <_printf_float+0x318>
 8005c0e:	001e      	movs	r6, r3
 8005c10:	2e00      	cmp	r6, #0
 8005c12:	dc31      	bgt.n	8005c78 <_printf_float+0x380>
 8005c14:	43f3      	mvns	r3, r6
 8005c16:	2400      	movs	r4, #0
 8005c18:	17db      	asrs	r3, r3, #31
 8005c1a:	4033      	ands	r3, r6
 8005c1c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c1e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005c20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c22:	1af3      	subs	r3, r6, r3
 8005c24:	42a3      	cmp	r3, r4
 8005c26:	dc30      	bgt.n	8005c8a <_printf_float+0x392>
 8005c28:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005c2a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	dc38      	bgt.n	8005ca2 <_printf_float+0x3aa>
 8005c30:	682b      	ldr	r3, [r5, #0]
 8005c32:	07db      	lsls	r3, r3, #31
 8005c34:	d435      	bmi.n	8005ca2 <_printf_float+0x3aa>
 8005c36:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005c38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c3a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c3c:	1b9b      	subs	r3, r3, r6
 8005c3e:	1b14      	subs	r4, r2, r4
 8005c40:	429c      	cmp	r4, r3
 8005c42:	dd00      	ble.n	8005c46 <_printf_float+0x34e>
 8005c44:	001c      	movs	r4, r3
 8005c46:	2c00      	cmp	r4, #0
 8005c48:	dc34      	bgt.n	8005cb4 <_printf_float+0x3bc>
 8005c4a:	43e3      	mvns	r3, r4
 8005c4c:	2600      	movs	r6, #0
 8005c4e:	17db      	asrs	r3, r3, #31
 8005c50:	401c      	ands	r4, r3
 8005c52:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005c54:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	1b1b      	subs	r3, r3, r4
 8005c5a:	42b3      	cmp	r3, r6
 8005c5c:	dc00      	bgt.n	8005c60 <_printf_float+0x368>
 8005c5e:	e77c      	b.n	8005b5a <_printf_float+0x262>
 8005c60:	002a      	movs	r2, r5
 8005c62:	2301      	movs	r3, #1
 8005c64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c68:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005c6a:	321a      	adds	r2, #26
 8005c6c:	47b8      	blx	r7
 8005c6e:	3001      	adds	r0, #1
 8005c70:	d100      	bne.n	8005c74 <_printf_float+0x37c>
 8005c72:	e69d      	b.n	80059b0 <_printf_float+0xb8>
 8005c74:	3601      	adds	r6, #1
 8005c76:	e7ec      	b.n	8005c52 <_printf_float+0x35a>
 8005c78:	0033      	movs	r3, r6
 8005c7a:	003a      	movs	r2, r7
 8005c7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c80:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005c82:	47a0      	blx	r4
 8005c84:	3001      	adds	r0, #1
 8005c86:	d1c5      	bne.n	8005c14 <_printf_float+0x31c>
 8005c88:	e692      	b.n	80059b0 <_printf_float+0xb8>
 8005c8a:	002a      	movs	r2, r5
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c92:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005c94:	321a      	adds	r2, #26
 8005c96:	47b0      	blx	r6
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d100      	bne.n	8005c9e <_printf_float+0x3a6>
 8005c9c:	e688      	b.n	80059b0 <_printf_float+0xb8>
 8005c9e:	3401      	adds	r4, #1
 8005ca0:	e7bd      	b.n	8005c1e <_printf_float+0x326>
 8005ca2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ca4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005ca6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ca8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005caa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005cac:	47a0      	blx	r4
 8005cae:	3001      	adds	r0, #1
 8005cb0:	d1c1      	bne.n	8005c36 <_printf_float+0x33e>
 8005cb2:	e67d      	b.n	80059b0 <_printf_float+0xb8>
 8005cb4:	19ba      	adds	r2, r7, r6
 8005cb6:	0023      	movs	r3, r4
 8005cb8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005cba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cbc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005cbe:	47b0      	blx	r6
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	d1c2      	bne.n	8005c4a <_printf_float+0x352>
 8005cc4:	e674      	b.n	80059b0 <_printf_float+0xb8>
 8005cc6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005cc8:	930c      	str	r3, [sp, #48]	@ 0x30
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	dc02      	bgt.n	8005cd4 <_printf_float+0x3dc>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	421a      	tst	r2, r3
 8005cd2:	d039      	beq.n	8005d48 <_printf_float+0x450>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	003a      	movs	r2, r7
 8005cd8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005cda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cdc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005cde:	47b0      	blx	r6
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	d100      	bne.n	8005ce6 <_printf_float+0x3ee>
 8005ce4:	e664      	b.n	80059b0 <_printf_float+0xb8>
 8005ce6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ce8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005cea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005cec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cee:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005cf0:	47b0      	blx	r6
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	d100      	bne.n	8005cf8 <_printf_float+0x400>
 8005cf6:	e65b      	b.n	80059b0 <_printf_float+0xb8>
 8005cf8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005cfa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005cfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005cfe:	2200      	movs	r2, #0
 8005d00:	3b01      	subs	r3, #1
 8005d02:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d04:	2300      	movs	r3, #0
 8005d06:	f7fa fba1 	bl	800044c <__aeabi_dcmpeq>
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	d11a      	bne.n	8005d44 <_printf_float+0x44c>
 8005d0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d10:	1c7a      	adds	r2, r7, #1
 8005d12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d14:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d16:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005d18:	47b0      	blx	r6
 8005d1a:	3001      	adds	r0, #1
 8005d1c:	d10e      	bne.n	8005d3c <_printf_float+0x444>
 8005d1e:	e647      	b.n	80059b0 <_printf_float+0xb8>
 8005d20:	002a      	movs	r2, r5
 8005d22:	2301      	movs	r3, #1
 8005d24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d28:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005d2a:	321a      	adds	r2, #26
 8005d2c:	47b8      	blx	r7
 8005d2e:	3001      	adds	r0, #1
 8005d30:	d100      	bne.n	8005d34 <_printf_float+0x43c>
 8005d32:	e63d      	b.n	80059b0 <_printf_float+0xb8>
 8005d34:	3601      	adds	r6, #1
 8005d36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d38:	429e      	cmp	r6, r3
 8005d3a:	dbf1      	blt.n	8005d20 <_printf_float+0x428>
 8005d3c:	002a      	movs	r2, r5
 8005d3e:	0023      	movs	r3, r4
 8005d40:	3250      	adds	r2, #80	@ 0x50
 8005d42:	e6da      	b.n	8005afa <_printf_float+0x202>
 8005d44:	2600      	movs	r6, #0
 8005d46:	e7f6      	b.n	8005d36 <_printf_float+0x43e>
 8005d48:	003a      	movs	r2, r7
 8005d4a:	e7e2      	b.n	8005d12 <_printf_float+0x41a>
 8005d4c:	002a      	movs	r2, r5
 8005d4e:	2301      	movs	r3, #1
 8005d50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d54:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005d56:	3219      	adds	r2, #25
 8005d58:	47b0      	blx	r6
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d100      	bne.n	8005d60 <_printf_float+0x468>
 8005d5e:	e627      	b.n	80059b0 <_printf_float+0xb8>
 8005d60:	3401      	adds	r4, #1
 8005d62:	68eb      	ldr	r3, [r5, #12]
 8005d64:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005d66:	1a9b      	subs	r3, r3, r2
 8005d68:	42a3      	cmp	r3, r4
 8005d6a:	dcef      	bgt.n	8005d4c <_printf_float+0x454>
 8005d6c:	e6f9      	b.n	8005b62 <_printf_float+0x26a>
 8005d6e:	2400      	movs	r4, #0
 8005d70:	e7f7      	b.n	8005d62 <_printf_float+0x46a>
 8005d72:	46c0      	nop			@ (mov r8, r8)

08005d74 <_printf_common>:
 8005d74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d76:	0016      	movs	r6, r2
 8005d78:	9301      	str	r3, [sp, #4]
 8005d7a:	688a      	ldr	r2, [r1, #8]
 8005d7c:	690b      	ldr	r3, [r1, #16]
 8005d7e:	000c      	movs	r4, r1
 8005d80:	9000      	str	r0, [sp, #0]
 8005d82:	4293      	cmp	r3, r2
 8005d84:	da00      	bge.n	8005d88 <_printf_common+0x14>
 8005d86:	0013      	movs	r3, r2
 8005d88:	0022      	movs	r2, r4
 8005d8a:	6033      	str	r3, [r6, #0]
 8005d8c:	3243      	adds	r2, #67	@ 0x43
 8005d8e:	7812      	ldrb	r2, [r2, #0]
 8005d90:	2a00      	cmp	r2, #0
 8005d92:	d001      	beq.n	8005d98 <_printf_common+0x24>
 8005d94:	3301      	adds	r3, #1
 8005d96:	6033      	str	r3, [r6, #0]
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	069b      	lsls	r3, r3, #26
 8005d9c:	d502      	bpl.n	8005da4 <_printf_common+0x30>
 8005d9e:	6833      	ldr	r3, [r6, #0]
 8005da0:	3302      	adds	r3, #2
 8005da2:	6033      	str	r3, [r6, #0]
 8005da4:	6822      	ldr	r2, [r4, #0]
 8005da6:	2306      	movs	r3, #6
 8005da8:	0015      	movs	r5, r2
 8005daa:	401d      	ands	r5, r3
 8005dac:	421a      	tst	r2, r3
 8005dae:	d027      	beq.n	8005e00 <_printf_common+0x8c>
 8005db0:	0023      	movs	r3, r4
 8005db2:	3343      	adds	r3, #67	@ 0x43
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	1e5a      	subs	r2, r3, #1
 8005db8:	4193      	sbcs	r3, r2
 8005dba:	6822      	ldr	r2, [r4, #0]
 8005dbc:	0692      	lsls	r2, r2, #26
 8005dbe:	d430      	bmi.n	8005e22 <_printf_common+0xae>
 8005dc0:	0022      	movs	r2, r4
 8005dc2:	9901      	ldr	r1, [sp, #4]
 8005dc4:	9800      	ldr	r0, [sp, #0]
 8005dc6:	9d08      	ldr	r5, [sp, #32]
 8005dc8:	3243      	adds	r2, #67	@ 0x43
 8005dca:	47a8      	blx	r5
 8005dcc:	3001      	adds	r0, #1
 8005dce:	d025      	beq.n	8005e1c <_printf_common+0xa8>
 8005dd0:	2206      	movs	r2, #6
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	2500      	movs	r5, #0
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	2b04      	cmp	r3, #4
 8005dda:	d105      	bne.n	8005de8 <_printf_common+0x74>
 8005ddc:	6833      	ldr	r3, [r6, #0]
 8005dde:	68e5      	ldr	r5, [r4, #12]
 8005de0:	1aed      	subs	r5, r5, r3
 8005de2:	43eb      	mvns	r3, r5
 8005de4:	17db      	asrs	r3, r3, #31
 8005de6:	401d      	ands	r5, r3
 8005de8:	68a3      	ldr	r3, [r4, #8]
 8005dea:	6922      	ldr	r2, [r4, #16]
 8005dec:	4293      	cmp	r3, r2
 8005dee:	dd01      	ble.n	8005df4 <_printf_common+0x80>
 8005df0:	1a9b      	subs	r3, r3, r2
 8005df2:	18ed      	adds	r5, r5, r3
 8005df4:	2600      	movs	r6, #0
 8005df6:	42b5      	cmp	r5, r6
 8005df8:	d120      	bne.n	8005e3c <_printf_common+0xc8>
 8005dfa:	2000      	movs	r0, #0
 8005dfc:	e010      	b.n	8005e20 <_printf_common+0xac>
 8005dfe:	3501      	adds	r5, #1
 8005e00:	68e3      	ldr	r3, [r4, #12]
 8005e02:	6832      	ldr	r2, [r6, #0]
 8005e04:	1a9b      	subs	r3, r3, r2
 8005e06:	42ab      	cmp	r3, r5
 8005e08:	ddd2      	ble.n	8005db0 <_printf_common+0x3c>
 8005e0a:	0022      	movs	r2, r4
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	9901      	ldr	r1, [sp, #4]
 8005e10:	9800      	ldr	r0, [sp, #0]
 8005e12:	9f08      	ldr	r7, [sp, #32]
 8005e14:	3219      	adds	r2, #25
 8005e16:	47b8      	blx	r7
 8005e18:	3001      	adds	r0, #1
 8005e1a:	d1f0      	bne.n	8005dfe <_printf_common+0x8a>
 8005e1c:	2001      	movs	r0, #1
 8005e1e:	4240      	negs	r0, r0
 8005e20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e22:	2030      	movs	r0, #48	@ 0x30
 8005e24:	18e1      	adds	r1, r4, r3
 8005e26:	3143      	adds	r1, #67	@ 0x43
 8005e28:	7008      	strb	r0, [r1, #0]
 8005e2a:	0021      	movs	r1, r4
 8005e2c:	1c5a      	adds	r2, r3, #1
 8005e2e:	3145      	adds	r1, #69	@ 0x45
 8005e30:	7809      	ldrb	r1, [r1, #0]
 8005e32:	18a2      	adds	r2, r4, r2
 8005e34:	3243      	adds	r2, #67	@ 0x43
 8005e36:	3302      	adds	r3, #2
 8005e38:	7011      	strb	r1, [r2, #0]
 8005e3a:	e7c1      	b.n	8005dc0 <_printf_common+0x4c>
 8005e3c:	0022      	movs	r2, r4
 8005e3e:	2301      	movs	r3, #1
 8005e40:	9901      	ldr	r1, [sp, #4]
 8005e42:	9800      	ldr	r0, [sp, #0]
 8005e44:	9f08      	ldr	r7, [sp, #32]
 8005e46:	321a      	adds	r2, #26
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	d0e6      	beq.n	8005e1c <_printf_common+0xa8>
 8005e4e:	3601      	adds	r6, #1
 8005e50:	e7d1      	b.n	8005df6 <_printf_common+0x82>
	...

08005e54 <_printf_i>:
 8005e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e56:	b08b      	sub	sp, #44	@ 0x2c
 8005e58:	9206      	str	r2, [sp, #24]
 8005e5a:	000a      	movs	r2, r1
 8005e5c:	3243      	adds	r2, #67	@ 0x43
 8005e5e:	9307      	str	r3, [sp, #28]
 8005e60:	9005      	str	r0, [sp, #20]
 8005e62:	9203      	str	r2, [sp, #12]
 8005e64:	7e0a      	ldrb	r2, [r1, #24]
 8005e66:	000c      	movs	r4, r1
 8005e68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005e6a:	2a78      	cmp	r2, #120	@ 0x78
 8005e6c:	d809      	bhi.n	8005e82 <_printf_i+0x2e>
 8005e6e:	2a62      	cmp	r2, #98	@ 0x62
 8005e70:	d80b      	bhi.n	8005e8a <_printf_i+0x36>
 8005e72:	2a00      	cmp	r2, #0
 8005e74:	d100      	bne.n	8005e78 <_printf_i+0x24>
 8005e76:	e0bc      	b.n	8005ff2 <_printf_i+0x19e>
 8005e78:	497b      	ldr	r1, [pc, #492]	@ (8006068 <_printf_i+0x214>)
 8005e7a:	9104      	str	r1, [sp, #16]
 8005e7c:	2a58      	cmp	r2, #88	@ 0x58
 8005e7e:	d100      	bne.n	8005e82 <_printf_i+0x2e>
 8005e80:	e090      	b.n	8005fa4 <_printf_i+0x150>
 8005e82:	0025      	movs	r5, r4
 8005e84:	3542      	adds	r5, #66	@ 0x42
 8005e86:	702a      	strb	r2, [r5, #0]
 8005e88:	e022      	b.n	8005ed0 <_printf_i+0x7c>
 8005e8a:	0010      	movs	r0, r2
 8005e8c:	3863      	subs	r0, #99	@ 0x63
 8005e8e:	2815      	cmp	r0, #21
 8005e90:	d8f7      	bhi.n	8005e82 <_printf_i+0x2e>
 8005e92:	f7fa f94b 	bl	800012c <__gnu_thumb1_case_shi>
 8005e96:	0016      	.short	0x0016
 8005e98:	fff6001f 	.word	0xfff6001f
 8005e9c:	fff6fff6 	.word	0xfff6fff6
 8005ea0:	001ffff6 	.word	0x001ffff6
 8005ea4:	fff6fff6 	.word	0xfff6fff6
 8005ea8:	fff6fff6 	.word	0xfff6fff6
 8005eac:	003600a1 	.word	0x003600a1
 8005eb0:	fff60080 	.word	0xfff60080
 8005eb4:	00b2fff6 	.word	0x00b2fff6
 8005eb8:	0036fff6 	.word	0x0036fff6
 8005ebc:	fff6fff6 	.word	0xfff6fff6
 8005ec0:	0084      	.short	0x0084
 8005ec2:	0025      	movs	r5, r4
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	3542      	adds	r5, #66	@ 0x42
 8005ec8:	1d11      	adds	r1, r2, #4
 8005eca:	6019      	str	r1, [r3, #0]
 8005ecc:	6813      	ldr	r3, [r2, #0]
 8005ece:	702b      	strb	r3, [r5, #0]
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e0a0      	b.n	8006016 <_printf_i+0x1c2>
 8005ed4:	6818      	ldr	r0, [r3, #0]
 8005ed6:	6809      	ldr	r1, [r1, #0]
 8005ed8:	1d02      	adds	r2, r0, #4
 8005eda:	060d      	lsls	r5, r1, #24
 8005edc:	d50b      	bpl.n	8005ef6 <_printf_i+0xa2>
 8005ede:	6806      	ldr	r6, [r0, #0]
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	2e00      	cmp	r6, #0
 8005ee4:	da03      	bge.n	8005eee <_printf_i+0x9a>
 8005ee6:	232d      	movs	r3, #45	@ 0x2d
 8005ee8:	9a03      	ldr	r2, [sp, #12]
 8005eea:	4276      	negs	r6, r6
 8005eec:	7013      	strb	r3, [r2, #0]
 8005eee:	4b5e      	ldr	r3, [pc, #376]	@ (8006068 <_printf_i+0x214>)
 8005ef0:	270a      	movs	r7, #10
 8005ef2:	9304      	str	r3, [sp, #16]
 8005ef4:	e018      	b.n	8005f28 <_printf_i+0xd4>
 8005ef6:	6806      	ldr	r6, [r0, #0]
 8005ef8:	601a      	str	r2, [r3, #0]
 8005efa:	0649      	lsls	r1, r1, #25
 8005efc:	d5f1      	bpl.n	8005ee2 <_printf_i+0x8e>
 8005efe:	b236      	sxth	r6, r6
 8005f00:	e7ef      	b.n	8005ee2 <_printf_i+0x8e>
 8005f02:	6808      	ldr	r0, [r1, #0]
 8005f04:	6819      	ldr	r1, [r3, #0]
 8005f06:	c940      	ldmia	r1!, {r6}
 8005f08:	0605      	lsls	r5, r0, #24
 8005f0a:	d402      	bmi.n	8005f12 <_printf_i+0xbe>
 8005f0c:	0640      	lsls	r0, r0, #25
 8005f0e:	d500      	bpl.n	8005f12 <_printf_i+0xbe>
 8005f10:	b2b6      	uxth	r6, r6
 8005f12:	6019      	str	r1, [r3, #0]
 8005f14:	4b54      	ldr	r3, [pc, #336]	@ (8006068 <_printf_i+0x214>)
 8005f16:	270a      	movs	r7, #10
 8005f18:	9304      	str	r3, [sp, #16]
 8005f1a:	2a6f      	cmp	r2, #111	@ 0x6f
 8005f1c:	d100      	bne.n	8005f20 <_printf_i+0xcc>
 8005f1e:	3f02      	subs	r7, #2
 8005f20:	0023      	movs	r3, r4
 8005f22:	2200      	movs	r2, #0
 8005f24:	3343      	adds	r3, #67	@ 0x43
 8005f26:	701a      	strb	r2, [r3, #0]
 8005f28:	6863      	ldr	r3, [r4, #4]
 8005f2a:	60a3      	str	r3, [r4, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	db03      	blt.n	8005f38 <_printf_i+0xe4>
 8005f30:	2104      	movs	r1, #4
 8005f32:	6822      	ldr	r2, [r4, #0]
 8005f34:	438a      	bics	r2, r1
 8005f36:	6022      	str	r2, [r4, #0]
 8005f38:	2e00      	cmp	r6, #0
 8005f3a:	d102      	bne.n	8005f42 <_printf_i+0xee>
 8005f3c:	9d03      	ldr	r5, [sp, #12]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00c      	beq.n	8005f5c <_printf_i+0x108>
 8005f42:	9d03      	ldr	r5, [sp, #12]
 8005f44:	0030      	movs	r0, r6
 8005f46:	0039      	movs	r1, r7
 8005f48:	f7fa f980 	bl	800024c <__aeabi_uidivmod>
 8005f4c:	9b04      	ldr	r3, [sp, #16]
 8005f4e:	3d01      	subs	r5, #1
 8005f50:	5c5b      	ldrb	r3, [r3, r1]
 8005f52:	702b      	strb	r3, [r5, #0]
 8005f54:	0033      	movs	r3, r6
 8005f56:	0006      	movs	r6, r0
 8005f58:	429f      	cmp	r7, r3
 8005f5a:	d9f3      	bls.n	8005f44 <_printf_i+0xf0>
 8005f5c:	2f08      	cmp	r7, #8
 8005f5e:	d109      	bne.n	8005f74 <_printf_i+0x120>
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	07db      	lsls	r3, r3, #31
 8005f64:	d506      	bpl.n	8005f74 <_printf_i+0x120>
 8005f66:	6862      	ldr	r2, [r4, #4]
 8005f68:	6923      	ldr	r3, [r4, #16]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	dc02      	bgt.n	8005f74 <_printf_i+0x120>
 8005f6e:	2330      	movs	r3, #48	@ 0x30
 8005f70:	3d01      	subs	r5, #1
 8005f72:	702b      	strb	r3, [r5, #0]
 8005f74:	9b03      	ldr	r3, [sp, #12]
 8005f76:	1b5b      	subs	r3, r3, r5
 8005f78:	6123      	str	r3, [r4, #16]
 8005f7a:	9b07      	ldr	r3, [sp, #28]
 8005f7c:	0021      	movs	r1, r4
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	9805      	ldr	r0, [sp, #20]
 8005f82:	9b06      	ldr	r3, [sp, #24]
 8005f84:	aa09      	add	r2, sp, #36	@ 0x24
 8005f86:	f7ff fef5 	bl	8005d74 <_printf_common>
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d148      	bne.n	8006020 <_printf_i+0x1cc>
 8005f8e:	2001      	movs	r0, #1
 8005f90:	4240      	negs	r0, r0
 8005f92:	b00b      	add	sp, #44	@ 0x2c
 8005f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f96:	2220      	movs	r2, #32
 8005f98:	6809      	ldr	r1, [r1, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	6022      	str	r2, [r4, #0]
 8005f9e:	2278      	movs	r2, #120	@ 0x78
 8005fa0:	4932      	ldr	r1, [pc, #200]	@ (800606c <_printf_i+0x218>)
 8005fa2:	9104      	str	r1, [sp, #16]
 8005fa4:	0021      	movs	r1, r4
 8005fa6:	3145      	adds	r1, #69	@ 0x45
 8005fa8:	700a      	strb	r2, [r1, #0]
 8005faa:	6819      	ldr	r1, [r3, #0]
 8005fac:	6822      	ldr	r2, [r4, #0]
 8005fae:	c940      	ldmia	r1!, {r6}
 8005fb0:	0610      	lsls	r0, r2, #24
 8005fb2:	d402      	bmi.n	8005fba <_printf_i+0x166>
 8005fb4:	0650      	lsls	r0, r2, #25
 8005fb6:	d500      	bpl.n	8005fba <_printf_i+0x166>
 8005fb8:	b2b6      	uxth	r6, r6
 8005fba:	6019      	str	r1, [r3, #0]
 8005fbc:	07d3      	lsls	r3, r2, #31
 8005fbe:	d502      	bpl.n	8005fc6 <_printf_i+0x172>
 8005fc0:	2320      	movs	r3, #32
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	2e00      	cmp	r6, #0
 8005fc8:	d001      	beq.n	8005fce <_printf_i+0x17a>
 8005fca:	2710      	movs	r7, #16
 8005fcc:	e7a8      	b.n	8005f20 <_printf_i+0xcc>
 8005fce:	2220      	movs	r2, #32
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	4393      	bics	r3, r2
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	e7f8      	b.n	8005fca <_printf_i+0x176>
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	680d      	ldr	r5, [r1, #0]
 8005fdc:	1d10      	adds	r0, r2, #4
 8005fde:	6949      	ldr	r1, [r1, #20]
 8005fe0:	6018      	str	r0, [r3, #0]
 8005fe2:	6813      	ldr	r3, [r2, #0]
 8005fe4:	062e      	lsls	r6, r5, #24
 8005fe6:	d501      	bpl.n	8005fec <_printf_i+0x198>
 8005fe8:	6019      	str	r1, [r3, #0]
 8005fea:	e002      	b.n	8005ff2 <_printf_i+0x19e>
 8005fec:	066d      	lsls	r5, r5, #25
 8005fee:	d5fb      	bpl.n	8005fe8 <_printf_i+0x194>
 8005ff0:	8019      	strh	r1, [r3, #0]
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	9d03      	ldr	r5, [sp, #12]
 8005ff6:	6123      	str	r3, [r4, #16]
 8005ff8:	e7bf      	b.n	8005f7a <_printf_i+0x126>
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	1d11      	adds	r1, r2, #4
 8005ffe:	6019      	str	r1, [r3, #0]
 8006000:	6815      	ldr	r5, [r2, #0]
 8006002:	2100      	movs	r1, #0
 8006004:	0028      	movs	r0, r5
 8006006:	6862      	ldr	r2, [r4, #4]
 8006008:	f000 fd07 	bl	8006a1a <memchr>
 800600c:	2800      	cmp	r0, #0
 800600e:	d001      	beq.n	8006014 <_printf_i+0x1c0>
 8006010:	1b40      	subs	r0, r0, r5
 8006012:	6060      	str	r0, [r4, #4]
 8006014:	6863      	ldr	r3, [r4, #4]
 8006016:	6123      	str	r3, [r4, #16]
 8006018:	2300      	movs	r3, #0
 800601a:	9a03      	ldr	r2, [sp, #12]
 800601c:	7013      	strb	r3, [r2, #0]
 800601e:	e7ac      	b.n	8005f7a <_printf_i+0x126>
 8006020:	002a      	movs	r2, r5
 8006022:	6923      	ldr	r3, [r4, #16]
 8006024:	9906      	ldr	r1, [sp, #24]
 8006026:	9805      	ldr	r0, [sp, #20]
 8006028:	9d07      	ldr	r5, [sp, #28]
 800602a:	47a8      	blx	r5
 800602c:	3001      	adds	r0, #1
 800602e:	d0ae      	beq.n	8005f8e <_printf_i+0x13a>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	079b      	lsls	r3, r3, #30
 8006034:	d415      	bmi.n	8006062 <_printf_i+0x20e>
 8006036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006038:	68e0      	ldr	r0, [r4, #12]
 800603a:	4298      	cmp	r0, r3
 800603c:	daa9      	bge.n	8005f92 <_printf_i+0x13e>
 800603e:	0018      	movs	r0, r3
 8006040:	e7a7      	b.n	8005f92 <_printf_i+0x13e>
 8006042:	0022      	movs	r2, r4
 8006044:	2301      	movs	r3, #1
 8006046:	9906      	ldr	r1, [sp, #24]
 8006048:	9805      	ldr	r0, [sp, #20]
 800604a:	9e07      	ldr	r6, [sp, #28]
 800604c:	3219      	adds	r2, #25
 800604e:	47b0      	blx	r6
 8006050:	3001      	adds	r0, #1
 8006052:	d09c      	beq.n	8005f8e <_printf_i+0x13a>
 8006054:	3501      	adds	r5, #1
 8006056:	68e3      	ldr	r3, [r4, #12]
 8006058:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	42ab      	cmp	r3, r5
 800605e:	dcf0      	bgt.n	8006042 <_printf_i+0x1ee>
 8006060:	e7e9      	b.n	8006036 <_printf_i+0x1e2>
 8006062:	2500      	movs	r5, #0
 8006064:	e7f7      	b.n	8006056 <_printf_i+0x202>
 8006066:	46c0      	nop			@ (mov r8, r8)
 8006068:	0800a2a2 	.word	0x0800a2a2
 800606c:	0800a2b3 	.word	0x0800a2b3

08006070 <_scanf_float>:
 8006070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006072:	b08b      	sub	sp, #44	@ 0x2c
 8006074:	0016      	movs	r6, r2
 8006076:	9003      	str	r0, [sp, #12]
 8006078:	22ae      	movs	r2, #174	@ 0xae
 800607a:	2000      	movs	r0, #0
 800607c:	9307      	str	r3, [sp, #28]
 800607e:	688b      	ldr	r3, [r1, #8]
 8006080:	000c      	movs	r4, r1
 8006082:	1e59      	subs	r1, r3, #1
 8006084:	0052      	lsls	r2, r2, #1
 8006086:	9006      	str	r0, [sp, #24]
 8006088:	4291      	cmp	r1, r2
 800608a:	d905      	bls.n	8006098 <_scanf_float+0x28>
 800608c:	3b5e      	subs	r3, #94	@ 0x5e
 800608e:	3bff      	subs	r3, #255	@ 0xff
 8006090:	9306      	str	r3, [sp, #24]
 8006092:	235e      	movs	r3, #94	@ 0x5e
 8006094:	33ff      	adds	r3, #255	@ 0xff
 8006096:	60a3      	str	r3, [r4, #8]
 8006098:	23f0      	movs	r3, #240	@ 0xf0
 800609a:	6822      	ldr	r2, [r4, #0]
 800609c:	00db      	lsls	r3, r3, #3
 800609e:	4313      	orrs	r3, r2
 80060a0:	6023      	str	r3, [r4, #0]
 80060a2:	0023      	movs	r3, r4
 80060a4:	2500      	movs	r5, #0
 80060a6:	331c      	adds	r3, #28
 80060a8:	001f      	movs	r7, r3
 80060aa:	9304      	str	r3, [sp, #16]
 80060ac:	9502      	str	r5, [sp, #8]
 80060ae:	9509      	str	r5, [sp, #36]	@ 0x24
 80060b0:	9508      	str	r5, [sp, #32]
 80060b2:	9501      	str	r5, [sp, #4]
 80060b4:	9505      	str	r5, [sp, #20]
 80060b6:	68a2      	ldr	r2, [r4, #8]
 80060b8:	2a00      	cmp	r2, #0
 80060ba:	d00a      	beq.n	80060d2 <_scanf_float+0x62>
 80060bc:	6833      	ldr	r3, [r6, #0]
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	2b4e      	cmp	r3, #78	@ 0x4e
 80060c2:	d844      	bhi.n	800614e <_scanf_float+0xde>
 80060c4:	0018      	movs	r0, r3
 80060c6:	2b40      	cmp	r3, #64	@ 0x40
 80060c8:	d82c      	bhi.n	8006124 <_scanf_float+0xb4>
 80060ca:	382b      	subs	r0, #43	@ 0x2b
 80060cc:	b2c1      	uxtb	r1, r0
 80060ce:	290e      	cmp	r1, #14
 80060d0:	d92a      	bls.n	8006128 <_scanf_float+0xb8>
 80060d2:	9b01      	ldr	r3, [sp, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d003      	beq.n	80060e0 <_scanf_float+0x70>
 80060d8:	6823      	ldr	r3, [r4, #0]
 80060da:	4aa6      	ldr	r2, [pc, #664]	@ (8006374 <_scanf_float+0x304>)
 80060dc:	4013      	ands	r3, r2
 80060de:	6023      	str	r3, [r4, #0]
 80060e0:	9b02      	ldr	r3, [sp, #8]
 80060e2:	3b01      	subs	r3, #1
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d900      	bls.n	80060ea <_scanf_float+0x7a>
 80060e8:	e0fe      	b.n	80062e8 <_scanf_float+0x278>
 80060ea:	25be      	movs	r5, #190	@ 0xbe
 80060ec:	006d      	lsls	r5, r5, #1
 80060ee:	9b04      	ldr	r3, [sp, #16]
 80060f0:	429f      	cmp	r7, r3
 80060f2:	d900      	bls.n	80060f6 <_scanf_float+0x86>
 80060f4:	e0ee      	b.n	80062d4 <_scanf_float+0x264>
 80060f6:	2001      	movs	r0, #1
 80060f8:	b00b      	add	sp, #44	@ 0x2c
 80060fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060fc:	0018      	movs	r0, r3
 80060fe:	3861      	subs	r0, #97	@ 0x61
 8006100:	280d      	cmp	r0, #13
 8006102:	d8e6      	bhi.n	80060d2 <_scanf_float+0x62>
 8006104:	f7fa f812 	bl	800012c <__gnu_thumb1_case_shi>
 8006108:	ffe50089 	.word	0xffe50089
 800610c:	ffe5ffe5 	.word	0xffe5ffe5
 8006110:	00a700bb 	.word	0x00a700bb
 8006114:	ffe5ffe5 	.word	0xffe5ffe5
 8006118:	ffe5008f 	.word	0xffe5008f
 800611c:	ffe5ffe5 	.word	0xffe5ffe5
 8006120:	006bffe5 	.word	0x006bffe5
 8006124:	3841      	subs	r0, #65	@ 0x41
 8006126:	e7eb      	b.n	8006100 <_scanf_float+0x90>
 8006128:	280e      	cmp	r0, #14
 800612a:	d8d2      	bhi.n	80060d2 <_scanf_float+0x62>
 800612c:	f7f9 fffe 	bl	800012c <__gnu_thumb1_case_shi>
 8006130:	ffd1004f 	.word	0xffd1004f
 8006134:	009d004f 	.word	0x009d004f
 8006138:	0021ffd1 	.word	0x0021ffd1
 800613c:	00410041 	.word	0x00410041
 8006140:	00410041 	.word	0x00410041
 8006144:	00410041 	.word	0x00410041
 8006148:	00410041 	.word	0x00410041
 800614c:	0041      	.short	0x0041
 800614e:	2b6e      	cmp	r3, #110	@ 0x6e
 8006150:	d80a      	bhi.n	8006168 <_scanf_float+0xf8>
 8006152:	2b60      	cmp	r3, #96	@ 0x60
 8006154:	d8d2      	bhi.n	80060fc <_scanf_float+0x8c>
 8006156:	2b54      	cmp	r3, #84	@ 0x54
 8006158:	d100      	bne.n	800615c <_scanf_float+0xec>
 800615a:	e081      	b.n	8006260 <_scanf_float+0x1f0>
 800615c:	2b59      	cmp	r3, #89	@ 0x59
 800615e:	d1b8      	bne.n	80060d2 <_scanf_float+0x62>
 8006160:	2d07      	cmp	r5, #7
 8006162:	d1b6      	bne.n	80060d2 <_scanf_float+0x62>
 8006164:	2508      	movs	r5, #8
 8006166:	e02f      	b.n	80061c8 <_scanf_float+0x158>
 8006168:	2b74      	cmp	r3, #116	@ 0x74
 800616a:	d079      	beq.n	8006260 <_scanf_float+0x1f0>
 800616c:	2b79      	cmp	r3, #121	@ 0x79
 800616e:	d0f7      	beq.n	8006160 <_scanf_float+0xf0>
 8006170:	e7af      	b.n	80060d2 <_scanf_float+0x62>
 8006172:	6821      	ldr	r1, [r4, #0]
 8006174:	05c8      	lsls	r0, r1, #23
 8006176:	d51c      	bpl.n	80061b2 <_scanf_float+0x142>
 8006178:	2380      	movs	r3, #128	@ 0x80
 800617a:	4399      	bics	r1, r3
 800617c:	9b01      	ldr	r3, [sp, #4]
 800617e:	6021      	str	r1, [r4, #0]
 8006180:	3301      	adds	r3, #1
 8006182:	9301      	str	r3, [sp, #4]
 8006184:	9b06      	ldr	r3, [sp, #24]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d003      	beq.n	8006192 <_scanf_float+0x122>
 800618a:	3b01      	subs	r3, #1
 800618c:	3201      	adds	r2, #1
 800618e:	9306      	str	r3, [sp, #24]
 8006190:	60a2      	str	r2, [r4, #8]
 8006192:	68a3      	ldr	r3, [r4, #8]
 8006194:	3b01      	subs	r3, #1
 8006196:	60a3      	str	r3, [r4, #8]
 8006198:	6923      	ldr	r3, [r4, #16]
 800619a:	3301      	adds	r3, #1
 800619c:	6123      	str	r3, [r4, #16]
 800619e:	6873      	ldr	r3, [r6, #4]
 80061a0:	3b01      	subs	r3, #1
 80061a2:	6073      	str	r3, [r6, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dc00      	bgt.n	80061aa <_scanf_float+0x13a>
 80061a8:	e08a      	b.n	80062c0 <_scanf_float+0x250>
 80061aa:	6833      	ldr	r3, [r6, #0]
 80061ac:	3301      	adds	r3, #1
 80061ae:	6033      	str	r3, [r6, #0]
 80061b0:	e781      	b.n	80060b6 <_scanf_float+0x46>
 80061b2:	9a02      	ldr	r2, [sp, #8]
 80061b4:	1951      	adds	r1, r2, r5
 80061b6:	2900      	cmp	r1, #0
 80061b8:	d000      	beq.n	80061bc <_scanf_float+0x14c>
 80061ba:	e78a      	b.n	80060d2 <_scanf_float+0x62>
 80061bc:	000d      	movs	r5, r1
 80061be:	6822      	ldr	r2, [r4, #0]
 80061c0:	486d      	ldr	r0, [pc, #436]	@ (8006378 <_scanf_float+0x308>)
 80061c2:	9102      	str	r1, [sp, #8]
 80061c4:	4002      	ands	r2, r0
 80061c6:	6022      	str	r2, [r4, #0]
 80061c8:	703b      	strb	r3, [r7, #0]
 80061ca:	3701      	adds	r7, #1
 80061cc:	e7e1      	b.n	8006192 <_scanf_float+0x122>
 80061ce:	2180      	movs	r1, #128	@ 0x80
 80061d0:	6822      	ldr	r2, [r4, #0]
 80061d2:	420a      	tst	r2, r1
 80061d4:	d100      	bne.n	80061d8 <_scanf_float+0x168>
 80061d6:	e77c      	b.n	80060d2 <_scanf_float+0x62>
 80061d8:	438a      	bics	r2, r1
 80061da:	6022      	str	r2, [r4, #0]
 80061dc:	e7f4      	b.n	80061c8 <_scanf_float+0x158>
 80061de:	9a02      	ldr	r2, [sp, #8]
 80061e0:	2a00      	cmp	r2, #0
 80061e2:	d10f      	bne.n	8006204 <_scanf_float+0x194>
 80061e4:	9a01      	ldr	r2, [sp, #4]
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	d10f      	bne.n	800620a <_scanf_float+0x19a>
 80061ea:	6822      	ldr	r2, [r4, #0]
 80061ec:	21e0      	movs	r1, #224	@ 0xe0
 80061ee:	0010      	movs	r0, r2
 80061f0:	00c9      	lsls	r1, r1, #3
 80061f2:	4008      	ands	r0, r1
 80061f4:	4288      	cmp	r0, r1
 80061f6:	d108      	bne.n	800620a <_scanf_float+0x19a>
 80061f8:	4960      	ldr	r1, [pc, #384]	@ (800637c <_scanf_float+0x30c>)
 80061fa:	400a      	ands	r2, r1
 80061fc:	6022      	str	r2, [r4, #0]
 80061fe:	2201      	movs	r2, #1
 8006200:	9202      	str	r2, [sp, #8]
 8006202:	e7e1      	b.n	80061c8 <_scanf_float+0x158>
 8006204:	9a02      	ldr	r2, [sp, #8]
 8006206:	2a02      	cmp	r2, #2
 8006208:	d058      	beq.n	80062bc <_scanf_float+0x24c>
 800620a:	2d01      	cmp	r5, #1
 800620c:	d002      	beq.n	8006214 <_scanf_float+0x1a4>
 800620e:	2d04      	cmp	r5, #4
 8006210:	d000      	beq.n	8006214 <_scanf_float+0x1a4>
 8006212:	e75e      	b.n	80060d2 <_scanf_float+0x62>
 8006214:	3501      	adds	r5, #1
 8006216:	b2ed      	uxtb	r5, r5
 8006218:	e7d6      	b.n	80061c8 <_scanf_float+0x158>
 800621a:	9a02      	ldr	r2, [sp, #8]
 800621c:	2a01      	cmp	r2, #1
 800621e:	d000      	beq.n	8006222 <_scanf_float+0x1b2>
 8006220:	e757      	b.n	80060d2 <_scanf_float+0x62>
 8006222:	2202      	movs	r2, #2
 8006224:	e7ec      	b.n	8006200 <_scanf_float+0x190>
 8006226:	2d00      	cmp	r5, #0
 8006228:	d110      	bne.n	800624c <_scanf_float+0x1dc>
 800622a:	9a01      	ldr	r2, [sp, #4]
 800622c:	2a00      	cmp	r2, #0
 800622e:	d000      	beq.n	8006232 <_scanf_float+0x1c2>
 8006230:	e752      	b.n	80060d8 <_scanf_float+0x68>
 8006232:	6822      	ldr	r2, [r4, #0]
 8006234:	21e0      	movs	r1, #224	@ 0xe0
 8006236:	0010      	movs	r0, r2
 8006238:	00c9      	lsls	r1, r1, #3
 800623a:	4008      	ands	r0, r1
 800623c:	4288      	cmp	r0, r1
 800623e:	d000      	beq.n	8006242 <_scanf_float+0x1d2>
 8006240:	e11d      	b.n	800647e <_scanf_float+0x40e>
 8006242:	494e      	ldr	r1, [pc, #312]	@ (800637c <_scanf_float+0x30c>)
 8006244:	3501      	adds	r5, #1
 8006246:	400a      	ands	r2, r1
 8006248:	6022      	str	r2, [r4, #0]
 800624a:	e7bd      	b.n	80061c8 <_scanf_float+0x158>
 800624c:	21fd      	movs	r1, #253	@ 0xfd
 800624e:	1eea      	subs	r2, r5, #3
 8006250:	420a      	tst	r2, r1
 8006252:	d0df      	beq.n	8006214 <_scanf_float+0x1a4>
 8006254:	e73d      	b.n	80060d2 <_scanf_float+0x62>
 8006256:	2d02      	cmp	r5, #2
 8006258:	d000      	beq.n	800625c <_scanf_float+0x1ec>
 800625a:	e73a      	b.n	80060d2 <_scanf_float+0x62>
 800625c:	2503      	movs	r5, #3
 800625e:	e7b3      	b.n	80061c8 <_scanf_float+0x158>
 8006260:	2d06      	cmp	r5, #6
 8006262:	d000      	beq.n	8006266 <_scanf_float+0x1f6>
 8006264:	e735      	b.n	80060d2 <_scanf_float+0x62>
 8006266:	2507      	movs	r5, #7
 8006268:	e7ae      	b.n	80061c8 <_scanf_float+0x158>
 800626a:	6822      	ldr	r2, [r4, #0]
 800626c:	0591      	lsls	r1, r2, #22
 800626e:	d400      	bmi.n	8006272 <_scanf_float+0x202>
 8006270:	e72f      	b.n	80060d2 <_scanf_float+0x62>
 8006272:	4943      	ldr	r1, [pc, #268]	@ (8006380 <_scanf_float+0x310>)
 8006274:	400a      	ands	r2, r1
 8006276:	6022      	str	r2, [r4, #0]
 8006278:	9a01      	ldr	r2, [sp, #4]
 800627a:	9205      	str	r2, [sp, #20]
 800627c:	e7a4      	b.n	80061c8 <_scanf_float+0x158>
 800627e:	21a0      	movs	r1, #160	@ 0xa0
 8006280:	2080      	movs	r0, #128	@ 0x80
 8006282:	6822      	ldr	r2, [r4, #0]
 8006284:	00c9      	lsls	r1, r1, #3
 8006286:	4011      	ands	r1, r2
 8006288:	00c0      	lsls	r0, r0, #3
 800628a:	4281      	cmp	r1, r0
 800628c:	d006      	beq.n	800629c <_scanf_float+0x22c>
 800628e:	4202      	tst	r2, r0
 8006290:	d100      	bne.n	8006294 <_scanf_float+0x224>
 8006292:	e71e      	b.n	80060d2 <_scanf_float+0x62>
 8006294:	9901      	ldr	r1, [sp, #4]
 8006296:	2900      	cmp	r1, #0
 8006298:	d100      	bne.n	800629c <_scanf_float+0x22c>
 800629a:	e0f0      	b.n	800647e <_scanf_float+0x40e>
 800629c:	0591      	lsls	r1, r2, #22
 800629e:	d404      	bmi.n	80062aa <_scanf_float+0x23a>
 80062a0:	9901      	ldr	r1, [sp, #4]
 80062a2:	9805      	ldr	r0, [sp, #20]
 80062a4:	9709      	str	r7, [sp, #36]	@ 0x24
 80062a6:	1a09      	subs	r1, r1, r0
 80062a8:	9108      	str	r1, [sp, #32]
 80062aa:	4934      	ldr	r1, [pc, #208]	@ (800637c <_scanf_float+0x30c>)
 80062ac:	400a      	ands	r2, r1
 80062ae:	21c0      	movs	r1, #192	@ 0xc0
 80062b0:	0049      	lsls	r1, r1, #1
 80062b2:	430a      	orrs	r2, r1
 80062b4:	6022      	str	r2, [r4, #0]
 80062b6:	2200      	movs	r2, #0
 80062b8:	9201      	str	r2, [sp, #4]
 80062ba:	e785      	b.n	80061c8 <_scanf_float+0x158>
 80062bc:	2203      	movs	r2, #3
 80062be:	e79f      	b.n	8006200 <_scanf_float+0x190>
 80062c0:	23c0      	movs	r3, #192	@ 0xc0
 80062c2:	005b      	lsls	r3, r3, #1
 80062c4:	0031      	movs	r1, r6
 80062c6:	58e3      	ldr	r3, [r4, r3]
 80062c8:	9803      	ldr	r0, [sp, #12]
 80062ca:	4798      	blx	r3
 80062cc:	2800      	cmp	r0, #0
 80062ce:	d100      	bne.n	80062d2 <_scanf_float+0x262>
 80062d0:	e6f1      	b.n	80060b6 <_scanf_float+0x46>
 80062d2:	e6fe      	b.n	80060d2 <_scanf_float+0x62>
 80062d4:	3f01      	subs	r7, #1
 80062d6:	5963      	ldr	r3, [r4, r5]
 80062d8:	0032      	movs	r2, r6
 80062da:	7839      	ldrb	r1, [r7, #0]
 80062dc:	9803      	ldr	r0, [sp, #12]
 80062de:	4798      	blx	r3
 80062e0:	6923      	ldr	r3, [r4, #16]
 80062e2:	3b01      	subs	r3, #1
 80062e4:	6123      	str	r3, [r4, #16]
 80062e6:	e702      	b.n	80060ee <_scanf_float+0x7e>
 80062e8:	1e6b      	subs	r3, r5, #1
 80062ea:	2b06      	cmp	r3, #6
 80062ec:	d80e      	bhi.n	800630c <_scanf_float+0x29c>
 80062ee:	9702      	str	r7, [sp, #8]
 80062f0:	2d02      	cmp	r5, #2
 80062f2:	d920      	bls.n	8006336 <_scanf_float+0x2c6>
 80062f4:	1beb      	subs	r3, r5, r7
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	9306      	str	r3, [sp, #24]
 80062fa:	9b02      	ldr	r3, [sp, #8]
 80062fc:	9a06      	ldr	r2, [sp, #24]
 80062fe:	189b      	adds	r3, r3, r2
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b03      	cmp	r3, #3
 8006304:	d127      	bne.n	8006356 <_scanf_float+0x2e6>
 8006306:	3d03      	subs	r5, #3
 8006308:	b2ed      	uxtb	r5, r5
 800630a:	1b7f      	subs	r7, r7, r5
 800630c:	6823      	ldr	r3, [r4, #0]
 800630e:	05da      	lsls	r2, r3, #23
 8006310:	d553      	bpl.n	80063ba <_scanf_float+0x34a>
 8006312:	055b      	lsls	r3, r3, #21
 8006314:	d536      	bpl.n	8006384 <_scanf_float+0x314>
 8006316:	25be      	movs	r5, #190	@ 0xbe
 8006318:	006d      	lsls	r5, r5, #1
 800631a:	9b04      	ldr	r3, [sp, #16]
 800631c:	429f      	cmp	r7, r3
 800631e:	d800      	bhi.n	8006322 <_scanf_float+0x2b2>
 8006320:	e6e9      	b.n	80060f6 <_scanf_float+0x86>
 8006322:	3f01      	subs	r7, #1
 8006324:	5963      	ldr	r3, [r4, r5]
 8006326:	0032      	movs	r2, r6
 8006328:	7839      	ldrb	r1, [r7, #0]
 800632a:	9803      	ldr	r0, [sp, #12]
 800632c:	4798      	blx	r3
 800632e:	6923      	ldr	r3, [r4, #16]
 8006330:	3b01      	subs	r3, #1
 8006332:	6123      	str	r3, [r4, #16]
 8006334:	e7f1      	b.n	800631a <_scanf_float+0x2aa>
 8006336:	25be      	movs	r5, #190	@ 0xbe
 8006338:	006d      	lsls	r5, r5, #1
 800633a:	9b04      	ldr	r3, [sp, #16]
 800633c:	429f      	cmp	r7, r3
 800633e:	d800      	bhi.n	8006342 <_scanf_float+0x2d2>
 8006340:	e6d9      	b.n	80060f6 <_scanf_float+0x86>
 8006342:	3f01      	subs	r7, #1
 8006344:	5963      	ldr	r3, [r4, r5]
 8006346:	0032      	movs	r2, r6
 8006348:	7839      	ldrb	r1, [r7, #0]
 800634a:	9803      	ldr	r0, [sp, #12]
 800634c:	4798      	blx	r3
 800634e:	6923      	ldr	r3, [r4, #16]
 8006350:	3b01      	subs	r3, #1
 8006352:	6123      	str	r3, [r4, #16]
 8006354:	e7f1      	b.n	800633a <_scanf_float+0x2ca>
 8006356:	9b02      	ldr	r3, [sp, #8]
 8006358:	0032      	movs	r2, r6
 800635a:	3b01      	subs	r3, #1
 800635c:	7819      	ldrb	r1, [r3, #0]
 800635e:	9302      	str	r3, [sp, #8]
 8006360:	23be      	movs	r3, #190	@ 0xbe
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	58e3      	ldr	r3, [r4, r3]
 8006366:	9803      	ldr	r0, [sp, #12]
 8006368:	4798      	blx	r3
 800636a:	6923      	ldr	r3, [r4, #16]
 800636c:	3b01      	subs	r3, #1
 800636e:	6123      	str	r3, [r4, #16]
 8006370:	e7c3      	b.n	80062fa <_scanf_float+0x28a>
 8006372:	46c0      	nop			@ (mov r8, r8)
 8006374:	fffffeff 	.word	0xfffffeff
 8006378:	fffffe7f 	.word	0xfffffe7f
 800637c:	fffff87f 	.word	0xfffff87f
 8006380:	fffffd7f 	.word	0xfffffd7f
 8006384:	6923      	ldr	r3, [r4, #16]
 8006386:	1e7d      	subs	r5, r7, #1
 8006388:	7829      	ldrb	r1, [r5, #0]
 800638a:	3b01      	subs	r3, #1
 800638c:	6123      	str	r3, [r4, #16]
 800638e:	2965      	cmp	r1, #101	@ 0x65
 8006390:	d00c      	beq.n	80063ac <_scanf_float+0x33c>
 8006392:	2945      	cmp	r1, #69	@ 0x45
 8006394:	d00a      	beq.n	80063ac <_scanf_float+0x33c>
 8006396:	23be      	movs	r3, #190	@ 0xbe
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	58e3      	ldr	r3, [r4, r3]
 800639c:	0032      	movs	r2, r6
 800639e:	9803      	ldr	r0, [sp, #12]
 80063a0:	4798      	blx	r3
 80063a2:	6923      	ldr	r3, [r4, #16]
 80063a4:	1ebd      	subs	r5, r7, #2
 80063a6:	3b01      	subs	r3, #1
 80063a8:	7829      	ldrb	r1, [r5, #0]
 80063aa:	6123      	str	r3, [r4, #16]
 80063ac:	23be      	movs	r3, #190	@ 0xbe
 80063ae:	005b      	lsls	r3, r3, #1
 80063b0:	0032      	movs	r2, r6
 80063b2:	58e3      	ldr	r3, [r4, r3]
 80063b4:	9803      	ldr	r0, [sp, #12]
 80063b6:	4798      	blx	r3
 80063b8:	002f      	movs	r7, r5
 80063ba:	6821      	ldr	r1, [r4, #0]
 80063bc:	2310      	movs	r3, #16
 80063be:	000a      	movs	r2, r1
 80063c0:	401a      	ands	r2, r3
 80063c2:	4219      	tst	r1, r3
 80063c4:	d001      	beq.n	80063ca <_scanf_float+0x35a>
 80063c6:	2000      	movs	r0, #0
 80063c8:	e696      	b.n	80060f8 <_scanf_float+0x88>
 80063ca:	21c0      	movs	r1, #192	@ 0xc0
 80063cc:	703a      	strb	r2, [r7, #0]
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	00c9      	lsls	r1, r1, #3
 80063d2:	400b      	ands	r3, r1
 80063d4:	2180      	movs	r1, #128	@ 0x80
 80063d6:	00c9      	lsls	r1, r1, #3
 80063d8:	428b      	cmp	r3, r1
 80063da:	d11c      	bne.n	8006416 <_scanf_float+0x3a6>
 80063dc:	9b05      	ldr	r3, [sp, #20]
 80063de:	9a01      	ldr	r2, [sp, #4]
 80063e0:	9905      	ldr	r1, [sp, #20]
 80063e2:	1a9a      	subs	r2, r3, r2
 80063e4:	9b01      	ldr	r3, [sp, #4]
 80063e6:	428b      	cmp	r3, r1
 80063e8:	d121      	bne.n	800642e <_scanf_float+0x3be>
 80063ea:	2200      	movs	r2, #0
 80063ec:	9904      	ldr	r1, [sp, #16]
 80063ee:	9803      	ldr	r0, [sp, #12]
 80063f0:	f002 fd7e 	bl	8008ef0 <_strtod_r>
 80063f4:	9b07      	ldr	r3, [sp, #28]
 80063f6:	6822      	ldr	r2, [r4, #0]
 80063f8:	0006      	movs	r6, r0
 80063fa:	000f      	movs	r7, r1
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	0791      	lsls	r1, r2, #30
 8006400:	d522      	bpl.n	8006448 <_scanf_float+0x3d8>
 8006402:	9907      	ldr	r1, [sp, #28]
 8006404:	1d1a      	adds	r2, r3, #4
 8006406:	600a      	str	r2, [r1, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	601e      	str	r6, [r3, #0]
 800640c:	605f      	str	r7, [r3, #4]
 800640e:	68e3      	ldr	r3, [r4, #12]
 8006410:	3301      	adds	r3, #1
 8006412:	60e3      	str	r3, [r4, #12]
 8006414:	e7d7      	b.n	80063c6 <_scanf_float+0x356>
 8006416:	9b08      	ldr	r3, [sp, #32]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0e6      	beq.n	80063ea <_scanf_float+0x37a>
 800641c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800641e:	9803      	ldr	r0, [sp, #12]
 8006420:	1c59      	adds	r1, r3, #1
 8006422:	230a      	movs	r3, #10
 8006424:	f002 fdf6 	bl	8009014 <_strtol_r>
 8006428:	9b08      	ldr	r3, [sp, #32]
 800642a:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800642c:	1ac2      	subs	r2, r0, r3
 800642e:	0023      	movs	r3, r4
 8006430:	3370      	adds	r3, #112	@ 0x70
 8006432:	33ff      	adds	r3, #255	@ 0xff
 8006434:	429f      	cmp	r7, r3
 8006436:	d302      	bcc.n	800643e <_scanf_float+0x3ce>
 8006438:	0027      	movs	r7, r4
 800643a:	376f      	adds	r7, #111	@ 0x6f
 800643c:	37ff      	adds	r7, #255	@ 0xff
 800643e:	0038      	movs	r0, r7
 8006440:	4910      	ldr	r1, [pc, #64]	@ (8006484 <_scanf_float+0x414>)
 8006442:	f000 f957 	bl	80066f4 <siprintf>
 8006446:	e7d0      	b.n	80063ea <_scanf_float+0x37a>
 8006448:	1d19      	adds	r1, r3, #4
 800644a:	0752      	lsls	r2, r2, #29
 800644c:	d502      	bpl.n	8006454 <_scanf_float+0x3e4>
 800644e:	9a07      	ldr	r2, [sp, #28]
 8006450:	6011      	str	r1, [r2, #0]
 8006452:	e7d9      	b.n	8006408 <_scanf_float+0x398>
 8006454:	9a07      	ldr	r2, [sp, #28]
 8006456:	0030      	movs	r0, r6
 8006458:	6011      	str	r1, [r2, #0]
 800645a:	681d      	ldr	r5, [r3, #0]
 800645c:	0032      	movs	r2, r6
 800645e:	003b      	movs	r3, r7
 8006460:	0039      	movs	r1, r7
 8006462:	f7fc f8f3 	bl	800264c <__aeabi_dcmpun>
 8006466:	2800      	cmp	r0, #0
 8006468:	d004      	beq.n	8006474 <_scanf_float+0x404>
 800646a:	4807      	ldr	r0, [pc, #28]	@ (8006488 <_scanf_float+0x418>)
 800646c:	f000 fae0 	bl	8006a30 <nanf>
 8006470:	6028      	str	r0, [r5, #0]
 8006472:	e7cc      	b.n	800640e <_scanf_float+0x39e>
 8006474:	0030      	movs	r0, r6
 8006476:	0039      	movs	r1, r7
 8006478:	f7fc f9e0 	bl	800283c <__aeabi_d2f>
 800647c:	e7f8      	b.n	8006470 <_scanf_float+0x400>
 800647e:	2300      	movs	r3, #0
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	e62d      	b.n	80060e0 <_scanf_float+0x70>
 8006484:	0800a2c4 	.word	0x0800a2c4
 8006488:	0800a65d 	.word	0x0800a65d

0800648c <std>:
 800648c:	2300      	movs	r3, #0
 800648e:	b510      	push	{r4, lr}
 8006490:	0004      	movs	r4, r0
 8006492:	6003      	str	r3, [r0, #0]
 8006494:	6043      	str	r3, [r0, #4]
 8006496:	6083      	str	r3, [r0, #8]
 8006498:	8181      	strh	r1, [r0, #12]
 800649a:	6643      	str	r3, [r0, #100]	@ 0x64
 800649c:	81c2      	strh	r2, [r0, #14]
 800649e:	6103      	str	r3, [r0, #16]
 80064a0:	6143      	str	r3, [r0, #20]
 80064a2:	6183      	str	r3, [r0, #24]
 80064a4:	0019      	movs	r1, r3
 80064a6:	2208      	movs	r2, #8
 80064a8:	305c      	adds	r0, #92	@ 0x5c
 80064aa:	f000 fa2f 	bl	800690c <memset>
 80064ae:	4b0b      	ldr	r3, [pc, #44]	@ (80064dc <std+0x50>)
 80064b0:	6224      	str	r4, [r4, #32]
 80064b2:	6263      	str	r3, [r4, #36]	@ 0x24
 80064b4:	4b0a      	ldr	r3, [pc, #40]	@ (80064e0 <std+0x54>)
 80064b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80064b8:	4b0a      	ldr	r3, [pc, #40]	@ (80064e4 <std+0x58>)
 80064ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80064bc:	4b0a      	ldr	r3, [pc, #40]	@ (80064e8 <std+0x5c>)
 80064be:	6323      	str	r3, [r4, #48]	@ 0x30
 80064c0:	4b0a      	ldr	r3, [pc, #40]	@ (80064ec <std+0x60>)
 80064c2:	429c      	cmp	r4, r3
 80064c4:	d005      	beq.n	80064d2 <std+0x46>
 80064c6:	4b0a      	ldr	r3, [pc, #40]	@ (80064f0 <std+0x64>)
 80064c8:	429c      	cmp	r4, r3
 80064ca:	d002      	beq.n	80064d2 <std+0x46>
 80064cc:	4b09      	ldr	r3, [pc, #36]	@ (80064f4 <std+0x68>)
 80064ce:	429c      	cmp	r4, r3
 80064d0:	d103      	bne.n	80064da <std+0x4e>
 80064d2:	0020      	movs	r0, r4
 80064d4:	3058      	adds	r0, #88	@ 0x58
 80064d6:	f000 fa9d 	bl	8006a14 <__retarget_lock_init_recursive>
 80064da:	bd10      	pop	{r4, pc}
 80064dc:	08006735 	.word	0x08006735
 80064e0:	0800675d 	.word	0x0800675d
 80064e4:	08006795 	.word	0x08006795
 80064e8:	080067c1 	.word	0x080067c1
 80064ec:	200002c0 	.word	0x200002c0
 80064f0:	20000328 	.word	0x20000328
 80064f4:	20000390 	.word	0x20000390

080064f8 <stdio_exit_handler>:
 80064f8:	b510      	push	{r4, lr}
 80064fa:	4a03      	ldr	r2, [pc, #12]	@ (8006508 <stdio_exit_handler+0x10>)
 80064fc:	4903      	ldr	r1, [pc, #12]	@ (800650c <stdio_exit_handler+0x14>)
 80064fe:	4804      	ldr	r0, [pc, #16]	@ (8006510 <stdio_exit_handler+0x18>)
 8006500:	f000 f86c 	bl	80065dc <_fwalk_sglue>
 8006504:	bd10      	pop	{r4, pc}
 8006506:	46c0      	nop			@ (mov r8, r8)
 8006508:	2000000c 	.word	0x2000000c
 800650c:	0800966d 	.word	0x0800966d
 8006510:	2000001c 	.word	0x2000001c

08006514 <cleanup_stdio>:
 8006514:	6841      	ldr	r1, [r0, #4]
 8006516:	4b0b      	ldr	r3, [pc, #44]	@ (8006544 <cleanup_stdio+0x30>)
 8006518:	b510      	push	{r4, lr}
 800651a:	0004      	movs	r4, r0
 800651c:	4299      	cmp	r1, r3
 800651e:	d001      	beq.n	8006524 <cleanup_stdio+0x10>
 8006520:	f003 f8a4 	bl	800966c <_fflush_r>
 8006524:	68a1      	ldr	r1, [r4, #8]
 8006526:	4b08      	ldr	r3, [pc, #32]	@ (8006548 <cleanup_stdio+0x34>)
 8006528:	4299      	cmp	r1, r3
 800652a:	d002      	beq.n	8006532 <cleanup_stdio+0x1e>
 800652c:	0020      	movs	r0, r4
 800652e:	f003 f89d 	bl	800966c <_fflush_r>
 8006532:	68e1      	ldr	r1, [r4, #12]
 8006534:	4b05      	ldr	r3, [pc, #20]	@ (800654c <cleanup_stdio+0x38>)
 8006536:	4299      	cmp	r1, r3
 8006538:	d002      	beq.n	8006540 <cleanup_stdio+0x2c>
 800653a:	0020      	movs	r0, r4
 800653c:	f003 f896 	bl	800966c <_fflush_r>
 8006540:	bd10      	pop	{r4, pc}
 8006542:	46c0      	nop			@ (mov r8, r8)
 8006544:	200002c0 	.word	0x200002c0
 8006548:	20000328 	.word	0x20000328
 800654c:	20000390 	.word	0x20000390

08006550 <global_stdio_init.part.0>:
 8006550:	b510      	push	{r4, lr}
 8006552:	4b09      	ldr	r3, [pc, #36]	@ (8006578 <global_stdio_init.part.0+0x28>)
 8006554:	4a09      	ldr	r2, [pc, #36]	@ (800657c <global_stdio_init.part.0+0x2c>)
 8006556:	2104      	movs	r1, #4
 8006558:	601a      	str	r2, [r3, #0]
 800655a:	4809      	ldr	r0, [pc, #36]	@ (8006580 <global_stdio_init.part.0+0x30>)
 800655c:	2200      	movs	r2, #0
 800655e:	f7ff ff95 	bl	800648c <std>
 8006562:	2201      	movs	r2, #1
 8006564:	2109      	movs	r1, #9
 8006566:	4807      	ldr	r0, [pc, #28]	@ (8006584 <global_stdio_init.part.0+0x34>)
 8006568:	f7ff ff90 	bl	800648c <std>
 800656c:	2202      	movs	r2, #2
 800656e:	2112      	movs	r1, #18
 8006570:	4805      	ldr	r0, [pc, #20]	@ (8006588 <global_stdio_init.part.0+0x38>)
 8006572:	f7ff ff8b 	bl	800648c <std>
 8006576:	bd10      	pop	{r4, pc}
 8006578:	200003f8 	.word	0x200003f8
 800657c:	080064f9 	.word	0x080064f9
 8006580:	200002c0 	.word	0x200002c0
 8006584:	20000328 	.word	0x20000328
 8006588:	20000390 	.word	0x20000390

0800658c <__sfp_lock_acquire>:
 800658c:	b510      	push	{r4, lr}
 800658e:	4802      	ldr	r0, [pc, #8]	@ (8006598 <__sfp_lock_acquire+0xc>)
 8006590:	f000 fa41 	bl	8006a16 <__retarget_lock_acquire_recursive>
 8006594:	bd10      	pop	{r4, pc}
 8006596:	46c0      	nop			@ (mov r8, r8)
 8006598:	20000401 	.word	0x20000401

0800659c <__sfp_lock_release>:
 800659c:	b510      	push	{r4, lr}
 800659e:	4802      	ldr	r0, [pc, #8]	@ (80065a8 <__sfp_lock_release+0xc>)
 80065a0:	f000 fa3a 	bl	8006a18 <__retarget_lock_release_recursive>
 80065a4:	bd10      	pop	{r4, pc}
 80065a6:	46c0      	nop			@ (mov r8, r8)
 80065a8:	20000401 	.word	0x20000401

080065ac <__sinit>:
 80065ac:	b510      	push	{r4, lr}
 80065ae:	0004      	movs	r4, r0
 80065b0:	f7ff ffec 	bl	800658c <__sfp_lock_acquire>
 80065b4:	6a23      	ldr	r3, [r4, #32]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d002      	beq.n	80065c0 <__sinit+0x14>
 80065ba:	f7ff ffef 	bl	800659c <__sfp_lock_release>
 80065be:	bd10      	pop	{r4, pc}
 80065c0:	4b04      	ldr	r3, [pc, #16]	@ (80065d4 <__sinit+0x28>)
 80065c2:	6223      	str	r3, [r4, #32]
 80065c4:	4b04      	ldr	r3, [pc, #16]	@ (80065d8 <__sinit+0x2c>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1f6      	bne.n	80065ba <__sinit+0xe>
 80065cc:	f7ff ffc0 	bl	8006550 <global_stdio_init.part.0>
 80065d0:	e7f3      	b.n	80065ba <__sinit+0xe>
 80065d2:	46c0      	nop			@ (mov r8, r8)
 80065d4:	08006515 	.word	0x08006515
 80065d8:	200003f8 	.word	0x200003f8

080065dc <_fwalk_sglue>:
 80065dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065de:	0014      	movs	r4, r2
 80065e0:	2600      	movs	r6, #0
 80065e2:	9000      	str	r0, [sp, #0]
 80065e4:	9101      	str	r1, [sp, #4]
 80065e6:	68a5      	ldr	r5, [r4, #8]
 80065e8:	6867      	ldr	r7, [r4, #4]
 80065ea:	3f01      	subs	r7, #1
 80065ec:	d504      	bpl.n	80065f8 <_fwalk_sglue+0x1c>
 80065ee:	6824      	ldr	r4, [r4, #0]
 80065f0:	2c00      	cmp	r4, #0
 80065f2:	d1f8      	bne.n	80065e6 <_fwalk_sglue+0xa>
 80065f4:	0030      	movs	r0, r6
 80065f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80065f8:	89ab      	ldrh	r3, [r5, #12]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d908      	bls.n	8006610 <_fwalk_sglue+0x34>
 80065fe:	220e      	movs	r2, #14
 8006600:	5eab      	ldrsh	r3, [r5, r2]
 8006602:	3301      	adds	r3, #1
 8006604:	d004      	beq.n	8006610 <_fwalk_sglue+0x34>
 8006606:	0029      	movs	r1, r5
 8006608:	9800      	ldr	r0, [sp, #0]
 800660a:	9b01      	ldr	r3, [sp, #4]
 800660c:	4798      	blx	r3
 800660e:	4306      	orrs	r6, r0
 8006610:	3568      	adds	r5, #104	@ 0x68
 8006612:	e7ea      	b.n	80065ea <_fwalk_sglue+0xe>

08006614 <iprintf>:
 8006614:	b40f      	push	{r0, r1, r2, r3}
 8006616:	b507      	push	{r0, r1, r2, lr}
 8006618:	4905      	ldr	r1, [pc, #20]	@ (8006630 <iprintf+0x1c>)
 800661a:	ab04      	add	r3, sp, #16
 800661c:	6808      	ldr	r0, [r1, #0]
 800661e:	cb04      	ldmia	r3!, {r2}
 8006620:	6881      	ldr	r1, [r0, #8]
 8006622:	9301      	str	r3, [sp, #4]
 8006624:	f002 fe80 	bl	8009328 <_vfiprintf_r>
 8006628:	b003      	add	sp, #12
 800662a:	bc08      	pop	{r3}
 800662c:	b004      	add	sp, #16
 800662e:	4718      	bx	r3
 8006630:	20000018 	.word	0x20000018

08006634 <_puts_r>:
 8006634:	6a03      	ldr	r3, [r0, #32]
 8006636:	b570      	push	{r4, r5, r6, lr}
 8006638:	0005      	movs	r5, r0
 800663a:	000e      	movs	r6, r1
 800663c:	6884      	ldr	r4, [r0, #8]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d101      	bne.n	8006646 <_puts_r+0x12>
 8006642:	f7ff ffb3 	bl	80065ac <__sinit>
 8006646:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006648:	07db      	lsls	r3, r3, #31
 800664a:	d405      	bmi.n	8006658 <_puts_r+0x24>
 800664c:	89a3      	ldrh	r3, [r4, #12]
 800664e:	059b      	lsls	r3, r3, #22
 8006650:	d402      	bmi.n	8006658 <_puts_r+0x24>
 8006652:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006654:	f000 f9df 	bl	8006a16 <__retarget_lock_acquire_recursive>
 8006658:	89a3      	ldrh	r3, [r4, #12]
 800665a:	071b      	lsls	r3, r3, #28
 800665c:	d502      	bpl.n	8006664 <_puts_r+0x30>
 800665e:	6923      	ldr	r3, [r4, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d11f      	bne.n	80066a4 <_puts_r+0x70>
 8006664:	0021      	movs	r1, r4
 8006666:	0028      	movs	r0, r5
 8006668:	f000 f8f2 	bl	8006850 <__swsetup_r>
 800666c:	2800      	cmp	r0, #0
 800666e:	d019      	beq.n	80066a4 <_puts_r+0x70>
 8006670:	2501      	movs	r5, #1
 8006672:	426d      	negs	r5, r5
 8006674:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006676:	07db      	lsls	r3, r3, #31
 8006678:	d405      	bmi.n	8006686 <_puts_r+0x52>
 800667a:	89a3      	ldrh	r3, [r4, #12]
 800667c:	059b      	lsls	r3, r3, #22
 800667e:	d402      	bmi.n	8006686 <_puts_r+0x52>
 8006680:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006682:	f000 f9c9 	bl	8006a18 <__retarget_lock_release_recursive>
 8006686:	0028      	movs	r0, r5
 8006688:	bd70      	pop	{r4, r5, r6, pc}
 800668a:	3601      	adds	r6, #1
 800668c:	60a3      	str	r3, [r4, #8]
 800668e:	2b00      	cmp	r3, #0
 8006690:	da04      	bge.n	800669c <_puts_r+0x68>
 8006692:	69a2      	ldr	r2, [r4, #24]
 8006694:	429a      	cmp	r2, r3
 8006696:	dc16      	bgt.n	80066c6 <_puts_r+0x92>
 8006698:	290a      	cmp	r1, #10
 800669a:	d014      	beq.n	80066c6 <_puts_r+0x92>
 800669c:	6823      	ldr	r3, [r4, #0]
 800669e:	1c5a      	adds	r2, r3, #1
 80066a0:	6022      	str	r2, [r4, #0]
 80066a2:	7019      	strb	r1, [r3, #0]
 80066a4:	68a3      	ldr	r3, [r4, #8]
 80066a6:	7831      	ldrb	r1, [r6, #0]
 80066a8:	3b01      	subs	r3, #1
 80066aa:	2900      	cmp	r1, #0
 80066ac:	d1ed      	bne.n	800668a <_puts_r+0x56>
 80066ae:	60a3      	str	r3, [r4, #8]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	da0f      	bge.n	80066d4 <_puts_r+0xa0>
 80066b4:	0022      	movs	r2, r4
 80066b6:	0028      	movs	r0, r5
 80066b8:	310a      	adds	r1, #10
 80066ba:	f000 f887 	bl	80067cc <__swbuf_r>
 80066be:	3001      	adds	r0, #1
 80066c0:	d0d6      	beq.n	8006670 <_puts_r+0x3c>
 80066c2:	250a      	movs	r5, #10
 80066c4:	e7d6      	b.n	8006674 <_puts_r+0x40>
 80066c6:	0022      	movs	r2, r4
 80066c8:	0028      	movs	r0, r5
 80066ca:	f000 f87f 	bl	80067cc <__swbuf_r>
 80066ce:	3001      	adds	r0, #1
 80066d0:	d1e8      	bne.n	80066a4 <_puts_r+0x70>
 80066d2:	e7cd      	b.n	8006670 <_puts_r+0x3c>
 80066d4:	6823      	ldr	r3, [r4, #0]
 80066d6:	1c5a      	adds	r2, r3, #1
 80066d8:	6022      	str	r2, [r4, #0]
 80066da:	220a      	movs	r2, #10
 80066dc:	701a      	strb	r2, [r3, #0]
 80066de:	e7f0      	b.n	80066c2 <_puts_r+0x8e>

080066e0 <puts>:
 80066e0:	b510      	push	{r4, lr}
 80066e2:	4b03      	ldr	r3, [pc, #12]	@ (80066f0 <puts+0x10>)
 80066e4:	0001      	movs	r1, r0
 80066e6:	6818      	ldr	r0, [r3, #0]
 80066e8:	f7ff ffa4 	bl	8006634 <_puts_r>
 80066ec:	bd10      	pop	{r4, pc}
 80066ee:	46c0      	nop			@ (mov r8, r8)
 80066f0:	20000018 	.word	0x20000018

080066f4 <siprintf>:
 80066f4:	b40e      	push	{r1, r2, r3}
 80066f6:	b500      	push	{lr}
 80066f8:	490b      	ldr	r1, [pc, #44]	@ (8006728 <siprintf+0x34>)
 80066fa:	b09c      	sub	sp, #112	@ 0x70
 80066fc:	ab1d      	add	r3, sp, #116	@ 0x74
 80066fe:	9002      	str	r0, [sp, #8]
 8006700:	9006      	str	r0, [sp, #24]
 8006702:	9107      	str	r1, [sp, #28]
 8006704:	9104      	str	r1, [sp, #16]
 8006706:	4809      	ldr	r0, [pc, #36]	@ (800672c <siprintf+0x38>)
 8006708:	4909      	ldr	r1, [pc, #36]	@ (8006730 <siprintf+0x3c>)
 800670a:	cb04      	ldmia	r3!, {r2}
 800670c:	9105      	str	r1, [sp, #20]
 800670e:	6800      	ldr	r0, [r0, #0]
 8006710:	a902      	add	r1, sp, #8
 8006712:	9301      	str	r3, [sp, #4]
 8006714:	f002 fce2 	bl	80090dc <_svfiprintf_r>
 8006718:	2200      	movs	r2, #0
 800671a:	9b02      	ldr	r3, [sp, #8]
 800671c:	701a      	strb	r2, [r3, #0]
 800671e:	b01c      	add	sp, #112	@ 0x70
 8006720:	bc08      	pop	{r3}
 8006722:	b003      	add	sp, #12
 8006724:	4718      	bx	r3
 8006726:	46c0      	nop			@ (mov r8, r8)
 8006728:	7fffffff 	.word	0x7fffffff
 800672c:	20000018 	.word	0x20000018
 8006730:	ffff0208 	.word	0xffff0208

08006734 <__sread>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	000c      	movs	r4, r1
 8006738:	250e      	movs	r5, #14
 800673a:	5f49      	ldrsh	r1, [r1, r5]
 800673c:	f000 f918 	bl	8006970 <_read_r>
 8006740:	2800      	cmp	r0, #0
 8006742:	db03      	blt.n	800674c <__sread+0x18>
 8006744:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006746:	181b      	adds	r3, r3, r0
 8006748:	6563      	str	r3, [r4, #84]	@ 0x54
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	89a3      	ldrh	r3, [r4, #12]
 800674e:	4a02      	ldr	r2, [pc, #8]	@ (8006758 <__sread+0x24>)
 8006750:	4013      	ands	r3, r2
 8006752:	81a3      	strh	r3, [r4, #12]
 8006754:	e7f9      	b.n	800674a <__sread+0x16>
 8006756:	46c0      	nop			@ (mov r8, r8)
 8006758:	ffffefff 	.word	0xffffefff

0800675c <__swrite>:
 800675c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675e:	001f      	movs	r7, r3
 8006760:	898b      	ldrh	r3, [r1, #12]
 8006762:	0005      	movs	r5, r0
 8006764:	000c      	movs	r4, r1
 8006766:	0016      	movs	r6, r2
 8006768:	05db      	lsls	r3, r3, #23
 800676a:	d505      	bpl.n	8006778 <__swrite+0x1c>
 800676c:	230e      	movs	r3, #14
 800676e:	5ec9      	ldrsh	r1, [r1, r3]
 8006770:	2200      	movs	r2, #0
 8006772:	2302      	movs	r3, #2
 8006774:	f000 f8e8 	bl	8006948 <_lseek_r>
 8006778:	89a3      	ldrh	r3, [r4, #12]
 800677a:	4a05      	ldr	r2, [pc, #20]	@ (8006790 <__swrite+0x34>)
 800677c:	0028      	movs	r0, r5
 800677e:	4013      	ands	r3, r2
 8006780:	81a3      	strh	r3, [r4, #12]
 8006782:	0032      	movs	r2, r6
 8006784:	230e      	movs	r3, #14
 8006786:	5ee1      	ldrsh	r1, [r4, r3]
 8006788:	003b      	movs	r3, r7
 800678a:	f000 f905 	bl	8006998 <_write_r>
 800678e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006790:	ffffefff 	.word	0xffffefff

08006794 <__sseek>:
 8006794:	b570      	push	{r4, r5, r6, lr}
 8006796:	000c      	movs	r4, r1
 8006798:	250e      	movs	r5, #14
 800679a:	5f49      	ldrsh	r1, [r1, r5]
 800679c:	f000 f8d4 	bl	8006948 <_lseek_r>
 80067a0:	89a3      	ldrh	r3, [r4, #12]
 80067a2:	1c42      	adds	r2, r0, #1
 80067a4:	d103      	bne.n	80067ae <__sseek+0x1a>
 80067a6:	4a05      	ldr	r2, [pc, #20]	@ (80067bc <__sseek+0x28>)
 80067a8:	4013      	ands	r3, r2
 80067aa:	81a3      	strh	r3, [r4, #12]
 80067ac:	bd70      	pop	{r4, r5, r6, pc}
 80067ae:	2280      	movs	r2, #128	@ 0x80
 80067b0:	0152      	lsls	r2, r2, #5
 80067b2:	4313      	orrs	r3, r2
 80067b4:	81a3      	strh	r3, [r4, #12]
 80067b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80067b8:	e7f8      	b.n	80067ac <__sseek+0x18>
 80067ba:	46c0      	nop			@ (mov r8, r8)
 80067bc:	ffffefff 	.word	0xffffefff

080067c0 <__sclose>:
 80067c0:	b510      	push	{r4, lr}
 80067c2:	230e      	movs	r3, #14
 80067c4:	5ec9      	ldrsh	r1, [r1, r3]
 80067c6:	f000 f8ad 	bl	8006924 <_close_r>
 80067ca:	bd10      	pop	{r4, pc}

080067cc <__swbuf_r>:
 80067cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ce:	0006      	movs	r6, r0
 80067d0:	000d      	movs	r5, r1
 80067d2:	0014      	movs	r4, r2
 80067d4:	2800      	cmp	r0, #0
 80067d6:	d004      	beq.n	80067e2 <__swbuf_r+0x16>
 80067d8:	6a03      	ldr	r3, [r0, #32]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <__swbuf_r+0x16>
 80067de:	f7ff fee5 	bl	80065ac <__sinit>
 80067e2:	69a3      	ldr	r3, [r4, #24]
 80067e4:	60a3      	str	r3, [r4, #8]
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	071b      	lsls	r3, r3, #28
 80067ea:	d502      	bpl.n	80067f2 <__swbuf_r+0x26>
 80067ec:	6923      	ldr	r3, [r4, #16]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d109      	bne.n	8006806 <__swbuf_r+0x3a>
 80067f2:	0021      	movs	r1, r4
 80067f4:	0030      	movs	r0, r6
 80067f6:	f000 f82b 	bl	8006850 <__swsetup_r>
 80067fa:	2800      	cmp	r0, #0
 80067fc:	d003      	beq.n	8006806 <__swbuf_r+0x3a>
 80067fe:	2501      	movs	r5, #1
 8006800:	426d      	negs	r5, r5
 8006802:	0028      	movs	r0, r5
 8006804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006806:	6923      	ldr	r3, [r4, #16]
 8006808:	6820      	ldr	r0, [r4, #0]
 800680a:	b2ef      	uxtb	r7, r5
 800680c:	1ac0      	subs	r0, r0, r3
 800680e:	6963      	ldr	r3, [r4, #20]
 8006810:	b2ed      	uxtb	r5, r5
 8006812:	4283      	cmp	r3, r0
 8006814:	dc05      	bgt.n	8006822 <__swbuf_r+0x56>
 8006816:	0021      	movs	r1, r4
 8006818:	0030      	movs	r0, r6
 800681a:	f002 ff27 	bl	800966c <_fflush_r>
 800681e:	2800      	cmp	r0, #0
 8006820:	d1ed      	bne.n	80067fe <__swbuf_r+0x32>
 8006822:	68a3      	ldr	r3, [r4, #8]
 8006824:	3001      	adds	r0, #1
 8006826:	3b01      	subs	r3, #1
 8006828:	60a3      	str	r3, [r4, #8]
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	1c5a      	adds	r2, r3, #1
 800682e:	6022      	str	r2, [r4, #0]
 8006830:	701f      	strb	r7, [r3, #0]
 8006832:	6963      	ldr	r3, [r4, #20]
 8006834:	4283      	cmp	r3, r0
 8006836:	d004      	beq.n	8006842 <__swbuf_r+0x76>
 8006838:	89a3      	ldrh	r3, [r4, #12]
 800683a:	07db      	lsls	r3, r3, #31
 800683c:	d5e1      	bpl.n	8006802 <__swbuf_r+0x36>
 800683e:	2d0a      	cmp	r5, #10
 8006840:	d1df      	bne.n	8006802 <__swbuf_r+0x36>
 8006842:	0021      	movs	r1, r4
 8006844:	0030      	movs	r0, r6
 8006846:	f002 ff11 	bl	800966c <_fflush_r>
 800684a:	2800      	cmp	r0, #0
 800684c:	d0d9      	beq.n	8006802 <__swbuf_r+0x36>
 800684e:	e7d6      	b.n	80067fe <__swbuf_r+0x32>

08006850 <__swsetup_r>:
 8006850:	4b2d      	ldr	r3, [pc, #180]	@ (8006908 <__swsetup_r+0xb8>)
 8006852:	b570      	push	{r4, r5, r6, lr}
 8006854:	0005      	movs	r5, r0
 8006856:	6818      	ldr	r0, [r3, #0]
 8006858:	000c      	movs	r4, r1
 800685a:	2800      	cmp	r0, #0
 800685c:	d004      	beq.n	8006868 <__swsetup_r+0x18>
 800685e:	6a03      	ldr	r3, [r0, #32]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d101      	bne.n	8006868 <__swsetup_r+0x18>
 8006864:	f7ff fea2 	bl	80065ac <__sinit>
 8006868:	230c      	movs	r3, #12
 800686a:	5ee2      	ldrsh	r2, [r4, r3]
 800686c:	0713      	lsls	r3, r2, #28
 800686e:	d423      	bmi.n	80068b8 <__swsetup_r+0x68>
 8006870:	06d3      	lsls	r3, r2, #27
 8006872:	d407      	bmi.n	8006884 <__swsetup_r+0x34>
 8006874:	2309      	movs	r3, #9
 8006876:	602b      	str	r3, [r5, #0]
 8006878:	2340      	movs	r3, #64	@ 0x40
 800687a:	2001      	movs	r0, #1
 800687c:	4313      	orrs	r3, r2
 800687e:	81a3      	strh	r3, [r4, #12]
 8006880:	4240      	negs	r0, r0
 8006882:	e03a      	b.n	80068fa <__swsetup_r+0xaa>
 8006884:	0752      	lsls	r2, r2, #29
 8006886:	d513      	bpl.n	80068b0 <__swsetup_r+0x60>
 8006888:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800688a:	2900      	cmp	r1, #0
 800688c:	d008      	beq.n	80068a0 <__swsetup_r+0x50>
 800688e:	0023      	movs	r3, r4
 8006890:	3344      	adds	r3, #68	@ 0x44
 8006892:	4299      	cmp	r1, r3
 8006894:	d002      	beq.n	800689c <__swsetup_r+0x4c>
 8006896:	0028      	movs	r0, r5
 8006898:	f000 ff50 	bl	800773c <_free_r>
 800689c:	2300      	movs	r3, #0
 800689e:	6363      	str	r3, [r4, #52]	@ 0x34
 80068a0:	2224      	movs	r2, #36	@ 0x24
 80068a2:	89a3      	ldrh	r3, [r4, #12]
 80068a4:	4393      	bics	r3, r2
 80068a6:	81a3      	strh	r3, [r4, #12]
 80068a8:	2300      	movs	r3, #0
 80068aa:	6063      	str	r3, [r4, #4]
 80068ac:	6923      	ldr	r3, [r4, #16]
 80068ae:	6023      	str	r3, [r4, #0]
 80068b0:	2308      	movs	r3, #8
 80068b2:	89a2      	ldrh	r2, [r4, #12]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	81a3      	strh	r3, [r4, #12]
 80068b8:	6923      	ldr	r3, [r4, #16]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d10b      	bne.n	80068d6 <__swsetup_r+0x86>
 80068be:	21a0      	movs	r1, #160	@ 0xa0
 80068c0:	2280      	movs	r2, #128	@ 0x80
 80068c2:	89a3      	ldrh	r3, [r4, #12]
 80068c4:	0089      	lsls	r1, r1, #2
 80068c6:	0092      	lsls	r2, r2, #2
 80068c8:	400b      	ands	r3, r1
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d003      	beq.n	80068d6 <__swsetup_r+0x86>
 80068ce:	0021      	movs	r1, r4
 80068d0:	0028      	movs	r0, r5
 80068d2:	f002 ff21 	bl	8009718 <__smakebuf_r>
 80068d6:	230c      	movs	r3, #12
 80068d8:	5ee2      	ldrsh	r2, [r4, r3]
 80068da:	2101      	movs	r1, #1
 80068dc:	0013      	movs	r3, r2
 80068de:	400b      	ands	r3, r1
 80068e0:	420a      	tst	r2, r1
 80068e2:	d00b      	beq.n	80068fc <__swsetup_r+0xac>
 80068e4:	2300      	movs	r3, #0
 80068e6:	60a3      	str	r3, [r4, #8]
 80068e8:	6963      	ldr	r3, [r4, #20]
 80068ea:	425b      	negs	r3, r3
 80068ec:	61a3      	str	r3, [r4, #24]
 80068ee:	2000      	movs	r0, #0
 80068f0:	6923      	ldr	r3, [r4, #16]
 80068f2:	4283      	cmp	r3, r0
 80068f4:	d101      	bne.n	80068fa <__swsetup_r+0xaa>
 80068f6:	0613      	lsls	r3, r2, #24
 80068f8:	d4be      	bmi.n	8006878 <__swsetup_r+0x28>
 80068fa:	bd70      	pop	{r4, r5, r6, pc}
 80068fc:	0791      	lsls	r1, r2, #30
 80068fe:	d400      	bmi.n	8006902 <__swsetup_r+0xb2>
 8006900:	6963      	ldr	r3, [r4, #20]
 8006902:	60a3      	str	r3, [r4, #8]
 8006904:	e7f3      	b.n	80068ee <__swsetup_r+0x9e>
 8006906:	46c0      	nop			@ (mov r8, r8)
 8006908:	20000018 	.word	0x20000018

0800690c <memset>:
 800690c:	0003      	movs	r3, r0
 800690e:	1882      	adds	r2, r0, r2
 8006910:	4293      	cmp	r3, r2
 8006912:	d100      	bne.n	8006916 <memset+0xa>
 8006914:	4770      	bx	lr
 8006916:	7019      	strb	r1, [r3, #0]
 8006918:	3301      	adds	r3, #1
 800691a:	e7f9      	b.n	8006910 <memset+0x4>

0800691c <_localeconv_r>:
 800691c:	4800      	ldr	r0, [pc, #0]	@ (8006920 <_localeconv_r+0x4>)
 800691e:	4770      	bx	lr
 8006920:	20000158 	.word	0x20000158

08006924 <_close_r>:
 8006924:	2300      	movs	r3, #0
 8006926:	b570      	push	{r4, r5, r6, lr}
 8006928:	4d06      	ldr	r5, [pc, #24]	@ (8006944 <_close_r+0x20>)
 800692a:	0004      	movs	r4, r0
 800692c:	0008      	movs	r0, r1
 800692e:	602b      	str	r3, [r5, #0]
 8006930:	f7fc fc0f 	bl	8003152 <_close>
 8006934:	1c43      	adds	r3, r0, #1
 8006936:	d103      	bne.n	8006940 <_close_r+0x1c>
 8006938:	682b      	ldr	r3, [r5, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d000      	beq.n	8006940 <_close_r+0x1c>
 800693e:	6023      	str	r3, [r4, #0]
 8006940:	bd70      	pop	{r4, r5, r6, pc}
 8006942:	46c0      	nop			@ (mov r8, r8)
 8006944:	200003fc 	.word	0x200003fc

08006948 <_lseek_r>:
 8006948:	b570      	push	{r4, r5, r6, lr}
 800694a:	0004      	movs	r4, r0
 800694c:	0008      	movs	r0, r1
 800694e:	0011      	movs	r1, r2
 8006950:	001a      	movs	r2, r3
 8006952:	2300      	movs	r3, #0
 8006954:	4d05      	ldr	r5, [pc, #20]	@ (800696c <_lseek_r+0x24>)
 8006956:	602b      	str	r3, [r5, #0]
 8006958:	f7fc fc1c 	bl	8003194 <_lseek>
 800695c:	1c43      	adds	r3, r0, #1
 800695e:	d103      	bne.n	8006968 <_lseek_r+0x20>
 8006960:	682b      	ldr	r3, [r5, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d000      	beq.n	8006968 <_lseek_r+0x20>
 8006966:	6023      	str	r3, [r4, #0]
 8006968:	bd70      	pop	{r4, r5, r6, pc}
 800696a:	46c0      	nop			@ (mov r8, r8)
 800696c:	200003fc 	.word	0x200003fc

08006970 <_read_r>:
 8006970:	b570      	push	{r4, r5, r6, lr}
 8006972:	0004      	movs	r4, r0
 8006974:	0008      	movs	r0, r1
 8006976:	0011      	movs	r1, r2
 8006978:	001a      	movs	r2, r3
 800697a:	2300      	movs	r3, #0
 800697c:	4d05      	ldr	r5, [pc, #20]	@ (8006994 <_read_r+0x24>)
 800697e:	602b      	str	r3, [r5, #0]
 8006980:	f7fc fbae 	bl	80030e0 <_read>
 8006984:	1c43      	adds	r3, r0, #1
 8006986:	d103      	bne.n	8006990 <_read_r+0x20>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d000      	beq.n	8006990 <_read_r+0x20>
 800698e:	6023      	str	r3, [r4, #0]
 8006990:	bd70      	pop	{r4, r5, r6, pc}
 8006992:	46c0      	nop			@ (mov r8, r8)
 8006994:	200003fc 	.word	0x200003fc

08006998 <_write_r>:
 8006998:	b570      	push	{r4, r5, r6, lr}
 800699a:	0004      	movs	r4, r0
 800699c:	0008      	movs	r0, r1
 800699e:	0011      	movs	r1, r2
 80069a0:	001a      	movs	r2, r3
 80069a2:	2300      	movs	r3, #0
 80069a4:	4d05      	ldr	r5, [pc, #20]	@ (80069bc <_write_r+0x24>)
 80069a6:	602b      	str	r3, [r5, #0]
 80069a8:	f7fc fbb7 	bl	800311a <_write>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d103      	bne.n	80069b8 <_write_r+0x20>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d000      	beq.n	80069b8 <_write_r+0x20>
 80069b6:	6023      	str	r3, [r4, #0]
 80069b8:	bd70      	pop	{r4, r5, r6, pc}
 80069ba:	46c0      	nop			@ (mov r8, r8)
 80069bc:	200003fc 	.word	0x200003fc

080069c0 <__errno>:
 80069c0:	4b01      	ldr	r3, [pc, #4]	@ (80069c8 <__errno+0x8>)
 80069c2:	6818      	ldr	r0, [r3, #0]
 80069c4:	4770      	bx	lr
 80069c6:	46c0      	nop			@ (mov r8, r8)
 80069c8:	20000018 	.word	0x20000018

080069cc <__libc_init_array>:
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	2600      	movs	r6, #0
 80069d0:	4c0c      	ldr	r4, [pc, #48]	@ (8006a04 <__libc_init_array+0x38>)
 80069d2:	4d0d      	ldr	r5, [pc, #52]	@ (8006a08 <__libc_init_array+0x3c>)
 80069d4:	1b64      	subs	r4, r4, r5
 80069d6:	10a4      	asrs	r4, r4, #2
 80069d8:	42a6      	cmp	r6, r4
 80069da:	d109      	bne.n	80069f0 <__libc_init_array+0x24>
 80069dc:	2600      	movs	r6, #0
 80069de:	f003 fba3 	bl	800a128 <_init>
 80069e2:	4c0a      	ldr	r4, [pc, #40]	@ (8006a0c <__libc_init_array+0x40>)
 80069e4:	4d0a      	ldr	r5, [pc, #40]	@ (8006a10 <__libc_init_array+0x44>)
 80069e6:	1b64      	subs	r4, r4, r5
 80069e8:	10a4      	asrs	r4, r4, #2
 80069ea:	42a6      	cmp	r6, r4
 80069ec:	d105      	bne.n	80069fa <__libc_init_array+0x2e>
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	00b3      	lsls	r3, r6, #2
 80069f2:	58eb      	ldr	r3, [r5, r3]
 80069f4:	4798      	blx	r3
 80069f6:	3601      	adds	r6, #1
 80069f8:	e7ee      	b.n	80069d8 <__libc_init_array+0xc>
 80069fa:	00b3      	lsls	r3, r6, #2
 80069fc:	58eb      	ldr	r3, [r5, r3]
 80069fe:	4798      	blx	r3
 8006a00:	3601      	adds	r6, #1
 8006a02:	e7f2      	b.n	80069ea <__libc_init_array+0x1e>
 8006a04:	0800a6c8 	.word	0x0800a6c8
 8006a08:	0800a6c8 	.word	0x0800a6c8
 8006a0c:	0800a6cc 	.word	0x0800a6cc
 8006a10:	0800a6c8 	.word	0x0800a6c8

08006a14 <__retarget_lock_init_recursive>:
 8006a14:	4770      	bx	lr

08006a16 <__retarget_lock_acquire_recursive>:
 8006a16:	4770      	bx	lr

08006a18 <__retarget_lock_release_recursive>:
 8006a18:	4770      	bx	lr

08006a1a <memchr>:
 8006a1a:	b2c9      	uxtb	r1, r1
 8006a1c:	1882      	adds	r2, r0, r2
 8006a1e:	4290      	cmp	r0, r2
 8006a20:	d101      	bne.n	8006a26 <memchr+0xc>
 8006a22:	2000      	movs	r0, #0
 8006a24:	4770      	bx	lr
 8006a26:	7803      	ldrb	r3, [r0, #0]
 8006a28:	428b      	cmp	r3, r1
 8006a2a:	d0fb      	beq.n	8006a24 <memchr+0xa>
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	e7f6      	b.n	8006a1e <memchr+0x4>

08006a30 <nanf>:
 8006a30:	4800      	ldr	r0, [pc, #0]	@ (8006a34 <nanf+0x4>)
 8006a32:	4770      	bx	lr
 8006a34:	7fc00000 	.word	0x7fc00000

08006a38 <quorem>:
 8006a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a3a:	6902      	ldr	r2, [r0, #16]
 8006a3c:	690f      	ldr	r7, [r1, #16]
 8006a3e:	b087      	sub	sp, #28
 8006a40:	0006      	movs	r6, r0
 8006a42:	000b      	movs	r3, r1
 8006a44:	2000      	movs	r0, #0
 8006a46:	9102      	str	r1, [sp, #8]
 8006a48:	42ba      	cmp	r2, r7
 8006a4a:	db6d      	blt.n	8006b28 <quorem+0xf0>
 8006a4c:	3f01      	subs	r7, #1
 8006a4e:	00bc      	lsls	r4, r7, #2
 8006a50:	3314      	adds	r3, #20
 8006a52:	9305      	str	r3, [sp, #20]
 8006a54:	191b      	adds	r3, r3, r4
 8006a56:	9303      	str	r3, [sp, #12]
 8006a58:	0033      	movs	r3, r6
 8006a5a:	3314      	adds	r3, #20
 8006a5c:	191c      	adds	r4, r3, r4
 8006a5e:	9301      	str	r3, [sp, #4]
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	9304      	str	r3, [sp, #16]
 8006a64:	9b03      	ldr	r3, [sp, #12]
 8006a66:	9804      	ldr	r0, [sp, #16]
 8006a68:	681d      	ldr	r5, [r3, #0]
 8006a6a:	3501      	adds	r5, #1
 8006a6c:	0029      	movs	r1, r5
 8006a6e:	f7f9 fb67 	bl	8000140 <__udivsi3>
 8006a72:	9b04      	ldr	r3, [sp, #16]
 8006a74:	9000      	str	r0, [sp, #0]
 8006a76:	42ab      	cmp	r3, r5
 8006a78:	d32b      	bcc.n	8006ad2 <quorem+0x9a>
 8006a7a:	9b05      	ldr	r3, [sp, #20]
 8006a7c:	9d01      	ldr	r5, [sp, #4]
 8006a7e:	469c      	mov	ip, r3
 8006a80:	2300      	movs	r3, #0
 8006a82:	9305      	str	r3, [sp, #20]
 8006a84:	9304      	str	r3, [sp, #16]
 8006a86:	4662      	mov	r2, ip
 8006a88:	ca08      	ldmia	r2!, {r3}
 8006a8a:	6828      	ldr	r0, [r5, #0]
 8006a8c:	4694      	mov	ip, r2
 8006a8e:	9a00      	ldr	r2, [sp, #0]
 8006a90:	b299      	uxth	r1, r3
 8006a92:	4351      	muls	r1, r2
 8006a94:	9a05      	ldr	r2, [sp, #20]
 8006a96:	0c1b      	lsrs	r3, r3, #16
 8006a98:	1889      	adds	r1, r1, r2
 8006a9a:	9a00      	ldr	r2, [sp, #0]
 8006a9c:	4353      	muls	r3, r2
 8006a9e:	0c0a      	lsrs	r2, r1, #16
 8006aa0:	189b      	adds	r3, r3, r2
 8006aa2:	0c1a      	lsrs	r2, r3, #16
 8006aa4:	b289      	uxth	r1, r1
 8006aa6:	9205      	str	r2, [sp, #20]
 8006aa8:	b282      	uxth	r2, r0
 8006aaa:	1a52      	subs	r2, r2, r1
 8006aac:	9904      	ldr	r1, [sp, #16]
 8006aae:	0c00      	lsrs	r0, r0, #16
 8006ab0:	1852      	adds	r2, r2, r1
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	1411      	asrs	r1, r2, #16
 8006ab6:	1ac3      	subs	r3, r0, r3
 8006ab8:	185b      	adds	r3, r3, r1
 8006aba:	1419      	asrs	r1, r3, #16
 8006abc:	b292      	uxth	r2, r2
 8006abe:	041b      	lsls	r3, r3, #16
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	9b03      	ldr	r3, [sp, #12]
 8006ac4:	9104      	str	r1, [sp, #16]
 8006ac6:	c504      	stmia	r5!, {r2}
 8006ac8:	4563      	cmp	r3, ip
 8006aca:	d2dc      	bcs.n	8006a86 <quorem+0x4e>
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d030      	beq.n	8006b34 <quorem+0xfc>
 8006ad2:	0030      	movs	r0, r6
 8006ad4:	9902      	ldr	r1, [sp, #8]
 8006ad6:	f001 fa11 	bl	8007efc <__mcmp>
 8006ada:	2800      	cmp	r0, #0
 8006adc:	db23      	blt.n	8006b26 <quorem+0xee>
 8006ade:	0034      	movs	r4, r6
 8006ae0:	2500      	movs	r5, #0
 8006ae2:	9902      	ldr	r1, [sp, #8]
 8006ae4:	3414      	adds	r4, #20
 8006ae6:	3114      	adds	r1, #20
 8006ae8:	6823      	ldr	r3, [r4, #0]
 8006aea:	c901      	ldmia	r1!, {r0}
 8006aec:	9302      	str	r3, [sp, #8]
 8006aee:	466b      	mov	r3, sp
 8006af0:	891b      	ldrh	r3, [r3, #8]
 8006af2:	b282      	uxth	r2, r0
 8006af4:	1a9a      	subs	r2, r3, r2
 8006af6:	9b02      	ldr	r3, [sp, #8]
 8006af8:	1952      	adds	r2, r2, r5
 8006afa:	0c00      	lsrs	r0, r0, #16
 8006afc:	0c1b      	lsrs	r3, r3, #16
 8006afe:	1a1b      	subs	r3, r3, r0
 8006b00:	1410      	asrs	r0, r2, #16
 8006b02:	181b      	adds	r3, r3, r0
 8006b04:	141d      	asrs	r5, r3, #16
 8006b06:	b292      	uxth	r2, r2
 8006b08:	041b      	lsls	r3, r3, #16
 8006b0a:	431a      	orrs	r2, r3
 8006b0c:	9b03      	ldr	r3, [sp, #12]
 8006b0e:	c404      	stmia	r4!, {r2}
 8006b10:	428b      	cmp	r3, r1
 8006b12:	d2e9      	bcs.n	8006ae8 <quorem+0xb0>
 8006b14:	9a01      	ldr	r2, [sp, #4]
 8006b16:	00bb      	lsls	r3, r7, #2
 8006b18:	18d3      	adds	r3, r2, r3
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	2a00      	cmp	r2, #0
 8006b1e:	d013      	beq.n	8006b48 <quorem+0x110>
 8006b20:	9b00      	ldr	r3, [sp, #0]
 8006b22:	3301      	adds	r3, #1
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	9800      	ldr	r0, [sp, #0]
 8006b28:	b007      	add	sp, #28
 8006b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d104      	bne.n	8006b3c <quorem+0x104>
 8006b32:	3f01      	subs	r7, #1
 8006b34:	9b01      	ldr	r3, [sp, #4]
 8006b36:	3c04      	subs	r4, #4
 8006b38:	42a3      	cmp	r3, r4
 8006b3a:	d3f7      	bcc.n	8006b2c <quorem+0xf4>
 8006b3c:	6137      	str	r7, [r6, #16]
 8006b3e:	e7c8      	b.n	8006ad2 <quorem+0x9a>
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	2a00      	cmp	r2, #0
 8006b44:	d104      	bne.n	8006b50 <quorem+0x118>
 8006b46:	3f01      	subs	r7, #1
 8006b48:	9a01      	ldr	r2, [sp, #4]
 8006b4a:	3b04      	subs	r3, #4
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d3f7      	bcc.n	8006b40 <quorem+0x108>
 8006b50:	6137      	str	r7, [r6, #16]
 8006b52:	e7e5      	b.n	8006b20 <quorem+0xe8>

08006b54 <_dtoa_r>:
 8006b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b56:	0014      	movs	r4, r2
 8006b58:	001d      	movs	r5, r3
 8006b5a:	69c6      	ldr	r6, [r0, #28]
 8006b5c:	b09d      	sub	sp, #116	@ 0x74
 8006b5e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006b60:	950b      	str	r5, [sp, #44]	@ 0x2c
 8006b62:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8006b64:	9003      	str	r0, [sp, #12]
 8006b66:	2e00      	cmp	r6, #0
 8006b68:	d10f      	bne.n	8006b8a <_dtoa_r+0x36>
 8006b6a:	2010      	movs	r0, #16
 8006b6c:	f000 fe30 	bl	80077d0 <malloc>
 8006b70:	9b03      	ldr	r3, [sp, #12]
 8006b72:	1e02      	subs	r2, r0, #0
 8006b74:	61d8      	str	r0, [r3, #28]
 8006b76:	d104      	bne.n	8006b82 <_dtoa_r+0x2e>
 8006b78:	21ef      	movs	r1, #239	@ 0xef
 8006b7a:	4bc7      	ldr	r3, [pc, #796]	@ (8006e98 <_dtoa_r+0x344>)
 8006b7c:	48c7      	ldr	r0, [pc, #796]	@ (8006e9c <_dtoa_r+0x348>)
 8006b7e:	f002 fe77 	bl	8009870 <__assert_func>
 8006b82:	6046      	str	r6, [r0, #4]
 8006b84:	6086      	str	r6, [r0, #8]
 8006b86:	6006      	str	r6, [r0, #0]
 8006b88:	60c6      	str	r6, [r0, #12]
 8006b8a:	9b03      	ldr	r3, [sp, #12]
 8006b8c:	69db      	ldr	r3, [r3, #28]
 8006b8e:	6819      	ldr	r1, [r3, #0]
 8006b90:	2900      	cmp	r1, #0
 8006b92:	d00b      	beq.n	8006bac <_dtoa_r+0x58>
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	2301      	movs	r3, #1
 8006b98:	4093      	lsls	r3, r2
 8006b9a:	604a      	str	r2, [r1, #4]
 8006b9c:	608b      	str	r3, [r1, #8]
 8006b9e:	9803      	ldr	r0, [sp, #12]
 8006ba0:	f000 ff16 	bl	80079d0 <_Bfree>
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	9b03      	ldr	r3, [sp, #12]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	601a      	str	r2, [r3, #0]
 8006bac:	2d00      	cmp	r5, #0
 8006bae:	da1e      	bge.n	8006bee <_dtoa_r+0x9a>
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	603b      	str	r3, [r7, #0]
 8006bb4:	006b      	lsls	r3, r5, #1
 8006bb6:	085b      	lsrs	r3, r3, #1
 8006bb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bba:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006bbc:	4bb8      	ldr	r3, [pc, #736]	@ (8006ea0 <_dtoa_r+0x34c>)
 8006bbe:	4ab8      	ldr	r2, [pc, #736]	@ (8006ea0 <_dtoa_r+0x34c>)
 8006bc0:	403b      	ands	r3, r7
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d116      	bne.n	8006bf4 <_dtoa_r+0xa0>
 8006bc6:	4bb7      	ldr	r3, [pc, #732]	@ (8006ea4 <_dtoa_r+0x350>)
 8006bc8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006bca:	6013      	str	r3, [r2, #0]
 8006bcc:	033b      	lsls	r3, r7, #12
 8006bce:	0b1b      	lsrs	r3, r3, #12
 8006bd0:	4323      	orrs	r3, r4
 8006bd2:	d101      	bne.n	8006bd8 <_dtoa_r+0x84>
 8006bd4:	f000 fd83 	bl	80076de <_dtoa_r+0xb8a>
 8006bd8:	4bb3      	ldr	r3, [pc, #716]	@ (8006ea8 <_dtoa_r+0x354>)
 8006bda:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006bdc:	9308      	str	r3, [sp, #32]
 8006bde:	2a00      	cmp	r2, #0
 8006be0:	d002      	beq.n	8006be8 <_dtoa_r+0x94>
 8006be2:	4bb2      	ldr	r3, [pc, #712]	@ (8006eac <_dtoa_r+0x358>)
 8006be4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006be6:	6013      	str	r3, [r2, #0]
 8006be8:	9808      	ldr	r0, [sp, #32]
 8006bea:	b01d      	add	sp, #116	@ 0x74
 8006bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bee:	2300      	movs	r3, #0
 8006bf0:	603b      	str	r3, [r7, #0]
 8006bf2:	e7e2      	b.n	8006bba <_dtoa_r+0x66>
 8006bf4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006bf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bf8:	9212      	str	r2, [sp, #72]	@ 0x48
 8006bfa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006bfc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006bfe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006c00:	2200      	movs	r2, #0
 8006c02:	2300      	movs	r3, #0
 8006c04:	f7f9 fc22 	bl	800044c <__aeabi_dcmpeq>
 8006c08:	1e06      	subs	r6, r0, #0
 8006c0a:	d00b      	beq.n	8006c24 <_dtoa_r+0xd0>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006c10:	6013      	str	r3, [r2, #0]
 8006c12:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d002      	beq.n	8006c1e <_dtoa_r+0xca>
 8006c18:	4ba5      	ldr	r3, [pc, #660]	@ (8006eb0 <_dtoa_r+0x35c>)
 8006c1a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006c1c:	6013      	str	r3, [r2, #0]
 8006c1e:	4ba5      	ldr	r3, [pc, #660]	@ (8006eb4 <_dtoa_r+0x360>)
 8006c20:	9308      	str	r3, [sp, #32]
 8006c22:	e7e1      	b.n	8006be8 <_dtoa_r+0x94>
 8006c24:	ab1a      	add	r3, sp, #104	@ 0x68
 8006c26:	9301      	str	r3, [sp, #4]
 8006c28:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006c2a:	9300      	str	r3, [sp, #0]
 8006c2c:	9803      	ldr	r0, [sp, #12]
 8006c2e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006c30:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c32:	f001 fa85 	bl	8008140 <__d2b>
 8006c36:	007a      	lsls	r2, r7, #1
 8006c38:	9005      	str	r0, [sp, #20]
 8006c3a:	0d52      	lsrs	r2, r2, #21
 8006c3c:	d100      	bne.n	8006c40 <_dtoa_r+0xec>
 8006c3e:	e07b      	b.n	8006d38 <_dtoa_r+0x1e4>
 8006c40:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c42:	9618      	str	r6, [sp, #96]	@ 0x60
 8006c44:	0319      	lsls	r1, r3, #12
 8006c46:	4b9c      	ldr	r3, [pc, #624]	@ (8006eb8 <_dtoa_r+0x364>)
 8006c48:	0b09      	lsrs	r1, r1, #12
 8006c4a:	430b      	orrs	r3, r1
 8006c4c:	499b      	ldr	r1, [pc, #620]	@ (8006ebc <_dtoa_r+0x368>)
 8006c4e:	1857      	adds	r7, r2, r1
 8006c50:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006c52:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006c54:	0019      	movs	r1, r3
 8006c56:	2200      	movs	r2, #0
 8006c58:	4b99      	ldr	r3, [pc, #612]	@ (8006ec0 <_dtoa_r+0x36c>)
 8006c5a:	f7fb f95b 	bl	8001f14 <__aeabi_dsub>
 8006c5e:	4a99      	ldr	r2, [pc, #612]	@ (8006ec4 <_dtoa_r+0x370>)
 8006c60:	4b99      	ldr	r3, [pc, #612]	@ (8006ec8 <_dtoa_r+0x374>)
 8006c62:	f7fa fe8f 	bl	8001984 <__aeabi_dmul>
 8006c66:	4a99      	ldr	r2, [pc, #612]	@ (8006ecc <_dtoa_r+0x378>)
 8006c68:	4b99      	ldr	r3, [pc, #612]	@ (8006ed0 <_dtoa_r+0x37c>)
 8006c6a:	f7f9 fee3 	bl	8000a34 <__aeabi_dadd>
 8006c6e:	0004      	movs	r4, r0
 8006c70:	0038      	movs	r0, r7
 8006c72:	000d      	movs	r5, r1
 8006c74:	f7fb fd48 	bl	8002708 <__aeabi_i2d>
 8006c78:	4a96      	ldr	r2, [pc, #600]	@ (8006ed4 <_dtoa_r+0x380>)
 8006c7a:	4b97      	ldr	r3, [pc, #604]	@ (8006ed8 <_dtoa_r+0x384>)
 8006c7c:	f7fa fe82 	bl	8001984 <__aeabi_dmul>
 8006c80:	0002      	movs	r2, r0
 8006c82:	000b      	movs	r3, r1
 8006c84:	0020      	movs	r0, r4
 8006c86:	0029      	movs	r1, r5
 8006c88:	f7f9 fed4 	bl	8000a34 <__aeabi_dadd>
 8006c8c:	0004      	movs	r4, r0
 8006c8e:	000d      	movs	r5, r1
 8006c90:	f7fb fcfe 	bl	8002690 <__aeabi_d2iz>
 8006c94:	2200      	movs	r2, #0
 8006c96:	9004      	str	r0, [sp, #16]
 8006c98:	2300      	movs	r3, #0
 8006c9a:	0020      	movs	r0, r4
 8006c9c:	0029      	movs	r1, r5
 8006c9e:	f7f9 fbdb 	bl	8000458 <__aeabi_dcmplt>
 8006ca2:	2800      	cmp	r0, #0
 8006ca4:	d00b      	beq.n	8006cbe <_dtoa_r+0x16a>
 8006ca6:	9804      	ldr	r0, [sp, #16]
 8006ca8:	f7fb fd2e 	bl	8002708 <__aeabi_i2d>
 8006cac:	002b      	movs	r3, r5
 8006cae:	0022      	movs	r2, r4
 8006cb0:	f7f9 fbcc 	bl	800044c <__aeabi_dcmpeq>
 8006cb4:	4243      	negs	r3, r0
 8006cb6:	4158      	adcs	r0, r3
 8006cb8:	9b04      	ldr	r3, [sp, #16]
 8006cba:	1a1b      	subs	r3, r3, r0
 8006cbc:	9304      	str	r3, [sp, #16]
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	9315      	str	r3, [sp, #84]	@ 0x54
 8006cc2:	9b04      	ldr	r3, [sp, #16]
 8006cc4:	2b16      	cmp	r3, #22
 8006cc6:	d810      	bhi.n	8006cea <_dtoa_r+0x196>
 8006cc8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006cca:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006ccc:	9a04      	ldr	r2, [sp, #16]
 8006cce:	4b83      	ldr	r3, [pc, #524]	@ (8006edc <_dtoa_r+0x388>)
 8006cd0:	00d2      	lsls	r2, r2, #3
 8006cd2:	189b      	adds	r3, r3, r2
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	f7f9 fbbe 	bl	8000458 <__aeabi_dcmplt>
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	d047      	beq.n	8006d70 <_dtoa_r+0x21c>
 8006ce0:	9b04      	ldr	r3, [sp, #16]
 8006ce2:	3b01      	subs	r3, #1
 8006ce4:	9304      	str	r3, [sp, #16]
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	9315      	str	r3, [sp, #84]	@ 0x54
 8006cea:	2200      	movs	r2, #0
 8006cec:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006cee:	9206      	str	r2, [sp, #24]
 8006cf0:	1bdb      	subs	r3, r3, r7
 8006cf2:	1e5a      	subs	r2, r3, #1
 8006cf4:	d53e      	bpl.n	8006d74 <_dtoa_r+0x220>
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	9306      	str	r3, [sp, #24]
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d00:	9b04      	ldr	r3, [sp, #16]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	db38      	blt.n	8006d78 <_dtoa_r+0x224>
 8006d06:	9a04      	ldr	r2, [sp, #16]
 8006d08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d0a:	4694      	mov	ip, r2
 8006d0c:	4463      	add	r3, ip
 8006d0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d10:	2300      	movs	r3, #0
 8006d12:	9214      	str	r2, [sp, #80]	@ 0x50
 8006d14:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d16:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006d18:	2401      	movs	r4, #1
 8006d1a:	2b09      	cmp	r3, #9
 8006d1c:	d867      	bhi.n	8006dee <_dtoa_r+0x29a>
 8006d1e:	2b05      	cmp	r3, #5
 8006d20:	dd02      	ble.n	8006d28 <_dtoa_r+0x1d4>
 8006d22:	2400      	movs	r4, #0
 8006d24:	3b04      	subs	r3, #4
 8006d26:	9322      	str	r3, [sp, #136]	@ 0x88
 8006d28:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006d2a:	1e98      	subs	r0, r3, #2
 8006d2c:	2803      	cmp	r0, #3
 8006d2e:	d867      	bhi.n	8006e00 <_dtoa_r+0x2ac>
 8006d30:	f7f9 f9f2 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006d34:	5b383a2b 	.word	0x5b383a2b
 8006d38:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006d3a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8006d3c:	18f6      	adds	r6, r6, r3
 8006d3e:	4b68      	ldr	r3, [pc, #416]	@ (8006ee0 <_dtoa_r+0x38c>)
 8006d40:	18f2      	adds	r2, r6, r3
 8006d42:	2a20      	cmp	r2, #32
 8006d44:	dd0f      	ble.n	8006d66 <_dtoa_r+0x212>
 8006d46:	2340      	movs	r3, #64	@ 0x40
 8006d48:	1a9b      	subs	r3, r3, r2
 8006d4a:	409f      	lsls	r7, r3
 8006d4c:	4b65      	ldr	r3, [pc, #404]	@ (8006ee4 <_dtoa_r+0x390>)
 8006d4e:	0038      	movs	r0, r7
 8006d50:	18f3      	adds	r3, r6, r3
 8006d52:	40dc      	lsrs	r4, r3
 8006d54:	4320      	orrs	r0, r4
 8006d56:	f7fb fd05 	bl	8002764 <__aeabi_ui2d>
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	4b62      	ldr	r3, [pc, #392]	@ (8006ee8 <_dtoa_r+0x394>)
 8006d5e:	1e77      	subs	r7, r6, #1
 8006d60:	18cb      	adds	r3, r1, r3
 8006d62:	9218      	str	r2, [sp, #96]	@ 0x60
 8006d64:	e776      	b.n	8006c54 <_dtoa_r+0x100>
 8006d66:	2320      	movs	r3, #32
 8006d68:	0020      	movs	r0, r4
 8006d6a:	1a9b      	subs	r3, r3, r2
 8006d6c:	4098      	lsls	r0, r3
 8006d6e:	e7f2      	b.n	8006d56 <_dtoa_r+0x202>
 8006d70:	9015      	str	r0, [sp, #84]	@ 0x54
 8006d72:	e7ba      	b.n	8006cea <_dtoa_r+0x196>
 8006d74:	920d      	str	r2, [sp, #52]	@ 0x34
 8006d76:	e7c3      	b.n	8006d00 <_dtoa_r+0x1ac>
 8006d78:	9b06      	ldr	r3, [sp, #24]
 8006d7a:	9a04      	ldr	r2, [sp, #16]
 8006d7c:	1a9b      	subs	r3, r3, r2
 8006d7e:	9306      	str	r3, [sp, #24]
 8006d80:	4253      	negs	r3, r2
 8006d82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d84:	2300      	movs	r3, #0
 8006d86:	9314      	str	r3, [sp, #80]	@ 0x50
 8006d88:	e7c5      	b.n	8006d16 <_dtoa_r+0x1c2>
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	9310      	str	r3, [sp, #64]	@ 0x40
 8006d8e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d90:	930e      	str	r3, [sp, #56]	@ 0x38
 8006d92:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	dc13      	bgt.n	8006dc0 <_dtoa_r+0x26c>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	001a      	movs	r2, r3
 8006d9c:	930e      	str	r3, [sp, #56]	@ 0x38
 8006d9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006da0:	9223      	str	r2, [sp, #140]	@ 0x8c
 8006da2:	e00d      	b.n	8006dc0 <_dtoa_r+0x26c>
 8006da4:	2301      	movs	r3, #1
 8006da6:	e7f1      	b.n	8006d8c <_dtoa_r+0x238>
 8006da8:	2300      	movs	r3, #0
 8006daa:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006dac:	9310      	str	r3, [sp, #64]	@ 0x40
 8006dae:	4694      	mov	ip, r2
 8006db0:	9b04      	ldr	r3, [sp, #16]
 8006db2:	4463      	add	r3, ip
 8006db4:	930e      	str	r3, [sp, #56]	@ 0x38
 8006db6:	3301      	adds	r3, #1
 8006db8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	dc00      	bgt.n	8006dc0 <_dtoa_r+0x26c>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	9a03      	ldr	r2, [sp, #12]
 8006dc2:	2100      	movs	r1, #0
 8006dc4:	69d0      	ldr	r0, [r2, #28]
 8006dc6:	2204      	movs	r2, #4
 8006dc8:	0015      	movs	r5, r2
 8006dca:	3514      	adds	r5, #20
 8006dcc:	429d      	cmp	r5, r3
 8006dce:	d91b      	bls.n	8006e08 <_dtoa_r+0x2b4>
 8006dd0:	6041      	str	r1, [r0, #4]
 8006dd2:	9803      	ldr	r0, [sp, #12]
 8006dd4:	f000 fdb8 	bl	8007948 <_Balloc>
 8006dd8:	9008      	str	r0, [sp, #32]
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	d117      	bne.n	8006e0e <_dtoa_r+0x2ba>
 8006dde:	21b0      	movs	r1, #176	@ 0xb0
 8006de0:	4b42      	ldr	r3, [pc, #264]	@ (8006eec <_dtoa_r+0x398>)
 8006de2:	482e      	ldr	r0, [pc, #184]	@ (8006e9c <_dtoa_r+0x348>)
 8006de4:	9a08      	ldr	r2, [sp, #32]
 8006de6:	31ff      	adds	r1, #255	@ 0xff
 8006de8:	e6c9      	b.n	8006b7e <_dtoa_r+0x2a>
 8006dea:	2301      	movs	r3, #1
 8006dec:	e7dd      	b.n	8006daa <_dtoa_r+0x256>
 8006dee:	2300      	movs	r3, #0
 8006df0:	9410      	str	r4, [sp, #64]	@ 0x40
 8006df2:	9322      	str	r3, [sp, #136]	@ 0x88
 8006df4:	3b01      	subs	r3, #1
 8006df6:	930e      	str	r3, [sp, #56]	@ 0x38
 8006df8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	3313      	adds	r3, #19
 8006dfe:	e7cf      	b.n	8006da0 <_dtoa_r+0x24c>
 8006e00:	2301      	movs	r3, #1
 8006e02:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e04:	3b02      	subs	r3, #2
 8006e06:	e7f6      	b.n	8006df6 <_dtoa_r+0x2a2>
 8006e08:	3101      	adds	r1, #1
 8006e0a:	0052      	lsls	r2, r2, #1
 8006e0c:	e7dc      	b.n	8006dc8 <_dtoa_r+0x274>
 8006e0e:	9b03      	ldr	r3, [sp, #12]
 8006e10:	9a08      	ldr	r2, [sp, #32]
 8006e12:	69db      	ldr	r3, [r3, #28]
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e18:	2b0e      	cmp	r3, #14
 8006e1a:	d900      	bls.n	8006e1e <_dtoa_r+0x2ca>
 8006e1c:	e0d9      	b.n	8006fd2 <_dtoa_r+0x47e>
 8006e1e:	2c00      	cmp	r4, #0
 8006e20:	d100      	bne.n	8006e24 <_dtoa_r+0x2d0>
 8006e22:	e0d6      	b.n	8006fd2 <_dtoa_r+0x47e>
 8006e24:	9b04      	ldr	r3, [sp, #16]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	dd64      	ble.n	8006ef4 <_dtoa_r+0x3a0>
 8006e2a:	210f      	movs	r1, #15
 8006e2c:	9a04      	ldr	r2, [sp, #16]
 8006e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8006edc <_dtoa_r+0x388>)
 8006e30:	400a      	ands	r2, r1
 8006e32:	00d2      	lsls	r2, r2, #3
 8006e34:	189b      	adds	r3, r3, r2
 8006e36:	681e      	ldr	r6, [r3, #0]
 8006e38:	685f      	ldr	r7, [r3, #4]
 8006e3a:	9b04      	ldr	r3, [sp, #16]
 8006e3c:	2402      	movs	r4, #2
 8006e3e:	111d      	asrs	r5, r3, #4
 8006e40:	05db      	lsls	r3, r3, #23
 8006e42:	d50a      	bpl.n	8006e5a <_dtoa_r+0x306>
 8006e44:	4b2a      	ldr	r3, [pc, #168]	@ (8006ef0 <_dtoa_r+0x39c>)
 8006e46:	400d      	ands	r5, r1
 8006e48:	6a1a      	ldr	r2, [r3, #32]
 8006e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e4c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006e4e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006e50:	f7fa f954 	bl	80010fc <__aeabi_ddiv>
 8006e54:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e56:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006e58:	3401      	adds	r4, #1
 8006e5a:	4b25      	ldr	r3, [pc, #148]	@ (8006ef0 <_dtoa_r+0x39c>)
 8006e5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e5e:	2d00      	cmp	r5, #0
 8006e60:	d108      	bne.n	8006e74 <_dtoa_r+0x320>
 8006e62:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e66:	0032      	movs	r2, r6
 8006e68:	003b      	movs	r3, r7
 8006e6a:	f7fa f947 	bl	80010fc <__aeabi_ddiv>
 8006e6e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e70:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006e72:	e05a      	b.n	8006f2a <_dtoa_r+0x3d6>
 8006e74:	2301      	movs	r3, #1
 8006e76:	421d      	tst	r5, r3
 8006e78:	d009      	beq.n	8006e8e <_dtoa_r+0x33a>
 8006e7a:	18e4      	adds	r4, r4, r3
 8006e7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e7e:	0030      	movs	r0, r6
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	0039      	movs	r1, r7
 8006e86:	f7fa fd7d 	bl	8001984 <__aeabi_dmul>
 8006e8a:	0006      	movs	r6, r0
 8006e8c:	000f      	movs	r7, r1
 8006e8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e90:	106d      	asrs	r5, r5, #1
 8006e92:	3308      	adds	r3, #8
 8006e94:	e7e2      	b.n	8006e5c <_dtoa_r+0x308>
 8006e96:	46c0      	nop			@ (mov r8, r8)
 8006e98:	0800a2d6 	.word	0x0800a2d6
 8006e9c:	0800a2ed 	.word	0x0800a2ed
 8006ea0:	7ff00000 	.word	0x7ff00000
 8006ea4:	0000270f 	.word	0x0000270f
 8006ea8:	0800a2d2 	.word	0x0800a2d2
 8006eac:	0800a2d5 	.word	0x0800a2d5
 8006eb0:	0800a2a1 	.word	0x0800a2a1
 8006eb4:	0800a2a0 	.word	0x0800a2a0
 8006eb8:	3ff00000 	.word	0x3ff00000
 8006ebc:	fffffc01 	.word	0xfffffc01
 8006ec0:	3ff80000 	.word	0x3ff80000
 8006ec4:	636f4361 	.word	0x636f4361
 8006ec8:	3fd287a7 	.word	0x3fd287a7
 8006ecc:	8b60c8b3 	.word	0x8b60c8b3
 8006ed0:	3fc68a28 	.word	0x3fc68a28
 8006ed4:	509f79fb 	.word	0x509f79fb
 8006ed8:	3fd34413 	.word	0x3fd34413
 8006edc:	0800a3e8 	.word	0x0800a3e8
 8006ee0:	00000432 	.word	0x00000432
 8006ee4:	00000412 	.word	0x00000412
 8006ee8:	fe100000 	.word	0xfe100000
 8006eec:	0800a345 	.word	0x0800a345
 8006ef0:	0800a3c0 	.word	0x0800a3c0
 8006ef4:	9b04      	ldr	r3, [sp, #16]
 8006ef6:	2402      	movs	r4, #2
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d016      	beq.n	8006f2a <_dtoa_r+0x3d6>
 8006efc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006efe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006f00:	220f      	movs	r2, #15
 8006f02:	425d      	negs	r5, r3
 8006f04:	402a      	ands	r2, r5
 8006f06:	4bd7      	ldr	r3, [pc, #860]	@ (8007264 <_dtoa_r+0x710>)
 8006f08:	00d2      	lsls	r2, r2, #3
 8006f0a:	189b      	adds	r3, r3, r2
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	f7fa fd38 	bl	8001984 <__aeabi_dmul>
 8006f14:	2701      	movs	r7, #1
 8006f16:	2300      	movs	r3, #0
 8006f18:	900a      	str	r0, [sp, #40]	@ 0x28
 8006f1a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006f1c:	4ed2      	ldr	r6, [pc, #840]	@ (8007268 <_dtoa_r+0x714>)
 8006f1e:	112d      	asrs	r5, r5, #4
 8006f20:	2d00      	cmp	r5, #0
 8006f22:	d000      	beq.n	8006f26 <_dtoa_r+0x3d2>
 8006f24:	e0ba      	b.n	800709c <_dtoa_r+0x548>
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d1a1      	bne.n	8006e6e <_dtoa_r+0x31a>
 8006f2a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006f2c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006f2e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d100      	bne.n	8006f36 <_dtoa_r+0x3e2>
 8006f34:	e0bd      	b.n	80070b2 <_dtoa_r+0x55e>
 8006f36:	2200      	movs	r2, #0
 8006f38:	0030      	movs	r0, r6
 8006f3a:	0039      	movs	r1, r7
 8006f3c:	4bcb      	ldr	r3, [pc, #812]	@ (800726c <_dtoa_r+0x718>)
 8006f3e:	f7f9 fa8b 	bl	8000458 <__aeabi_dcmplt>
 8006f42:	2800      	cmp	r0, #0
 8006f44:	d100      	bne.n	8006f48 <_dtoa_r+0x3f4>
 8006f46:	e0b4      	b.n	80070b2 <_dtoa_r+0x55e>
 8006f48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d100      	bne.n	8006f50 <_dtoa_r+0x3fc>
 8006f4e:	e0b0      	b.n	80070b2 <_dtoa_r+0x55e>
 8006f50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	dd39      	ble.n	8006fca <_dtoa_r+0x476>
 8006f56:	9b04      	ldr	r3, [sp, #16]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f5e:	0030      	movs	r0, r6
 8006f60:	4bc3      	ldr	r3, [pc, #780]	@ (8007270 <_dtoa_r+0x71c>)
 8006f62:	0039      	movs	r1, r7
 8006f64:	f7fa fd0e 	bl	8001984 <__aeabi_dmul>
 8006f68:	900a      	str	r0, [sp, #40]	@ 0x28
 8006f6a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006f6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f6e:	3401      	adds	r4, #1
 8006f70:	0020      	movs	r0, r4
 8006f72:	9311      	str	r3, [sp, #68]	@ 0x44
 8006f74:	f7fb fbc8 	bl	8002708 <__aeabi_i2d>
 8006f78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f7c:	f7fa fd02 	bl	8001984 <__aeabi_dmul>
 8006f80:	4bbc      	ldr	r3, [pc, #752]	@ (8007274 <_dtoa_r+0x720>)
 8006f82:	2200      	movs	r2, #0
 8006f84:	f7f9 fd56 	bl	8000a34 <__aeabi_dadd>
 8006f88:	4bbb      	ldr	r3, [pc, #748]	@ (8007278 <_dtoa_r+0x724>)
 8006f8a:	0006      	movs	r6, r0
 8006f8c:	18cf      	adds	r7, r1, r3
 8006f8e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d000      	beq.n	8006f96 <_dtoa_r+0x442>
 8006f94:	e091      	b.n	80070ba <_dtoa_r+0x566>
 8006f96:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006f98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	4bb7      	ldr	r3, [pc, #732]	@ (800727c <_dtoa_r+0x728>)
 8006f9e:	f7fa ffb9 	bl	8001f14 <__aeabi_dsub>
 8006fa2:	0032      	movs	r2, r6
 8006fa4:	003b      	movs	r3, r7
 8006fa6:	0004      	movs	r4, r0
 8006fa8:	000d      	movs	r5, r1
 8006faa:	f7f9 fa69 	bl	8000480 <__aeabi_dcmpgt>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	d000      	beq.n	8006fb4 <_dtoa_r+0x460>
 8006fb2:	e29d      	b.n	80074f0 <_dtoa_r+0x99c>
 8006fb4:	2180      	movs	r1, #128	@ 0x80
 8006fb6:	0609      	lsls	r1, r1, #24
 8006fb8:	187b      	adds	r3, r7, r1
 8006fba:	0032      	movs	r2, r6
 8006fbc:	0020      	movs	r0, r4
 8006fbe:	0029      	movs	r1, r5
 8006fc0:	f7f9 fa4a 	bl	8000458 <__aeabi_dcmplt>
 8006fc4:	2800      	cmp	r0, #0
 8006fc6:	d000      	beq.n	8006fca <_dtoa_r+0x476>
 8006fc8:	e130      	b.n	800722c <_dtoa_r+0x6d8>
 8006fca:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fcc:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006fce:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fd0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006fd2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	da00      	bge.n	8006fda <_dtoa_r+0x486>
 8006fd8:	e177      	b.n	80072ca <_dtoa_r+0x776>
 8006fda:	9a04      	ldr	r2, [sp, #16]
 8006fdc:	2a0e      	cmp	r2, #14
 8006fde:	dd00      	ble.n	8006fe2 <_dtoa_r+0x48e>
 8006fe0:	e173      	b.n	80072ca <_dtoa_r+0x776>
 8006fe2:	4ba0      	ldr	r3, [pc, #640]	@ (8007264 <_dtoa_r+0x710>)
 8006fe4:	00d2      	lsls	r2, r2, #3
 8006fe6:	189b      	adds	r3, r3, r2
 8006fe8:	685c      	ldr	r4, [r3, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	9306      	str	r3, [sp, #24]
 8006fee:	9407      	str	r4, [sp, #28]
 8006ff0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	da03      	bge.n	8006ffe <_dtoa_r+0x4aa>
 8006ff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	dc00      	bgt.n	8006ffe <_dtoa_r+0x4aa>
 8006ffc:	e106      	b.n	800720c <_dtoa_r+0x6b8>
 8006ffe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007000:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007004:	9d08      	ldr	r5, [sp, #32]
 8007006:	3b01      	subs	r3, #1
 8007008:	195b      	adds	r3, r3, r5
 800700a:	930a      	str	r3, [sp, #40]	@ 0x28
 800700c:	9a06      	ldr	r2, [sp, #24]
 800700e:	9b07      	ldr	r3, [sp, #28]
 8007010:	0030      	movs	r0, r6
 8007012:	0039      	movs	r1, r7
 8007014:	f7fa f872 	bl	80010fc <__aeabi_ddiv>
 8007018:	f7fb fb3a 	bl	8002690 <__aeabi_d2iz>
 800701c:	9009      	str	r0, [sp, #36]	@ 0x24
 800701e:	f7fb fb73 	bl	8002708 <__aeabi_i2d>
 8007022:	9a06      	ldr	r2, [sp, #24]
 8007024:	9b07      	ldr	r3, [sp, #28]
 8007026:	f7fa fcad 	bl	8001984 <__aeabi_dmul>
 800702a:	0002      	movs	r2, r0
 800702c:	000b      	movs	r3, r1
 800702e:	0030      	movs	r0, r6
 8007030:	0039      	movs	r1, r7
 8007032:	f7fa ff6f 	bl	8001f14 <__aeabi_dsub>
 8007036:	002b      	movs	r3, r5
 8007038:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800703a:	3501      	adds	r5, #1
 800703c:	3230      	adds	r2, #48	@ 0x30
 800703e:	701a      	strb	r2, [r3, #0]
 8007040:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007042:	002c      	movs	r4, r5
 8007044:	429a      	cmp	r2, r3
 8007046:	d000      	beq.n	800704a <_dtoa_r+0x4f6>
 8007048:	e131      	b.n	80072ae <_dtoa_r+0x75a>
 800704a:	0002      	movs	r2, r0
 800704c:	000b      	movs	r3, r1
 800704e:	f7f9 fcf1 	bl	8000a34 <__aeabi_dadd>
 8007052:	9a06      	ldr	r2, [sp, #24]
 8007054:	9b07      	ldr	r3, [sp, #28]
 8007056:	0006      	movs	r6, r0
 8007058:	000f      	movs	r7, r1
 800705a:	f7f9 fa11 	bl	8000480 <__aeabi_dcmpgt>
 800705e:	2800      	cmp	r0, #0
 8007060:	d000      	beq.n	8007064 <_dtoa_r+0x510>
 8007062:	e10f      	b.n	8007284 <_dtoa_r+0x730>
 8007064:	9a06      	ldr	r2, [sp, #24]
 8007066:	9b07      	ldr	r3, [sp, #28]
 8007068:	0030      	movs	r0, r6
 800706a:	0039      	movs	r1, r7
 800706c:	f7f9 f9ee 	bl	800044c <__aeabi_dcmpeq>
 8007070:	2800      	cmp	r0, #0
 8007072:	d003      	beq.n	800707c <_dtoa_r+0x528>
 8007074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007076:	07dd      	lsls	r5, r3, #31
 8007078:	d500      	bpl.n	800707c <_dtoa_r+0x528>
 800707a:	e103      	b.n	8007284 <_dtoa_r+0x730>
 800707c:	9905      	ldr	r1, [sp, #20]
 800707e:	9803      	ldr	r0, [sp, #12]
 8007080:	f000 fca6 	bl	80079d0 <_Bfree>
 8007084:	2300      	movs	r3, #0
 8007086:	7023      	strb	r3, [r4, #0]
 8007088:	9b04      	ldr	r3, [sp, #16]
 800708a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800708c:	3301      	adds	r3, #1
 800708e:	6013      	str	r3, [r2, #0]
 8007090:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007092:	2b00      	cmp	r3, #0
 8007094:	d100      	bne.n	8007098 <_dtoa_r+0x544>
 8007096:	e5a7      	b.n	8006be8 <_dtoa_r+0x94>
 8007098:	601c      	str	r4, [r3, #0]
 800709a:	e5a5      	b.n	8006be8 <_dtoa_r+0x94>
 800709c:	423d      	tst	r5, r7
 800709e:	d005      	beq.n	80070ac <_dtoa_r+0x558>
 80070a0:	6832      	ldr	r2, [r6, #0]
 80070a2:	6873      	ldr	r3, [r6, #4]
 80070a4:	f7fa fc6e 	bl	8001984 <__aeabi_dmul>
 80070a8:	003b      	movs	r3, r7
 80070aa:	3401      	adds	r4, #1
 80070ac:	106d      	asrs	r5, r5, #1
 80070ae:	3608      	adds	r6, #8
 80070b0:	e736      	b.n	8006f20 <_dtoa_r+0x3cc>
 80070b2:	9b04      	ldr	r3, [sp, #16]
 80070b4:	930c      	str	r3, [sp, #48]	@ 0x30
 80070b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b8:	e75a      	b.n	8006f70 <_dtoa_r+0x41c>
 80070ba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80070bc:	4b69      	ldr	r3, [pc, #420]	@ (8007264 <_dtoa_r+0x710>)
 80070be:	3a01      	subs	r2, #1
 80070c0:	00d2      	lsls	r2, r2, #3
 80070c2:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80070c4:	189b      	adds	r3, r3, r2
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	2900      	cmp	r1, #0
 80070cc:	d04c      	beq.n	8007168 <_dtoa_r+0x614>
 80070ce:	2000      	movs	r0, #0
 80070d0:	496b      	ldr	r1, [pc, #428]	@ (8007280 <_dtoa_r+0x72c>)
 80070d2:	f7fa f813 	bl	80010fc <__aeabi_ddiv>
 80070d6:	0032      	movs	r2, r6
 80070d8:	003b      	movs	r3, r7
 80070da:	f7fa ff1b 	bl	8001f14 <__aeabi_dsub>
 80070de:	9a08      	ldr	r2, [sp, #32]
 80070e0:	0006      	movs	r6, r0
 80070e2:	4694      	mov	ip, r2
 80070e4:	000f      	movs	r7, r1
 80070e6:	9b08      	ldr	r3, [sp, #32]
 80070e8:	9316      	str	r3, [sp, #88]	@ 0x58
 80070ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80070ec:	4463      	add	r3, ip
 80070ee:	9311      	str	r3, [sp, #68]	@ 0x44
 80070f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80070f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070f4:	f7fb facc 	bl	8002690 <__aeabi_d2iz>
 80070f8:	0005      	movs	r5, r0
 80070fa:	f7fb fb05 	bl	8002708 <__aeabi_i2d>
 80070fe:	0002      	movs	r2, r0
 8007100:	000b      	movs	r3, r1
 8007102:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007104:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007106:	f7fa ff05 	bl	8001f14 <__aeabi_dsub>
 800710a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800710c:	3530      	adds	r5, #48	@ 0x30
 800710e:	1c5c      	adds	r4, r3, #1
 8007110:	701d      	strb	r5, [r3, #0]
 8007112:	0032      	movs	r2, r6
 8007114:	003b      	movs	r3, r7
 8007116:	900a      	str	r0, [sp, #40]	@ 0x28
 8007118:	910b      	str	r1, [sp, #44]	@ 0x2c
 800711a:	f7f9 f99d 	bl	8000458 <__aeabi_dcmplt>
 800711e:	2800      	cmp	r0, #0
 8007120:	d16a      	bne.n	80071f8 <_dtoa_r+0x6a4>
 8007122:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007124:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007126:	2000      	movs	r0, #0
 8007128:	4950      	ldr	r1, [pc, #320]	@ (800726c <_dtoa_r+0x718>)
 800712a:	f7fa fef3 	bl	8001f14 <__aeabi_dsub>
 800712e:	0032      	movs	r2, r6
 8007130:	003b      	movs	r3, r7
 8007132:	f7f9 f991 	bl	8000458 <__aeabi_dcmplt>
 8007136:	2800      	cmp	r0, #0
 8007138:	d000      	beq.n	800713c <_dtoa_r+0x5e8>
 800713a:	e0a5      	b.n	8007288 <_dtoa_r+0x734>
 800713c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800713e:	42a3      	cmp	r3, r4
 8007140:	d100      	bne.n	8007144 <_dtoa_r+0x5f0>
 8007142:	e742      	b.n	8006fca <_dtoa_r+0x476>
 8007144:	2200      	movs	r2, #0
 8007146:	0030      	movs	r0, r6
 8007148:	0039      	movs	r1, r7
 800714a:	4b49      	ldr	r3, [pc, #292]	@ (8007270 <_dtoa_r+0x71c>)
 800714c:	f7fa fc1a 	bl	8001984 <__aeabi_dmul>
 8007150:	2200      	movs	r2, #0
 8007152:	0006      	movs	r6, r0
 8007154:	000f      	movs	r7, r1
 8007156:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007158:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800715a:	4b45      	ldr	r3, [pc, #276]	@ (8007270 <_dtoa_r+0x71c>)
 800715c:	f7fa fc12 	bl	8001984 <__aeabi_dmul>
 8007160:	9416      	str	r4, [sp, #88]	@ 0x58
 8007162:	900a      	str	r0, [sp, #40]	@ 0x28
 8007164:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007166:	e7c3      	b.n	80070f0 <_dtoa_r+0x59c>
 8007168:	0030      	movs	r0, r6
 800716a:	0039      	movs	r1, r7
 800716c:	f7fa fc0a 	bl	8001984 <__aeabi_dmul>
 8007170:	9d08      	ldr	r5, [sp, #32]
 8007172:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007174:	002b      	movs	r3, r5
 8007176:	4694      	mov	ip, r2
 8007178:	9016      	str	r0, [sp, #88]	@ 0x58
 800717a:	9117      	str	r1, [sp, #92]	@ 0x5c
 800717c:	4463      	add	r3, ip
 800717e:	9319      	str	r3, [sp, #100]	@ 0x64
 8007180:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007182:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007184:	f7fb fa84 	bl	8002690 <__aeabi_d2iz>
 8007188:	0004      	movs	r4, r0
 800718a:	f7fb fabd 	bl	8002708 <__aeabi_i2d>
 800718e:	000b      	movs	r3, r1
 8007190:	0002      	movs	r2, r0
 8007192:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007194:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007196:	f7fa febd 	bl	8001f14 <__aeabi_dsub>
 800719a:	3430      	adds	r4, #48	@ 0x30
 800719c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800719e:	702c      	strb	r4, [r5, #0]
 80071a0:	3501      	adds	r5, #1
 80071a2:	0006      	movs	r6, r0
 80071a4:	000f      	movs	r7, r1
 80071a6:	42ab      	cmp	r3, r5
 80071a8:	d129      	bne.n	80071fe <_dtoa_r+0x6aa>
 80071aa:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80071ac:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80071ae:	9b08      	ldr	r3, [sp, #32]
 80071b0:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80071b2:	469c      	mov	ip, r3
 80071b4:	2200      	movs	r2, #0
 80071b6:	4b32      	ldr	r3, [pc, #200]	@ (8007280 <_dtoa_r+0x72c>)
 80071b8:	4464      	add	r4, ip
 80071ba:	f7f9 fc3b 	bl	8000a34 <__aeabi_dadd>
 80071be:	0002      	movs	r2, r0
 80071c0:	000b      	movs	r3, r1
 80071c2:	0030      	movs	r0, r6
 80071c4:	0039      	movs	r1, r7
 80071c6:	f7f9 f95b 	bl	8000480 <__aeabi_dcmpgt>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d15c      	bne.n	8007288 <_dtoa_r+0x734>
 80071ce:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80071d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80071d2:	2000      	movs	r0, #0
 80071d4:	492a      	ldr	r1, [pc, #168]	@ (8007280 <_dtoa_r+0x72c>)
 80071d6:	f7fa fe9d 	bl	8001f14 <__aeabi_dsub>
 80071da:	0002      	movs	r2, r0
 80071dc:	000b      	movs	r3, r1
 80071de:	0030      	movs	r0, r6
 80071e0:	0039      	movs	r1, r7
 80071e2:	f7f9 f939 	bl	8000458 <__aeabi_dcmplt>
 80071e6:	2800      	cmp	r0, #0
 80071e8:	d100      	bne.n	80071ec <_dtoa_r+0x698>
 80071ea:	e6ee      	b.n	8006fca <_dtoa_r+0x476>
 80071ec:	0023      	movs	r3, r4
 80071ee:	3c01      	subs	r4, #1
 80071f0:	7822      	ldrb	r2, [r4, #0]
 80071f2:	2a30      	cmp	r2, #48	@ 0x30
 80071f4:	d0fa      	beq.n	80071ec <_dtoa_r+0x698>
 80071f6:	001c      	movs	r4, r3
 80071f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071fa:	9304      	str	r3, [sp, #16]
 80071fc:	e73e      	b.n	800707c <_dtoa_r+0x528>
 80071fe:	2200      	movs	r2, #0
 8007200:	4b1b      	ldr	r3, [pc, #108]	@ (8007270 <_dtoa_r+0x71c>)
 8007202:	f7fa fbbf 	bl	8001984 <__aeabi_dmul>
 8007206:	900a      	str	r0, [sp, #40]	@ 0x28
 8007208:	910b      	str	r1, [sp, #44]	@ 0x2c
 800720a:	e7b9      	b.n	8007180 <_dtoa_r+0x62c>
 800720c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720e:	2b00      	cmp	r3, #0
 8007210:	d10c      	bne.n	800722c <_dtoa_r+0x6d8>
 8007212:	9806      	ldr	r0, [sp, #24]
 8007214:	9907      	ldr	r1, [sp, #28]
 8007216:	2200      	movs	r2, #0
 8007218:	4b18      	ldr	r3, [pc, #96]	@ (800727c <_dtoa_r+0x728>)
 800721a:	f7fa fbb3 	bl	8001984 <__aeabi_dmul>
 800721e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007220:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007222:	f7f9 f937 	bl	8000494 <__aeabi_dcmpge>
 8007226:	2800      	cmp	r0, #0
 8007228:	d100      	bne.n	800722c <_dtoa_r+0x6d8>
 800722a:	e164      	b.n	80074f6 <_dtoa_r+0x9a2>
 800722c:	2600      	movs	r6, #0
 800722e:	0037      	movs	r7, r6
 8007230:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007232:	9c08      	ldr	r4, [sp, #32]
 8007234:	43db      	mvns	r3, r3
 8007236:	930c      	str	r3, [sp, #48]	@ 0x30
 8007238:	2300      	movs	r3, #0
 800723a:	9304      	str	r3, [sp, #16]
 800723c:	0031      	movs	r1, r6
 800723e:	9803      	ldr	r0, [sp, #12]
 8007240:	f000 fbc6 	bl	80079d0 <_Bfree>
 8007244:	2f00      	cmp	r7, #0
 8007246:	d0d7      	beq.n	80071f8 <_dtoa_r+0x6a4>
 8007248:	9b04      	ldr	r3, [sp, #16]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d005      	beq.n	800725a <_dtoa_r+0x706>
 800724e:	42bb      	cmp	r3, r7
 8007250:	d003      	beq.n	800725a <_dtoa_r+0x706>
 8007252:	0019      	movs	r1, r3
 8007254:	9803      	ldr	r0, [sp, #12]
 8007256:	f000 fbbb 	bl	80079d0 <_Bfree>
 800725a:	0039      	movs	r1, r7
 800725c:	9803      	ldr	r0, [sp, #12]
 800725e:	f000 fbb7 	bl	80079d0 <_Bfree>
 8007262:	e7c9      	b.n	80071f8 <_dtoa_r+0x6a4>
 8007264:	0800a3e8 	.word	0x0800a3e8
 8007268:	0800a3c0 	.word	0x0800a3c0
 800726c:	3ff00000 	.word	0x3ff00000
 8007270:	40240000 	.word	0x40240000
 8007274:	401c0000 	.word	0x401c0000
 8007278:	fcc00000 	.word	0xfcc00000
 800727c:	40140000 	.word	0x40140000
 8007280:	3fe00000 	.word	0x3fe00000
 8007284:	9b04      	ldr	r3, [sp, #16]
 8007286:	930c      	str	r3, [sp, #48]	@ 0x30
 8007288:	0023      	movs	r3, r4
 800728a:	001c      	movs	r4, r3
 800728c:	3b01      	subs	r3, #1
 800728e:	781a      	ldrb	r2, [r3, #0]
 8007290:	2a39      	cmp	r2, #57	@ 0x39
 8007292:	d108      	bne.n	80072a6 <_dtoa_r+0x752>
 8007294:	9a08      	ldr	r2, [sp, #32]
 8007296:	429a      	cmp	r2, r3
 8007298:	d1f7      	bne.n	800728a <_dtoa_r+0x736>
 800729a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800729c:	9908      	ldr	r1, [sp, #32]
 800729e:	3201      	adds	r2, #1
 80072a0:	920c      	str	r2, [sp, #48]	@ 0x30
 80072a2:	2230      	movs	r2, #48	@ 0x30
 80072a4:	700a      	strb	r2, [r1, #0]
 80072a6:	781a      	ldrb	r2, [r3, #0]
 80072a8:	3201      	adds	r2, #1
 80072aa:	701a      	strb	r2, [r3, #0]
 80072ac:	e7a4      	b.n	80071f8 <_dtoa_r+0x6a4>
 80072ae:	2200      	movs	r2, #0
 80072b0:	4bc6      	ldr	r3, [pc, #792]	@ (80075cc <_dtoa_r+0xa78>)
 80072b2:	f7fa fb67 	bl	8001984 <__aeabi_dmul>
 80072b6:	2200      	movs	r2, #0
 80072b8:	2300      	movs	r3, #0
 80072ba:	0006      	movs	r6, r0
 80072bc:	000f      	movs	r7, r1
 80072be:	f7f9 f8c5 	bl	800044c <__aeabi_dcmpeq>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d100      	bne.n	80072c8 <_dtoa_r+0x774>
 80072c6:	e6a1      	b.n	800700c <_dtoa_r+0x4b8>
 80072c8:	e6d8      	b.n	800707c <_dtoa_r+0x528>
 80072ca:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80072cc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80072ce:	9c06      	ldr	r4, [sp, #24]
 80072d0:	2f00      	cmp	r7, #0
 80072d2:	d014      	beq.n	80072fe <_dtoa_r+0x7aa>
 80072d4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80072d6:	2a01      	cmp	r2, #1
 80072d8:	dd00      	ble.n	80072dc <_dtoa_r+0x788>
 80072da:	e0c8      	b.n	800746e <_dtoa_r+0x91a>
 80072dc:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80072de:	2a00      	cmp	r2, #0
 80072e0:	d100      	bne.n	80072e4 <_dtoa_r+0x790>
 80072e2:	e0be      	b.n	8007462 <_dtoa_r+0x90e>
 80072e4:	4aba      	ldr	r2, [pc, #744]	@ (80075d0 <_dtoa_r+0xa7c>)
 80072e6:	189b      	adds	r3, r3, r2
 80072e8:	9a06      	ldr	r2, [sp, #24]
 80072ea:	2101      	movs	r1, #1
 80072ec:	18d2      	adds	r2, r2, r3
 80072ee:	9206      	str	r2, [sp, #24]
 80072f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80072f2:	9803      	ldr	r0, [sp, #12]
 80072f4:	18d3      	adds	r3, r2, r3
 80072f6:	930d      	str	r3, [sp, #52]	@ 0x34
 80072f8:	f000 fc6e 	bl	8007bd8 <__i2b>
 80072fc:	0007      	movs	r7, r0
 80072fe:	2c00      	cmp	r4, #0
 8007300:	d00e      	beq.n	8007320 <_dtoa_r+0x7cc>
 8007302:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007304:	2b00      	cmp	r3, #0
 8007306:	dd0b      	ble.n	8007320 <_dtoa_r+0x7cc>
 8007308:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800730a:	0023      	movs	r3, r4
 800730c:	4294      	cmp	r4, r2
 800730e:	dd00      	ble.n	8007312 <_dtoa_r+0x7be>
 8007310:	0013      	movs	r3, r2
 8007312:	9a06      	ldr	r2, [sp, #24]
 8007314:	1ae4      	subs	r4, r4, r3
 8007316:	1ad2      	subs	r2, r2, r3
 8007318:	9206      	str	r2, [sp, #24]
 800731a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007322:	2b00      	cmp	r3, #0
 8007324:	d01f      	beq.n	8007366 <_dtoa_r+0x812>
 8007326:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007328:	2b00      	cmp	r3, #0
 800732a:	d100      	bne.n	800732e <_dtoa_r+0x7da>
 800732c:	e0b5      	b.n	800749a <_dtoa_r+0x946>
 800732e:	2d00      	cmp	r5, #0
 8007330:	d010      	beq.n	8007354 <_dtoa_r+0x800>
 8007332:	0039      	movs	r1, r7
 8007334:	002a      	movs	r2, r5
 8007336:	9803      	ldr	r0, [sp, #12]
 8007338:	f000 fd18 	bl	8007d6c <__pow5mult>
 800733c:	9a05      	ldr	r2, [sp, #20]
 800733e:	0001      	movs	r1, r0
 8007340:	0007      	movs	r7, r0
 8007342:	9803      	ldr	r0, [sp, #12]
 8007344:	f000 fc60 	bl	8007c08 <__multiply>
 8007348:	0006      	movs	r6, r0
 800734a:	9905      	ldr	r1, [sp, #20]
 800734c:	9803      	ldr	r0, [sp, #12]
 800734e:	f000 fb3f 	bl	80079d0 <_Bfree>
 8007352:	9605      	str	r6, [sp, #20]
 8007354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007356:	1b5a      	subs	r2, r3, r5
 8007358:	42ab      	cmp	r3, r5
 800735a:	d004      	beq.n	8007366 <_dtoa_r+0x812>
 800735c:	9905      	ldr	r1, [sp, #20]
 800735e:	9803      	ldr	r0, [sp, #12]
 8007360:	f000 fd04 	bl	8007d6c <__pow5mult>
 8007364:	9005      	str	r0, [sp, #20]
 8007366:	2101      	movs	r1, #1
 8007368:	9803      	ldr	r0, [sp, #12]
 800736a:	f000 fc35 	bl	8007bd8 <__i2b>
 800736e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007370:	0006      	movs	r6, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d100      	bne.n	8007378 <_dtoa_r+0x824>
 8007376:	e1bc      	b.n	80076f2 <_dtoa_r+0xb9e>
 8007378:	001a      	movs	r2, r3
 800737a:	0001      	movs	r1, r0
 800737c:	9803      	ldr	r0, [sp, #12]
 800737e:	f000 fcf5 	bl	8007d6c <__pow5mult>
 8007382:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007384:	0006      	movs	r6, r0
 8007386:	2500      	movs	r5, #0
 8007388:	2b01      	cmp	r3, #1
 800738a:	dc16      	bgt.n	80073ba <_dtoa_r+0x866>
 800738c:	2500      	movs	r5, #0
 800738e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007390:	42ab      	cmp	r3, r5
 8007392:	d10e      	bne.n	80073b2 <_dtoa_r+0x85e>
 8007394:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007396:	031b      	lsls	r3, r3, #12
 8007398:	42ab      	cmp	r3, r5
 800739a:	d10a      	bne.n	80073b2 <_dtoa_r+0x85e>
 800739c:	4b8d      	ldr	r3, [pc, #564]	@ (80075d4 <_dtoa_r+0xa80>)
 800739e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80073a0:	4213      	tst	r3, r2
 80073a2:	d006      	beq.n	80073b2 <_dtoa_r+0x85e>
 80073a4:	9b06      	ldr	r3, [sp, #24]
 80073a6:	3501      	adds	r5, #1
 80073a8:	3301      	adds	r3, #1
 80073aa:	9306      	str	r3, [sp, #24]
 80073ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073ae:	3301      	adds	r3, #1
 80073b0:	930d      	str	r3, [sp, #52]	@ 0x34
 80073b2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80073b4:	2001      	movs	r0, #1
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d008      	beq.n	80073cc <_dtoa_r+0x878>
 80073ba:	6933      	ldr	r3, [r6, #16]
 80073bc:	3303      	adds	r3, #3
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	18f3      	adds	r3, r6, r3
 80073c2:	6858      	ldr	r0, [r3, #4]
 80073c4:	f000 fbb8 	bl	8007b38 <__hi0bits>
 80073c8:	2320      	movs	r3, #32
 80073ca:	1a18      	subs	r0, r3, r0
 80073cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073ce:	1818      	adds	r0, r3, r0
 80073d0:	0002      	movs	r2, r0
 80073d2:	231f      	movs	r3, #31
 80073d4:	401a      	ands	r2, r3
 80073d6:	4218      	tst	r0, r3
 80073d8:	d065      	beq.n	80074a6 <_dtoa_r+0x952>
 80073da:	3301      	adds	r3, #1
 80073dc:	1a9b      	subs	r3, r3, r2
 80073de:	2b04      	cmp	r3, #4
 80073e0:	dd5d      	ble.n	800749e <_dtoa_r+0x94a>
 80073e2:	231c      	movs	r3, #28
 80073e4:	1a9b      	subs	r3, r3, r2
 80073e6:	9a06      	ldr	r2, [sp, #24]
 80073e8:	18e4      	adds	r4, r4, r3
 80073ea:	18d2      	adds	r2, r2, r3
 80073ec:	9206      	str	r2, [sp, #24]
 80073ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80073f0:	18d3      	adds	r3, r2, r3
 80073f2:	930d      	str	r3, [sp, #52]	@ 0x34
 80073f4:	9b06      	ldr	r3, [sp, #24]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	dd05      	ble.n	8007406 <_dtoa_r+0x8b2>
 80073fa:	001a      	movs	r2, r3
 80073fc:	9905      	ldr	r1, [sp, #20]
 80073fe:	9803      	ldr	r0, [sp, #12]
 8007400:	f000 fd10 	bl	8007e24 <__lshift>
 8007404:	9005      	str	r0, [sp, #20]
 8007406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007408:	2b00      	cmp	r3, #0
 800740a:	dd05      	ble.n	8007418 <_dtoa_r+0x8c4>
 800740c:	0031      	movs	r1, r6
 800740e:	001a      	movs	r2, r3
 8007410:	9803      	ldr	r0, [sp, #12]
 8007412:	f000 fd07 	bl	8007e24 <__lshift>
 8007416:	0006      	movs	r6, r0
 8007418:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800741a:	2b00      	cmp	r3, #0
 800741c:	d045      	beq.n	80074aa <_dtoa_r+0x956>
 800741e:	0031      	movs	r1, r6
 8007420:	9805      	ldr	r0, [sp, #20]
 8007422:	f000 fd6b 	bl	8007efc <__mcmp>
 8007426:	2800      	cmp	r0, #0
 8007428:	da3f      	bge.n	80074aa <_dtoa_r+0x956>
 800742a:	9b04      	ldr	r3, [sp, #16]
 800742c:	220a      	movs	r2, #10
 800742e:	3b01      	subs	r3, #1
 8007430:	930c      	str	r3, [sp, #48]	@ 0x30
 8007432:	9905      	ldr	r1, [sp, #20]
 8007434:	2300      	movs	r3, #0
 8007436:	9803      	ldr	r0, [sp, #12]
 8007438:	f000 faee 	bl	8007a18 <__multadd>
 800743c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800743e:	9005      	str	r0, [sp, #20]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d100      	bne.n	8007446 <_dtoa_r+0x8f2>
 8007444:	e15c      	b.n	8007700 <_dtoa_r+0xbac>
 8007446:	2300      	movs	r3, #0
 8007448:	0039      	movs	r1, r7
 800744a:	220a      	movs	r2, #10
 800744c:	9803      	ldr	r0, [sp, #12]
 800744e:	f000 fae3 	bl	8007a18 <__multadd>
 8007452:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007454:	0007      	movs	r7, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	dc55      	bgt.n	8007506 <_dtoa_r+0x9b2>
 800745a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800745c:	2b02      	cmp	r3, #2
 800745e:	dc2d      	bgt.n	80074bc <_dtoa_r+0x968>
 8007460:	e051      	b.n	8007506 <_dtoa_r+0x9b2>
 8007462:	2336      	movs	r3, #54	@ 0x36
 8007464:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007466:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007468:	9c06      	ldr	r4, [sp, #24]
 800746a:	1a9b      	subs	r3, r3, r2
 800746c:	e73c      	b.n	80072e8 <_dtoa_r+0x794>
 800746e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007470:	1e5d      	subs	r5, r3, #1
 8007472:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007474:	42ab      	cmp	r3, r5
 8007476:	db08      	blt.n	800748a <_dtoa_r+0x936>
 8007478:	1b5d      	subs	r5, r3, r5
 800747a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800747c:	9c06      	ldr	r4, [sp, #24]
 800747e:	2b00      	cmp	r3, #0
 8007480:	db00      	blt.n	8007484 <_dtoa_r+0x930>
 8007482:	e731      	b.n	80072e8 <_dtoa_r+0x794>
 8007484:	1ae4      	subs	r4, r4, r3
 8007486:	2300      	movs	r3, #0
 8007488:	e72e      	b.n	80072e8 <_dtoa_r+0x794>
 800748a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800748c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800748e:	1aeb      	subs	r3, r5, r3
 8007490:	18d3      	adds	r3, r2, r3
 8007492:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007494:	9314      	str	r3, [sp, #80]	@ 0x50
 8007496:	2500      	movs	r5, #0
 8007498:	e7ef      	b.n	800747a <_dtoa_r+0x926>
 800749a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800749c:	e75e      	b.n	800735c <_dtoa_r+0x808>
 800749e:	2b04      	cmp	r3, #4
 80074a0:	d0a8      	beq.n	80073f4 <_dtoa_r+0x8a0>
 80074a2:	331c      	adds	r3, #28
 80074a4:	e79f      	b.n	80073e6 <_dtoa_r+0x892>
 80074a6:	0013      	movs	r3, r2
 80074a8:	e7fb      	b.n	80074a2 <_dtoa_r+0x94e>
 80074aa:	9b04      	ldr	r3, [sp, #16]
 80074ac:	930c      	str	r3, [sp, #48]	@ 0x30
 80074ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b0:	930e      	str	r3, [sp, #56]	@ 0x38
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dc23      	bgt.n	80074fe <_dtoa_r+0x9aa>
 80074b6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	dd20      	ble.n	80074fe <_dtoa_r+0x9aa>
 80074bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d000      	beq.n	80074c4 <_dtoa_r+0x970>
 80074c2:	e6b5      	b.n	8007230 <_dtoa_r+0x6dc>
 80074c4:	0031      	movs	r1, r6
 80074c6:	2205      	movs	r2, #5
 80074c8:	9803      	ldr	r0, [sp, #12]
 80074ca:	f000 faa5 	bl	8007a18 <__multadd>
 80074ce:	0006      	movs	r6, r0
 80074d0:	0001      	movs	r1, r0
 80074d2:	9805      	ldr	r0, [sp, #20]
 80074d4:	f000 fd12 	bl	8007efc <__mcmp>
 80074d8:	2800      	cmp	r0, #0
 80074da:	dc00      	bgt.n	80074de <_dtoa_r+0x98a>
 80074dc:	e6a8      	b.n	8007230 <_dtoa_r+0x6dc>
 80074de:	9b08      	ldr	r3, [sp, #32]
 80074e0:	9a08      	ldr	r2, [sp, #32]
 80074e2:	1c5c      	adds	r4, r3, #1
 80074e4:	2331      	movs	r3, #49	@ 0x31
 80074e6:	7013      	strb	r3, [r2, #0]
 80074e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074ea:	3301      	adds	r3, #1
 80074ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80074ee:	e6a3      	b.n	8007238 <_dtoa_r+0x6e4>
 80074f0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80074f2:	0037      	movs	r7, r6
 80074f4:	e7f3      	b.n	80074de <_dtoa_r+0x98a>
 80074f6:	9b04      	ldr	r3, [sp, #16]
 80074f8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80074fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80074fc:	e7f9      	b.n	80074f2 <_dtoa_r+0x99e>
 80074fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007500:	2b00      	cmp	r3, #0
 8007502:	d100      	bne.n	8007506 <_dtoa_r+0x9b2>
 8007504:	e100      	b.n	8007708 <_dtoa_r+0xbb4>
 8007506:	2c00      	cmp	r4, #0
 8007508:	dd05      	ble.n	8007516 <_dtoa_r+0x9c2>
 800750a:	0039      	movs	r1, r7
 800750c:	0022      	movs	r2, r4
 800750e:	9803      	ldr	r0, [sp, #12]
 8007510:	f000 fc88 	bl	8007e24 <__lshift>
 8007514:	0007      	movs	r7, r0
 8007516:	0038      	movs	r0, r7
 8007518:	2d00      	cmp	r5, #0
 800751a:	d018      	beq.n	800754e <_dtoa_r+0x9fa>
 800751c:	6879      	ldr	r1, [r7, #4]
 800751e:	9803      	ldr	r0, [sp, #12]
 8007520:	f000 fa12 	bl	8007948 <_Balloc>
 8007524:	1e04      	subs	r4, r0, #0
 8007526:	d105      	bne.n	8007534 <_dtoa_r+0x9e0>
 8007528:	0022      	movs	r2, r4
 800752a:	4b2b      	ldr	r3, [pc, #172]	@ (80075d8 <_dtoa_r+0xa84>)
 800752c:	482b      	ldr	r0, [pc, #172]	@ (80075dc <_dtoa_r+0xa88>)
 800752e:	492c      	ldr	r1, [pc, #176]	@ (80075e0 <_dtoa_r+0xa8c>)
 8007530:	f7ff fb25 	bl	8006b7e <_dtoa_r+0x2a>
 8007534:	0039      	movs	r1, r7
 8007536:	693a      	ldr	r2, [r7, #16]
 8007538:	310c      	adds	r1, #12
 800753a:	3202      	adds	r2, #2
 800753c:	0092      	lsls	r2, r2, #2
 800753e:	300c      	adds	r0, #12
 8007540:	f002 f986 	bl	8009850 <memcpy>
 8007544:	2201      	movs	r2, #1
 8007546:	0021      	movs	r1, r4
 8007548:	9803      	ldr	r0, [sp, #12]
 800754a:	f000 fc6b 	bl	8007e24 <__lshift>
 800754e:	9b08      	ldr	r3, [sp, #32]
 8007550:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007552:	9306      	str	r3, [sp, #24]
 8007554:	3b01      	subs	r3, #1
 8007556:	189b      	adds	r3, r3, r2
 8007558:	2201      	movs	r2, #1
 800755a:	9704      	str	r7, [sp, #16]
 800755c:	0007      	movs	r7, r0
 800755e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007560:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007562:	4013      	ands	r3, r2
 8007564:	930e      	str	r3, [sp, #56]	@ 0x38
 8007566:	0031      	movs	r1, r6
 8007568:	9805      	ldr	r0, [sp, #20]
 800756a:	f7ff fa65 	bl	8006a38 <quorem>
 800756e:	9904      	ldr	r1, [sp, #16]
 8007570:	0005      	movs	r5, r0
 8007572:	900a      	str	r0, [sp, #40]	@ 0x28
 8007574:	9805      	ldr	r0, [sp, #20]
 8007576:	f000 fcc1 	bl	8007efc <__mcmp>
 800757a:	003a      	movs	r2, r7
 800757c:	900d      	str	r0, [sp, #52]	@ 0x34
 800757e:	0031      	movs	r1, r6
 8007580:	9803      	ldr	r0, [sp, #12]
 8007582:	f000 fcd7 	bl	8007f34 <__mdiff>
 8007586:	2201      	movs	r2, #1
 8007588:	68c3      	ldr	r3, [r0, #12]
 800758a:	0004      	movs	r4, r0
 800758c:	3530      	adds	r5, #48	@ 0x30
 800758e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007590:	2b00      	cmp	r3, #0
 8007592:	d104      	bne.n	800759e <_dtoa_r+0xa4a>
 8007594:	0001      	movs	r1, r0
 8007596:	9805      	ldr	r0, [sp, #20]
 8007598:	f000 fcb0 	bl	8007efc <__mcmp>
 800759c:	9009      	str	r0, [sp, #36]	@ 0x24
 800759e:	0021      	movs	r1, r4
 80075a0:	9803      	ldr	r0, [sp, #12]
 80075a2:	f000 fa15 	bl	80079d0 <_Bfree>
 80075a6:	9b06      	ldr	r3, [sp, #24]
 80075a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075aa:	1c5c      	adds	r4, r3, #1
 80075ac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80075ae:	4313      	orrs	r3, r2
 80075b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075b2:	4313      	orrs	r3, r2
 80075b4:	d116      	bne.n	80075e4 <_dtoa_r+0xa90>
 80075b6:	2d39      	cmp	r5, #57	@ 0x39
 80075b8:	d02f      	beq.n	800761a <_dtoa_r+0xac6>
 80075ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075bc:	2b00      	cmp	r3, #0
 80075be:	dd01      	ble.n	80075c4 <_dtoa_r+0xa70>
 80075c0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80075c2:	3531      	adds	r5, #49	@ 0x31
 80075c4:	9b06      	ldr	r3, [sp, #24]
 80075c6:	701d      	strb	r5, [r3, #0]
 80075c8:	e638      	b.n	800723c <_dtoa_r+0x6e8>
 80075ca:	46c0      	nop			@ (mov r8, r8)
 80075cc:	40240000 	.word	0x40240000
 80075d0:	00000433 	.word	0x00000433
 80075d4:	7ff00000 	.word	0x7ff00000
 80075d8:	0800a345 	.word	0x0800a345
 80075dc:	0800a2ed 	.word	0x0800a2ed
 80075e0:	000002ef 	.word	0x000002ef
 80075e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	db04      	blt.n	80075f4 <_dtoa_r+0xaa0>
 80075ea:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80075ec:	4313      	orrs	r3, r2
 80075ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075f0:	4313      	orrs	r3, r2
 80075f2:	d11e      	bne.n	8007632 <_dtoa_r+0xade>
 80075f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	dde4      	ble.n	80075c4 <_dtoa_r+0xa70>
 80075fa:	9905      	ldr	r1, [sp, #20]
 80075fc:	2201      	movs	r2, #1
 80075fe:	9803      	ldr	r0, [sp, #12]
 8007600:	f000 fc10 	bl	8007e24 <__lshift>
 8007604:	0031      	movs	r1, r6
 8007606:	9005      	str	r0, [sp, #20]
 8007608:	f000 fc78 	bl	8007efc <__mcmp>
 800760c:	2800      	cmp	r0, #0
 800760e:	dc02      	bgt.n	8007616 <_dtoa_r+0xac2>
 8007610:	d1d8      	bne.n	80075c4 <_dtoa_r+0xa70>
 8007612:	07eb      	lsls	r3, r5, #31
 8007614:	d5d6      	bpl.n	80075c4 <_dtoa_r+0xa70>
 8007616:	2d39      	cmp	r5, #57	@ 0x39
 8007618:	d1d2      	bne.n	80075c0 <_dtoa_r+0xa6c>
 800761a:	2339      	movs	r3, #57	@ 0x39
 800761c:	9a06      	ldr	r2, [sp, #24]
 800761e:	7013      	strb	r3, [r2, #0]
 8007620:	0023      	movs	r3, r4
 8007622:	001c      	movs	r4, r3
 8007624:	3b01      	subs	r3, #1
 8007626:	781a      	ldrb	r2, [r3, #0]
 8007628:	2a39      	cmp	r2, #57	@ 0x39
 800762a:	d04f      	beq.n	80076cc <_dtoa_r+0xb78>
 800762c:	3201      	adds	r2, #1
 800762e:	701a      	strb	r2, [r3, #0]
 8007630:	e604      	b.n	800723c <_dtoa_r+0x6e8>
 8007632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007634:	2b00      	cmp	r3, #0
 8007636:	dd03      	ble.n	8007640 <_dtoa_r+0xaec>
 8007638:	2d39      	cmp	r5, #57	@ 0x39
 800763a:	d0ee      	beq.n	800761a <_dtoa_r+0xac6>
 800763c:	3501      	adds	r5, #1
 800763e:	e7c1      	b.n	80075c4 <_dtoa_r+0xa70>
 8007640:	9b06      	ldr	r3, [sp, #24]
 8007642:	9a06      	ldr	r2, [sp, #24]
 8007644:	701d      	strb	r5, [r3, #0]
 8007646:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007648:	4293      	cmp	r3, r2
 800764a:	d02a      	beq.n	80076a2 <_dtoa_r+0xb4e>
 800764c:	2300      	movs	r3, #0
 800764e:	220a      	movs	r2, #10
 8007650:	9905      	ldr	r1, [sp, #20]
 8007652:	9803      	ldr	r0, [sp, #12]
 8007654:	f000 f9e0 	bl	8007a18 <__multadd>
 8007658:	9b04      	ldr	r3, [sp, #16]
 800765a:	9005      	str	r0, [sp, #20]
 800765c:	42bb      	cmp	r3, r7
 800765e:	d109      	bne.n	8007674 <_dtoa_r+0xb20>
 8007660:	2300      	movs	r3, #0
 8007662:	220a      	movs	r2, #10
 8007664:	9904      	ldr	r1, [sp, #16]
 8007666:	9803      	ldr	r0, [sp, #12]
 8007668:	f000 f9d6 	bl	8007a18 <__multadd>
 800766c:	9004      	str	r0, [sp, #16]
 800766e:	0007      	movs	r7, r0
 8007670:	9406      	str	r4, [sp, #24]
 8007672:	e778      	b.n	8007566 <_dtoa_r+0xa12>
 8007674:	9904      	ldr	r1, [sp, #16]
 8007676:	2300      	movs	r3, #0
 8007678:	220a      	movs	r2, #10
 800767a:	9803      	ldr	r0, [sp, #12]
 800767c:	f000 f9cc 	bl	8007a18 <__multadd>
 8007680:	2300      	movs	r3, #0
 8007682:	9004      	str	r0, [sp, #16]
 8007684:	220a      	movs	r2, #10
 8007686:	0039      	movs	r1, r7
 8007688:	9803      	ldr	r0, [sp, #12]
 800768a:	f000 f9c5 	bl	8007a18 <__multadd>
 800768e:	e7ee      	b.n	800766e <_dtoa_r+0xb1a>
 8007690:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007692:	2401      	movs	r4, #1
 8007694:	2b00      	cmp	r3, #0
 8007696:	dd00      	ble.n	800769a <_dtoa_r+0xb46>
 8007698:	001c      	movs	r4, r3
 800769a:	9b08      	ldr	r3, [sp, #32]
 800769c:	191c      	adds	r4, r3, r4
 800769e:	2300      	movs	r3, #0
 80076a0:	9304      	str	r3, [sp, #16]
 80076a2:	9905      	ldr	r1, [sp, #20]
 80076a4:	2201      	movs	r2, #1
 80076a6:	9803      	ldr	r0, [sp, #12]
 80076a8:	f000 fbbc 	bl	8007e24 <__lshift>
 80076ac:	0031      	movs	r1, r6
 80076ae:	9005      	str	r0, [sp, #20]
 80076b0:	f000 fc24 	bl	8007efc <__mcmp>
 80076b4:	2800      	cmp	r0, #0
 80076b6:	dcb3      	bgt.n	8007620 <_dtoa_r+0xacc>
 80076b8:	d101      	bne.n	80076be <_dtoa_r+0xb6a>
 80076ba:	07ed      	lsls	r5, r5, #31
 80076bc:	d4b0      	bmi.n	8007620 <_dtoa_r+0xacc>
 80076be:	0023      	movs	r3, r4
 80076c0:	001c      	movs	r4, r3
 80076c2:	3b01      	subs	r3, #1
 80076c4:	781a      	ldrb	r2, [r3, #0]
 80076c6:	2a30      	cmp	r2, #48	@ 0x30
 80076c8:	d0fa      	beq.n	80076c0 <_dtoa_r+0xb6c>
 80076ca:	e5b7      	b.n	800723c <_dtoa_r+0x6e8>
 80076cc:	9a08      	ldr	r2, [sp, #32]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d1a7      	bne.n	8007622 <_dtoa_r+0xace>
 80076d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076d4:	3301      	adds	r3, #1
 80076d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80076d8:	2331      	movs	r3, #49	@ 0x31
 80076da:	7013      	strb	r3, [r2, #0]
 80076dc:	e5ae      	b.n	800723c <_dtoa_r+0x6e8>
 80076de:	4b15      	ldr	r3, [pc, #84]	@ (8007734 <_dtoa_r+0xbe0>)
 80076e0:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80076e2:	9308      	str	r3, [sp, #32]
 80076e4:	4b14      	ldr	r3, [pc, #80]	@ (8007738 <_dtoa_r+0xbe4>)
 80076e6:	2a00      	cmp	r2, #0
 80076e8:	d001      	beq.n	80076ee <_dtoa_r+0xb9a>
 80076ea:	f7ff fa7b 	bl	8006be4 <_dtoa_r+0x90>
 80076ee:	f7ff fa7b 	bl	8006be8 <_dtoa_r+0x94>
 80076f2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	dc00      	bgt.n	80076fa <_dtoa_r+0xba6>
 80076f8:	e648      	b.n	800738c <_dtoa_r+0x838>
 80076fa:	2001      	movs	r0, #1
 80076fc:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80076fe:	e665      	b.n	80073cc <_dtoa_r+0x878>
 8007700:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007702:	2b00      	cmp	r3, #0
 8007704:	dc00      	bgt.n	8007708 <_dtoa_r+0xbb4>
 8007706:	e6d6      	b.n	80074b6 <_dtoa_r+0x962>
 8007708:	2400      	movs	r4, #0
 800770a:	0031      	movs	r1, r6
 800770c:	9805      	ldr	r0, [sp, #20]
 800770e:	f7ff f993 	bl	8006a38 <quorem>
 8007712:	9b08      	ldr	r3, [sp, #32]
 8007714:	3030      	adds	r0, #48	@ 0x30
 8007716:	5518      	strb	r0, [r3, r4]
 8007718:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800771a:	3401      	adds	r4, #1
 800771c:	0005      	movs	r5, r0
 800771e:	429c      	cmp	r4, r3
 8007720:	dab6      	bge.n	8007690 <_dtoa_r+0xb3c>
 8007722:	2300      	movs	r3, #0
 8007724:	220a      	movs	r2, #10
 8007726:	9905      	ldr	r1, [sp, #20]
 8007728:	9803      	ldr	r0, [sp, #12]
 800772a:	f000 f975 	bl	8007a18 <__multadd>
 800772e:	9005      	str	r0, [sp, #20]
 8007730:	e7eb      	b.n	800770a <_dtoa_r+0xbb6>
 8007732:	46c0      	nop			@ (mov r8, r8)
 8007734:	0800a2c9 	.word	0x0800a2c9
 8007738:	0800a2d1 	.word	0x0800a2d1

0800773c <_free_r>:
 800773c:	b570      	push	{r4, r5, r6, lr}
 800773e:	0005      	movs	r5, r0
 8007740:	1e0c      	subs	r4, r1, #0
 8007742:	d010      	beq.n	8007766 <_free_r+0x2a>
 8007744:	3c04      	subs	r4, #4
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	2b00      	cmp	r3, #0
 800774a:	da00      	bge.n	800774e <_free_r+0x12>
 800774c:	18e4      	adds	r4, r4, r3
 800774e:	0028      	movs	r0, r5
 8007750:	f000 f8ea 	bl	8007928 <__malloc_lock>
 8007754:	4a1d      	ldr	r2, [pc, #116]	@ (80077cc <_free_r+0x90>)
 8007756:	6813      	ldr	r3, [r2, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d105      	bne.n	8007768 <_free_r+0x2c>
 800775c:	6063      	str	r3, [r4, #4]
 800775e:	6014      	str	r4, [r2, #0]
 8007760:	0028      	movs	r0, r5
 8007762:	f000 f8e9 	bl	8007938 <__malloc_unlock>
 8007766:	bd70      	pop	{r4, r5, r6, pc}
 8007768:	42a3      	cmp	r3, r4
 800776a:	d908      	bls.n	800777e <_free_r+0x42>
 800776c:	6820      	ldr	r0, [r4, #0]
 800776e:	1821      	adds	r1, r4, r0
 8007770:	428b      	cmp	r3, r1
 8007772:	d1f3      	bne.n	800775c <_free_r+0x20>
 8007774:	6819      	ldr	r1, [r3, #0]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	1809      	adds	r1, r1, r0
 800777a:	6021      	str	r1, [r4, #0]
 800777c:	e7ee      	b.n	800775c <_free_r+0x20>
 800777e:	001a      	movs	r2, r3
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d001      	beq.n	800778a <_free_r+0x4e>
 8007786:	42a3      	cmp	r3, r4
 8007788:	d9f9      	bls.n	800777e <_free_r+0x42>
 800778a:	6811      	ldr	r1, [r2, #0]
 800778c:	1850      	adds	r0, r2, r1
 800778e:	42a0      	cmp	r0, r4
 8007790:	d10b      	bne.n	80077aa <_free_r+0x6e>
 8007792:	6820      	ldr	r0, [r4, #0]
 8007794:	1809      	adds	r1, r1, r0
 8007796:	1850      	adds	r0, r2, r1
 8007798:	6011      	str	r1, [r2, #0]
 800779a:	4283      	cmp	r3, r0
 800779c:	d1e0      	bne.n	8007760 <_free_r+0x24>
 800779e:	6818      	ldr	r0, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	1841      	adds	r1, r0, r1
 80077a4:	6011      	str	r1, [r2, #0]
 80077a6:	6053      	str	r3, [r2, #4]
 80077a8:	e7da      	b.n	8007760 <_free_r+0x24>
 80077aa:	42a0      	cmp	r0, r4
 80077ac:	d902      	bls.n	80077b4 <_free_r+0x78>
 80077ae:	230c      	movs	r3, #12
 80077b0:	602b      	str	r3, [r5, #0]
 80077b2:	e7d5      	b.n	8007760 <_free_r+0x24>
 80077b4:	6820      	ldr	r0, [r4, #0]
 80077b6:	1821      	adds	r1, r4, r0
 80077b8:	428b      	cmp	r3, r1
 80077ba:	d103      	bne.n	80077c4 <_free_r+0x88>
 80077bc:	6819      	ldr	r1, [r3, #0]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	1809      	adds	r1, r1, r0
 80077c2:	6021      	str	r1, [r4, #0]
 80077c4:	6063      	str	r3, [r4, #4]
 80077c6:	6054      	str	r4, [r2, #4]
 80077c8:	e7ca      	b.n	8007760 <_free_r+0x24>
 80077ca:	46c0      	nop			@ (mov r8, r8)
 80077cc:	20000408 	.word	0x20000408

080077d0 <malloc>:
 80077d0:	b510      	push	{r4, lr}
 80077d2:	4b03      	ldr	r3, [pc, #12]	@ (80077e0 <malloc+0x10>)
 80077d4:	0001      	movs	r1, r0
 80077d6:	6818      	ldr	r0, [r3, #0]
 80077d8:	f000 f826 	bl	8007828 <_malloc_r>
 80077dc:	bd10      	pop	{r4, pc}
 80077de:	46c0      	nop			@ (mov r8, r8)
 80077e0:	20000018 	.word	0x20000018

080077e4 <sbrk_aligned>:
 80077e4:	b570      	push	{r4, r5, r6, lr}
 80077e6:	4e0f      	ldr	r6, [pc, #60]	@ (8007824 <sbrk_aligned+0x40>)
 80077e8:	000d      	movs	r5, r1
 80077ea:	6831      	ldr	r1, [r6, #0]
 80077ec:	0004      	movs	r4, r0
 80077ee:	2900      	cmp	r1, #0
 80077f0:	d102      	bne.n	80077f8 <sbrk_aligned+0x14>
 80077f2:	f002 f81b 	bl	800982c <_sbrk_r>
 80077f6:	6030      	str	r0, [r6, #0]
 80077f8:	0029      	movs	r1, r5
 80077fa:	0020      	movs	r0, r4
 80077fc:	f002 f816 	bl	800982c <_sbrk_r>
 8007800:	1c43      	adds	r3, r0, #1
 8007802:	d103      	bne.n	800780c <sbrk_aligned+0x28>
 8007804:	2501      	movs	r5, #1
 8007806:	426d      	negs	r5, r5
 8007808:	0028      	movs	r0, r5
 800780a:	bd70      	pop	{r4, r5, r6, pc}
 800780c:	2303      	movs	r3, #3
 800780e:	1cc5      	adds	r5, r0, #3
 8007810:	439d      	bics	r5, r3
 8007812:	42a8      	cmp	r0, r5
 8007814:	d0f8      	beq.n	8007808 <sbrk_aligned+0x24>
 8007816:	1a29      	subs	r1, r5, r0
 8007818:	0020      	movs	r0, r4
 800781a:	f002 f807 	bl	800982c <_sbrk_r>
 800781e:	3001      	adds	r0, #1
 8007820:	d1f2      	bne.n	8007808 <sbrk_aligned+0x24>
 8007822:	e7ef      	b.n	8007804 <sbrk_aligned+0x20>
 8007824:	20000404 	.word	0x20000404

08007828 <_malloc_r>:
 8007828:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800782a:	2203      	movs	r2, #3
 800782c:	1ccb      	adds	r3, r1, #3
 800782e:	4393      	bics	r3, r2
 8007830:	3308      	adds	r3, #8
 8007832:	0005      	movs	r5, r0
 8007834:	001f      	movs	r7, r3
 8007836:	2b0c      	cmp	r3, #12
 8007838:	d234      	bcs.n	80078a4 <_malloc_r+0x7c>
 800783a:	270c      	movs	r7, #12
 800783c:	42b9      	cmp	r1, r7
 800783e:	d833      	bhi.n	80078a8 <_malloc_r+0x80>
 8007840:	0028      	movs	r0, r5
 8007842:	f000 f871 	bl	8007928 <__malloc_lock>
 8007846:	4e37      	ldr	r6, [pc, #220]	@ (8007924 <_malloc_r+0xfc>)
 8007848:	6833      	ldr	r3, [r6, #0]
 800784a:	001c      	movs	r4, r3
 800784c:	2c00      	cmp	r4, #0
 800784e:	d12f      	bne.n	80078b0 <_malloc_r+0x88>
 8007850:	0039      	movs	r1, r7
 8007852:	0028      	movs	r0, r5
 8007854:	f7ff ffc6 	bl	80077e4 <sbrk_aligned>
 8007858:	0004      	movs	r4, r0
 800785a:	1c43      	adds	r3, r0, #1
 800785c:	d15f      	bne.n	800791e <_malloc_r+0xf6>
 800785e:	6834      	ldr	r4, [r6, #0]
 8007860:	9400      	str	r4, [sp, #0]
 8007862:	9b00      	ldr	r3, [sp, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d14a      	bne.n	80078fe <_malloc_r+0xd6>
 8007868:	2c00      	cmp	r4, #0
 800786a:	d052      	beq.n	8007912 <_malloc_r+0xea>
 800786c:	6823      	ldr	r3, [r4, #0]
 800786e:	0028      	movs	r0, r5
 8007870:	18e3      	adds	r3, r4, r3
 8007872:	9900      	ldr	r1, [sp, #0]
 8007874:	9301      	str	r3, [sp, #4]
 8007876:	f001 ffd9 	bl	800982c <_sbrk_r>
 800787a:	9b01      	ldr	r3, [sp, #4]
 800787c:	4283      	cmp	r3, r0
 800787e:	d148      	bne.n	8007912 <_malloc_r+0xea>
 8007880:	6823      	ldr	r3, [r4, #0]
 8007882:	0028      	movs	r0, r5
 8007884:	1aff      	subs	r7, r7, r3
 8007886:	0039      	movs	r1, r7
 8007888:	f7ff ffac 	bl	80077e4 <sbrk_aligned>
 800788c:	3001      	adds	r0, #1
 800788e:	d040      	beq.n	8007912 <_malloc_r+0xea>
 8007890:	6823      	ldr	r3, [r4, #0]
 8007892:	19db      	adds	r3, r3, r7
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	6833      	ldr	r3, [r6, #0]
 8007898:	685a      	ldr	r2, [r3, #4]
 800789a:	2a00      	cmp	r2, #0
 800789c:	d133      	bne.n	8007906 <_malloc_r+0xde>
 800789e:	9b00      	ldr	r3, [sp, #0]
 80078a0:	6033      	str	r3, [r6, #0]
 80078a2:	e019      	b.n	80078d8 <_malloc_r+0xb0>
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	dac9      	bge.n	800783c <_malloc_r+0x14>
 80078a8:	230c      	movs	r3, #12
 80078aa:	602b      	str	r3, [r5, #0]
 80078ac:	2000      	movs	r0, #0
 80078ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80078b0:	6821      	ldr	r1, [r4, #0]
 80078b2:	1bc9      	subs	r1, r1, r7
 80078b4:	d420      	bmi.n	80078f8 <_malloc_r+0xd0>
 80078b6:	290b      	cmp	r1, #11
 80078b8:	d90a      	bls.n	80078d0 <_malloc_r+0xa8>
 80078ba:	19e2      	adds	r2, r4, r7
 80078bc:	6027      	str	r7, [r4, #0]
 80078be:	42a3      	cmp	r3, r4
 80078c0:	d104      	bne.n	80078cc <_malloc_r+0xa4>
 80078c2:	6032      	str	r2, [r6, #0]
 80078c4:	6863      	ldr	r3, [r4, #4]
 80078c6:	6011      	str	r1, [r2, #0]
 80078c8:	6053      	str	r3, [r2, #4]
 80078ca:	e005      	b.n	80078d8 <_malloc_r+0xb0>
 80078cc:	605a      	str	r2, [r3, #4]
 80078ce:	e7f9      	b.n	80078c4 <_malloc_r+0x9c>
 80078d0:	6862      	ldr	r2, [r4, #4]
 80078d2:	42a3      	cmp	r3, r4
 80078d4:	d10e      	bne.n	80078f4 <_malloc_r+0xcc>
 80078d6:	6032      	str	r2, [r6, #0]
 80078d8:	0028      	movs	r0, r5
 80078da:	f000 f82d 	bl	8007938 <__malloc_unlock>
 80078de:	0020      	movs	r0, r4
 80078e0:	2207      	movs	r2, #7
 80078e2:	300b      	adds	r0, #11
 80078e4:	1d23      	adds	r3, r4, #4
 80078e6:	4390      	bics	r0, r2
 80078e8:	1ac2      	subs	r2, r0, r3
 80078ea:	4298      	cmp	r0, r3
 80078ec:	d0df      	beq.n	80078ae <_malloc_r+0x86>
 80078ee:	1a1b      	subs	r3, r3, r0
 80078f0:	50a3      	str	r3, [r4, r2]
 80078f2:	e7dc      	b.n	80078ae <_malloc_r+0x86>
 80078f4:	605a      	str	r2, [r3, #4]
 80078f6:	e7ef      	b.n	80078d8 <_malloc_r+0xb0>
 80078f8:	0023      	movs	r3, r4
 80078fa:	6864      	ldr	r4, [r4, #4]
 80078fc:	e7a6      	b.n	800784c <_malloc_r+0x24>
 80078fe:	9c00      	ldr	r4, [sp, #0]
 8007900:	6863      	ldr	r3, [r4, #4]
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	e7ad      	b.n	8007862 <_malloc_r+0x3a>
 8007906:	001a      	movs	r2, r3
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	42a3      	cmp	r3, r4
 800790c:	d1fb      	bne.n	8007906 <_malloc_r+0xde>
 800790e:	2300      	movs	r3, #0
 8007910:	e7da      	b.n	80078c8 <_malloc_r+0xa0>
 8007912:	230c      	movs	r3, #12
 8007914:	0028      	movs	r0, r5
 8007916:	602b      	str	r3, [r5, #0]
 8007918:	f000 f80e 	bl	8007938 <__malloc_unlock>
 800791c:	e7c6      	b.n	80078ac <_malloc_r+0x84>
 800791e:	6007      	str	r7, [r0, #0]
 8007920:	e7da      	b.n	80078d8 <_malloc_r+0xb0>
 8007922:	46c0      	nop			@ (mov r8, r8)
 8007924:	20000408 	.word	0x20000408

08007928 <__malloc_lock>:
 8007928:	b510      	push	{r4, lr}
 800792a:	4802      	ldr	r0, [pc, #8]	@ (8007934 <__malloc_lock+0xc>)
 800792c:	f7ff f873 	bl	8006a16 <__retarget_lock_acquire_recursive>
 8007930:	bd10      	pop	{r4, pc}
 8007932:	46c0      	nop			@ (mov r8, r8)
 8007934:	20000400 	.word	0x20000400

08007938 <__malloc_unlock>:
 8007938:	b510      	push	{r4, lr}
 800793a:	4802      	ldr	r0, [pc, #8]	@ (8007944 <__malloc_unlock+0xc>)
 800793c:	f7ff f86c 	bl	8006a18 <__retarget_lock_release_recursive>
 8007940:	bd10      	pop	{r4, pc}
 8007942:	46c0      	nop			@ (mov r8, r8)
 8007944:	20000400 	.word	0x20000400

08007948 <_Balloc>:
 8007948:	b570      	push	{r4, r5, r6, lr}
 800794a:	69c5      	ldr	r5, [r0, #28]
 800794c:	0006      	movs	r6, r0
 800794e:	000c      	movs	r4, r1
 8007950:	2d00      	cmp	r5, #0
 8007952:	d10e      	bne.n	8007972 <_Balloc+0x2a>
 8007954:	2010      	movs	r0, #16
 8007956:	f7ff ff3b 	bl	80077d0 <malloc>
 800795a:	1e02      	subs	r2, r0, #0
 800795c:	61f0      	str	r0, [r6, #28]
 800795e:	d104      	bne.n	800796a <_Balloc+0x22>
 8007960:	216b      	movs	r1, #107	@ 0x6b
 8007962:	4b19      	ldr	r3, [pc, #100]	@ (80079c8 <_Balloc+0x80>)
 8007964:	4819      	ldr	r0, [pc, #100]	@ (80079cc <_Balloc+0x84>)
 8007966:	f001 ff83 	bl	8009870 <__assert_func>
 800796a:	6045      	str	r5, [r0, #4]
 800796c:	6085      	str	r5, [r0, #8]
 800796e:	6005      	str	r5, [r0, #0]
 8007970:	60c5      	str	r5, [r0, #12]
 8007972:	69f5      	ldr	r5, [r6, #28]
 8007974:	68eb      	ldr	r3, [r5, #12]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d013      	beq.n	80079a2 <_Balloc+0x5a>
 800797a:	69f3      	ldr	r3, [r6, #28]
 800797c:	00a2      	lsls	r2, r4, #2
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	189b      	adds	r3, r3, r2
 8007982:	6818      	ldr	r0, [r3, #0]
 8007984:	2800      	cmp	r0, #0
 8007986:	d118      	bne.n	80079ba <_Balloc+0x72>
 8007988:	2101      	movs	r1, #1
 800798a:	000d      	movs	r5, r1
 800798c:	40a5      	lsls	r5, r4
 800798e:	1d6a      	adds	r2, r5, #5
 8007990:	0030      	movs	r0, r6
 8007992:	0092      	lsls	r2, r2, #2
 8007994:	f001 ff8a 	bl	80098ac <_calloc_r>
 8007998:	2800      	cmp	r0, #0
 800799a:	d00c      	beq.n	80079b6 <_Balloc+0x6e>
 800799c:	6044      	str	r4, [r0, #4]
 800799e:	6085      	str	r5, [r0, #8]
 80079a0:	e00d      	b.n	80079be <_Balloc+0x76>
 80079a2:	2221      	movs	r2, #33	@ 0x21
 80079a4:	2104      	movs	r1, #4
 80079a6:	0030      	movs	r0, r6
 80079a8:	f001 ff80 	bl	80098ac <_calloc_r>
 80079ac:	69f3      	ldr	r3, [r6, #28]
 80079ae:	60e8      	str	r0, [r5, #12]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1e1      	bne.n	800797a <_Balloc+0x32>
 80079b6:	2000      	movs	r0, #0
 80079b8:	bd70      	pop	{r4, r5, r6, pc}
 80079ba:	6802      	ldr	r2, [r0, #0]
 80079bc:	601a      	str	r2, [r3, #0]
 80079be:	2300      	movs	r3, #0
 80079c0:	6103      	str	r3, [r0, #16]
 80079c2:	60c3      	str	r3, [r0, #12]
 80079c4:	e7f8      	b.n	80079b8 <_Balloc+0x70>
 80079c6:	46c0      	nop			@ (mov r8, r8)
 80079c8:	0800a2d6 	.word	0x0800a2d6
 80079cc:	0800a356 	.word	0x0800a356

080079d0 <_Bfree>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	69c6      	ldr	r6, [r0, #28]
 80079d4:	0005      	movs	r5, r0
 80079d6:	000c      	movs	r4, r1
 80079d8:	2e00      	cmp	r6, #0
 80079da:	d10e      	bne.n	80079fa <_Bfree+0x2a>
 80079dc:	2010      	movs	r0, #16
 80079de:	f7ff fef7 	bl	80077d0 <malloc>
 80079e2:	1e02      	subs	r2, r0, #0
 80079e4:	61e8      	str	r0, [r5, #28]
 80079e6:	d104      	bne.n	80079f2 <_Bfree+0x22>
 80079e8:	218f      	movs	r1, #143	@ 0x8f
 80079ea:	4b09      	ldr	r3, [pc, #36]	@ (8007a10 <_Bfree+0x40>)
 80079ec:	4809      	ldr	r0, [pc, #36]	@ (8007a14 <_Bfree+0x44>)
 80079ee:	f001 ff3f 	bl	8009870 <__assert_func>
 80079f2:	6046      	str	r6, [r0, #4]
 80079f4:	6086      	str	r6, [r0, #8]
 80079f6:	6006      	str	r6, [r0, #0]
 80079f8:	60c6      	str	r6, [r0, #12]
 80079fa:	2c00      	cmp	r4, #0
 80079fc:	d007      	beq.n	8007a0e <_Bfree+0x3e>
 80079fe:	69eb      	ldr	r3, [r5, #28]
 8007a00:	6862      	ldr	r2, [r4, #4]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	0092      	lsls	r2, r2, #2
 8007a06:	189b      	adds	r3, r3, r2
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	6022      	str	r2, [r4, #0]
 8007a0c:	601c      	str	r4, [r3, #0]
 8007a0e:	bd70      	pop	{r4, r5, r6, pc}
 8007a10:	0800a2d6 	.word	0x0800a2d6
 8007a14:	0800a356 	.word	0x0800a356

08007a18 <__multadd>:
 8007a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a1a:	000f      	movs	r7, r1
 8007a1c:	9001      	str	r0, [sp, #4]
 8007a1e:	000c      	movs	r4, r1
 8007a20:	001e      	movs	r6, r3
 8007a22:	2000      	movs	r0, #0
 8007a24:	690d      	ldr	r5, [r1, #16]
 8007a26:	3714      	adds	r7, #20
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	b299      	uxth	r1, r3
 8007a2e:	4351      	muls	r1, r2
 8007a30:	0c1b      	lsrs	r3, r3, #16
 8007a32:	4353      	muls	r3, r2
 8007a34:	1989      	adds	r1, r1, r6
 8007a36:	0c0e      	lsrs	r6, r1, #16
 8007a38:	199b      	adds	r3, r3, r6
 8007a3a:	0c1e      	lsrs	r6, r3, #16
 8007a3c:	b289      	uxth	r1, r1
 8007a3e:	041b      	lsls	r3, r3, #16
 8007a40:	185b      	adds	r3, r3, r1
 8007a42:	c708      	stmia	r7!, {r3}
 8007a44:	4285      	cmp	r5, r0
 8007a46:	dcef      	bgt.n	8007a28 <__multadd+0x10>
 8007a48:	2e00      	cmp	r6, #0
 8007a4a:	d022      	beq.n	8007a92 <__multadd+0x7a>
 8007a4c:	68a3      	ldr	r3, [r4, #8]
 8007a4e:	42ab      	cmp	r3, r5
 8007a50:	dc19      	bgt.n	8007a86 <__multadd+0x6e>
 8007a52:	6861      	ldr	r1, [r4, #4]
 8007a54:	9801      	ldr	r0, [sp, #4]
 8007a56:	3101      	adds	r1, #1
 8007a58:	f7ff ff76 	bl	8007948 <_Balloc>
 8007a5c:	1e07      	subs	r7, r0, #0
 8007a5e:	d105      	bne.n	8007a6c <__multadd+0x54>
 8007a60:	003a      	movs	r2, r7
 8007a62:	21ba      	movs	r1, #186	@ 0xba
 8007a64:	4b0c      	ldr	r3, [pc, #48]	@ (8007a98 <__multadd+0x80>)
 8007a66:	480d      	ldr	r0, [pc, #52]	@ (8007a9c <__multadd+0x84>)
 8007a68:	f001 ff02 	bl	8009870 <__assert_func>
 8007a6c:	0021      	movs	r1, r4
 8007a6e:	6922      	ldr	r2, [r4, #16]
 8007a70:	310c      	adds	r1, #12
 8007a72:	3202      	adds	r2, #2
 8007a74:	0092      	lsls	r2, r2, #2
 8007a76:	300c      	adds	r0, #12
 8007a78:	f001 feea 	bl	8009850 <memcpy>
 8007a7c:	0021      	movs	r1, r4
 8007a7e:	9801      	ldr	r0, [sp, #4]
 8007a80:	f7ff ffa6 	bl	80079d0 <_Bfree>
 8007a84:	003c      	movs	r4, r7
 8007a86:	1d2b      	adds	r3, r5, #4
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	18e3      	adds	r3, r4, r3
 8007a8c:	3501      	adds	r5, #1
 8007a8e:	605e      	str	r6, [r3, #4]
 8007a90:	6125      	str	r5, [r4, #16]
 8007a92:	0020      	movs	r0, r4
 8007a94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a96:	46c0      	nop			@ (mov r8, r8)
 8007a98:	0800a345 	.word	0x0800a345
 8007a9c:	0800a356 	.word	0x0800a356

08007aa0 <__s2b>:
 8007aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007aa2:	0007      	movs	r7, r0
 8007aa4:	0018      	movs	r0, r3
 8007aa6:	000c      	movs	r4, r1
 8007aa8:	3008      	adds	r0, #8
 8007aaa:	2109      	movs	r1, #9
 8007aac:	9301      	str	r3, [sp, #4]
 8007aae:	0015      	movs	r5, r2
 8007ab0:	f7f8 fbd0 	bl	8000254 <__divsi3>
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	4283      	cmp	r3, r0
 8007aba:	db0a      	blt.n	8007ad2 <__s2b+0x32>
 8007abc:	0038      	movs	r0, r7
 8007abe:	f7ff ff43 	bl	8007948 <_Balloc>
 8007ac2:	1e01      	subs	r1, r0, #0
 8007ac4:	d108      	bne.n	8007ad8 <__s2b+0x38>
 8007ac6:	000a      	movs	r2, r1
 8007ac8:	4b19      	ldr	r3, [pc, #100]	@ (8007b30 <__s2b+0x90>)
 8007aca:	481a      	ldr	r0, [pc, #104]	@ (8007b34 <__s2b+0x94>)
 8007acc:	31d3      	adds	r1, #211	@ 0xd3
 8007ace:	f001 fecf 	bl	8009870 <__assert_func>
 8007ad2:	005b      	lsls	r3, r3, #1
 8007ad4:	3101      	adds	r1, #1
 8007ad6:	e7ef      	b.n	8007ab8 <__s2b+0x18>
 8007ad8:	9b08      	ldr	r3, [sp, #32]
 8007ada:	6143      	str	r3, [r0, #20]
 8007adc:	2301      	movs	r3, #1
 8007ade:	6103      	str	r3, [r0, #16]
 8007ae0:	2d09      	cmp	r5, #9
 8007ae2:	dd18      	ble.n	8007b16 <__s2b+0x76>
 8007ae4:	0023      	movs	r3, r4
 8007ae6:	3309      	adds	r3, #9
 8007ae8:	001e      	movs	r6, r3
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	1964      	adds	r4, r4, r5
 8007aee:	7833      	ldrb	r3, [r6, #0]
 8007af0:	220a      	movs	r2, #10
 8007af2:	0038      	movs	r0, r7
 8007af4:	3b30      	subs	r3, #48	@ 0x30
 8007af6:	f7ff ff8f 	bl	8007a18 <__multadd>
 8007afa:	3601      	adds	r6, #1
 8007afc:	0001      	movs	r1, r0
 8007afe:	42a6      	cmp	r6, r4
 8007b00:	d1f5      	bne.n	8007aee <__s2b+0x4e>
 8007b02:	002c      	movs	r4, r5
 8007b04:	9b00      	ldr	r3, [sp, #0]
 8007b06:	3c08      	subs	r4, #8
 8007b08:	191c      	adds	r4, r3, r4
 8007b0a:	002e      	movs	r6, r5
 8007b0c:	9b01      	ldr	r3, [sp, #4]
 8007b0e:	429e      	cmp	r6, r3
 8007b10:	db04      	blt.n	8007b1c <__s2b+0x7c>
 8007b12:	0008      	movs	r0, r1
 8007b14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007b16:	2509      	movs	r5, #9
 8007b18:	340a      	adds	r4, #10
 8007b1a:	e7f6      	b.n	8007b0a <__s2b+0x6a>
 8007b1c:	1b63      	subs	r3, r4, r5
 8007b1e:	5d9b      	ldrb	r3, [r3, r6]
 8007b20:	220a      	movs	r2, #10
 8007b22:	0038      	movs	r0, r7
 8007b24:	3b30      	subs	r3, #48	@ 0x30
 8007b26:	f7ff ff77 	bl	8007a18 <__multadd>
 8007b2a:	3601      	adds	r6, #1
 8007b2c:	0001      	movs	r1, r0
 8007b2e:	e7ed      	b.n	8007b0c <__s2b+0x6c>
 8007b30:	0800a345 	.word	0x0800a345
 8007b34:	0800a356 	.word	0x0800a356

08007b38 <__hi0bits>:
 8007b38:	2280      	movs	r2, #128	@ 0x80
 8007b3a:	0003      	movs	r3, r0
 8007b3c:	0252      	lsls	r2, r2, #9
 8007b3e:	2000      	movs	r0, #0
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d201      	bcs.n	8007b48 <__hi0bits+0x10>
 8007b44:	041b      	lsls	r3, r3, #16
 8007b46:	3010      	adds	r0, #16
 8007b48:	2280      	movs	r2, #128	@ 0x80
 8007b4a:	0452      	lsls	r2, r2, #17
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d201      	bcs.n	8007b54 <__hi0bits+0x1c>
 8007b50:	3008      	adds	r0, #8
 8007b52:	021b      	lsls	r3, r3, #8
 8007b54:	2280      	movs	r2, #128	@ 0x80
 8007b56:	0552      	lsls	r2, r2, #21
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d201      	bcs.n	8007b60 <__hi0bits+0x28>
 8007b5c:	3004      	adds	r0, #4
 8007b5e:	011b      	lsls	r3, r3, #4
 8007b60:	2280      	movs	r2, #128	@ 0x80
 8007b62:	05d2      	lsls	r2, r2, #23
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d201      	bcs.n	8007b6c <__hi0bits+0x34>
 8007b68:	3002      	adds	r0, #2
 8007b6a:	009b      	lsls	r3, r3, #2
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	db03      	blt.n	8007b78 <__hi0bits+0x40>
 8007b70:	3001      	adds	r0, #1
 8007b72:	4213      	tst	r3, r2
 8007b74:	d100      	bne.n	8007b78 <__hi0bits+0x40>
 8007b76:	2020      	movs	r0, #32
 8007b78:	4770      	bx	lr

08007b7a <__lo0bits>:
 8007b7a:	6803      	ldr	r3, [r0, #0]
 8007b7c:	0001      	movs	r1, r0
 8007b7e:	2207      	movs	r2, #7
 8007b80:	0018      	movs	r0, r3
 8007b82:	4010      	ands	r0, r2
 8007b84:	4213      	tst	r3, r2
 8007b86:	d00d      	beq.n	8007ba4 <__lo0bits+0x2a>
 8007b88:	3a06      	subs	r2, #6
 8007b8a:	2000      	movs	r0, #0
 8007b8c:	4213      	tst	r3, r2
 8007b8e:	d105      	bne.n	8007b9c <__lo0bits+0x22>
 8007b90:	3002      	adds	r0, #2
 8007b92:	4203      	tst	r3, r0
 8007b94:	d003      	beq.n	8007b9e <__lo0bits+0x24>
 8007b96:	40d3      	lsrs	r3, r2
 8007b98:	0010      	movs	r0, r2
 8007b9a:	600b      	str	r3, [r1, #0]
 8007b9c:	4770      	bx	lr
 8007b9e:	089b      	lsrs	r3, r3, #2
 8007ba0:	600b      	str	r3, [r1, #0]
 8007ba2:	e7fb      	b.n	8007b9c <__lo0bits+0x22>
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	2a00      	cmp	r2, #0
 8007ba8:	d101      	bne.n	8007bae <__lo0bits+0x34>
 8007baa:	2010      	movs	r0, #16
 8007bac:	0c1b      	lsrs	r3, r3, #16
 8007bae:	b2da      	uxtb	r2, r3
 8007bb0:	2a00      	cmp	r2, #0
 8007bb2:	d101      	bne.n	8007bb8 <__lo0bits+0x3e>
 8007bb4:	3008      	adds	r0, #8
 8007bb6:	0a1b      	lsrs	r3, r3, #8
 8007bb8:	071a      	lsls	r2, r3, #28
 8007bba:	d101      	bne.n	8007bc0 <__lo0bits+0x46>
 8007bbc:	3004      	adds	r0, #4
 8007bbe:	091b      	lsrs	r3, r3, #4
 8007bc0:	079a      	lsls	r2, r3, #30
 8007bc2:	d101      	bne.n	8007bc8 <__lo0bits+0x4e>
 8007bc4:	3002      	adds	r0, #2
 8007bc6:	089b      	lsrs	r3, r3, #2
 8007bc8:	07da      	lsls	r2, r3, #31
 8007bca:	d4e9      	bmi.n	8007ba0 <__lo0bits+0x26>
 8007bcc:	3001      	adds	r0, #1
 8007bce:	085b      	lsrs	r3, r3, #1
 8007bd0:	d1e6      	bne.n	8007ba0 <__lo0bits+0x26>
 8007bd2:	2020      	movs	r0, #32
 8007bd4:	e7e2      	b.n	8007b9c <__lo0bits+0x22>
	...

08007bd8 <__i2b>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	000c      	movs	r4, r1
 8007bdc:	2101      	movs	r1, #1
 8007bde:	f7ff feb3 	bl	8007948 <_Balloc>
 8007be2:	2800      	cmp	r0, #0
 8007be4:	d107      	bne.n	8007bf6 <__i2b+0x1e>
 8007be6:	2146      	movs	r1, #70	@ 0x46
 8007be8:	4c05      	ldr	r4, [pc, #20]	@ (8007c00 <__i2b+0x28>)
 8007bea:	0002      	movs	r2, r0
 8007bec:	4b05      	ldr	r3, [pc, #20]	@ (8007c04 <__i2b+0x2c>)
 8007bee:	0020      	movs	r0, r4
 8007bf0:	31ff      	adds	r1, #255	@ 0xff
 8007bf2:	f001 fe3d 	bl	8009870 <__assert_func>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	6144      	str	r4, [r0, #20]
 8007bfa:	6103      	str	r3, [r0, #16]
 8007bfc:	bd10      	pop	{r4, pc}
 8007bfe:	46c0      	nop			@ (mov r8, r8)
 8007c00:	0800a356 	.word	0x0800a356
 8007c04:	0800a345 	.word	0x0800a345

08007c08 <__multiply>:
 8007c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c0a:	0014      	movs	r4, r2
 8007c0c:	690a      	ldr	r2, [r1, #16]
 8007c0e:	6923      	ldr	r3, [r4, #16]
 8007c10:	000d      	movs	r5, r1
 8007c12:	b08b      	sub	sp, #44	@ 0x2c
 8007c14:	429a      	cmp	r2, r3
 8007c16:	db02      	blt.n	8007c1e <__multiply+0x16>
 8007c18:	0023      	movs	r3, r4
 8007c1a:	000c      	movs	r4, r1
 8007c1c:	001d      	movs	r5, r3
 8007c1e:	6927      	ldr	r7, [r4, #16]
 8007c20:	692e      	ldr	r6, [r5, #16]
 8007c22:	6861      	ldr	r1, [r4, #4]
 8007c24:	19bb      	adds	r3, r7, r6
 8007c26:	9303      	str	r3, [sp, #12]
 8007c28:	68a3      	ldr	r3, [r4, #8]
 8007c2a:	19ba      	adds	r2, r7, r6
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	da00      	bge.n	8007c32 <__multiply+0x2a>
 8007c30:	3101      	adds	r1, #1
 8007c32:	f7ff fe89 	bl	8007948 <_Balloc>
 8007c36:	9002      	str	r0, [sp, #8]
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	d106      	bne.n	8007c4a <__multiply+0x42>
 8007c3c:	21b1      	movs	r1, #177	@ 0xb1
 8007c3e:	4b49      	ldr	r3, [pc, #292]	@ (8007d64 <__multiply+0x15c>)
 8007c40:	4849      	ldr	r0, [pc, #292]	@ (8007d68 <__multiply+0x160>)
 8007c42:	9a02      	ldr	r2, [sp, #8]
 8007c44:	0049      	lsls	r1, r1, #1
 8007c46:	f001 fe13 	bl	8009870 <__assert_func>
 8007c4a:	9b02      	ldr	r3, [sp, #8]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	3314      	adds	r3, #20
 8007c50:	469c      	mov	ip, r3
 8007c52:	19bb      	adds	r3, r7, r6
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	4463      	add	r3, ip
 8007c58:	9304      	str	r3, [sp, #16]
 8007c5a:	4663      	mov	r3, ip
 8007c5c:	9904      	ldr	r1, [sp, #16]
 8007c5e:	428b      	cmp	r3, r1
 8007c60:	d32a      	bcc.n	8007cb8 <__multiply+0xb0>
 8007c62:	0023      	movs	r3, r4
 8007c64:	00bf      	lsls	r7, r7, #2
 8007c66:	3314      	adds	r3, #20
 8007c68:	3514      	adds	r5, #20
 8007c6a:	9308      	str	r3, [sp, #32]
 8007c6c:	00b6      	lsls	r6, r6, #2
 8007c6e:	19db      	adds	r3, r3, r7
 8007c70:	9305      	str	r3, [sp, #20]
 8007c72:	19ab      	adds	r3, r5, r6
 8007c74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c76:	2304      	movs	r3, #4
 8007c78:	9306      	str	r3, [sp, #24]
 8007c7a:	0023      	movs	r3, r4
 8007c7c:	9a05      	ldr	r2, [sp, #20]
 8007c7e:	3315      	adds	r3, #21
 8007c80:	9501      	str	r5, [sp, #4]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d305      	bcc.n	8007c92 <__multiply+0x8a>
 8007c86:	1b13      	subs	r3, r2, r4
 8007c88:	3b15      	subs	r3, #21
 8007c8a:	089b      	lsrs	r3, r3, #2
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	9306      	str	r3, [sp, #24]
 8007c92:	9b01      	ldr	r3, [sp, #4]
 8007c94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d310      	bcc.n	8007cbc <__multiply+0xb4>
 8007c9a:	9b03      	ldr	r3, [sp, #12]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	dd05      	ble.n	8007cac <__multiply+0xa4>
 8007ca0:	9b04      	ldr	r3, [sp, #16]
 8007ca2:	3b04      	subs	r3, #4
 8007ca4:	9304      	str	r3, [sp, #16]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d056      	beq.n	8007d5a <__multiply+0x152>
 8007cac:	9b02      	ldr	r3, [sp, #8]
 8007cae:	9a03      	ldr	r2, [sp, #12]
 8007cb0:	0018      	movs	r0, r3
 8007cb2:	611a      	str	r2, [r3, #16]
 8007cb4:	b00b      	add	sp, #44	@ 0x2c
 8007cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cb8:	c304      	stmia	r3!, {r2}
 8007cba:	e7cf      	b.n	8007c5c <__multiply+0x54>
 8007cbc:	9b01      	ldr	r3, [sp, #4]
 8007cbe:	6818      	ldr	r0, [r3, #0]
 8007cc0:	b280      	uxth	r0, r0
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	d01e      	beq.n	8007d04 <__multiply+0xfc>
 8007cc6:	4667      	mov	r7, ip
 8007cc8:	2500      	movs	r5, #0
 8007cca:	9e08      	ldr	r6, [sp, #32]
 8007ccc:	ce02      	ldmia	r6!, {r1}
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	9307      	str	r3, [sp, #28]
 8007cd2:	b28b      	uxth	r3, r1
 8007cd4:	4343      	muls	r3, r0
 8007cd6:	001a      	movs	r2, r3
 8007cd8:	466b      	mov	r3, sp
 8007cda:	0c09      	lsrs	r1, r1, #16
 8007cdc:	8b9b      	ldrh	r3, [r3, #28]
 8007cde:	4341      	muls	r1, r0
 8007ce0:	18d3      	adds	r3, r2, r3
 8007ce2:	9a07      	ldr	r2, [sp, #28]
 8007ce4:	195b      	adds	r3, r3, r5
 8007ce6:	0c12      	lsrs	r2, r2, #16
 8007ce8:	1889      	adds	r1, r1, r2
 8007cea:	0c1a      	lsrs	r2, r3, #16
 8007cec:	188a      	adds	r2, r1, r2
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	0c15      	lsrs	r5, r2, #16
 8007cf2:	0412      	lsls	r2, r2, #16
 8007cf4:	431a      	orrs	r2, r3
 8007cf6:	9b05      	ldr	r3, [sp, #20]
 8007cf8:	c704      	stmia	r7!, {r2}
 8007cfa:	42b3      	cmp	r3, r6
 8007cfc:	d8e6      	bhi.n	8007ccc <__multiply+0xc4>
 8007cfe:	4663      	mov	r3, ip
 8007d00:	9a06      	ldr	r2, [sp, #24]
 8007d02:	509d      	str	r5, [r3, r2]
 8007d04:	9b01      	ldr	r3, [sp, #4]
 8007d06:	6818      	ldr	r0, [r3, #0]
 8007d08:	0c00      	lsrs	r0, r0, #16
 8007d0a:	d020      	beq.n	8007d4e <__multiply+0x146>
 8007d0c:	4663      	mov	r3, ip
 8007d0e:	0025      	movs	r5, r4
 8007d10:	4661      	mov	r1, ip
 8007d12:	2700      	movs	r7, #0
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	3514      	adds	r5, #20
 8007d18:	682a      	ldr	r2, [r5, #0]
 8007d1a:	680e      	ldr	r6, [r1, #0]
 8007d1c:	b292      	uxth	r2, r2
 8007d1e:	4342      	muls	r2, r0
 8007d20:	0c36      	lsrs	r6, r6, #16
 8007d22:	1992      	adds	r2, r2, r6
 8007d24:	19d2      	adds	r2, r2, r7
 8007d26:	0416      	lsls	r6, r2, #16
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	431e      	orrs	r6, r3
 8007d2c:	600e      	str	r6, [r1, #0]
 8007d2e:	cd40      	ldmia	r5!, {r6}
 8007d30:	684b      	ldr	r3, [r1, #4]
 8007d32:	0c36      	lsrs	r6, r6, #16
 8007d34:	4346      	muls	r6, r0
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	0c12      	lsrs	r2, r2, #16
 8007d3a:	18f3      	adds	r3, r6, r3
 8007d3c:	189b      	adds	r3, r3, r2
 8007d3e:	9a05      	ldr	r2, [sp, #20]
 8007d40:	0c1f      	lsrs	r7, r3, #16
 8007d42:	3104      	adds	r1, #4
 8007d44:	42aa      	cmp	r2, r5
 8007d46:	d8e7      	bhi.n	8007d18 <__multiply+0x110>
 8007d48:	4662      	mov	r2, ip
 8007d4a:	9906      	ldr	r1, [sp, #24]
 8007d4c:	5053      	str	r3, [r2, r1]
 8007d4e:	9b01      	ldr	r3, [sp, #4]
 8007d50:	3304      	adds	r3, #4
 8007d52:	9301      	str	r3, [sp, #4]
 8007d54:	2304      	movs	r3, #4
 8007d56:	449c      	add	ip, r3
 8007d58:	e79b      	b.n	8007c92 <__multiply+0x8a>
 8007d5a:	9b03      	ldr	r3, [sp, #12]
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	9303      	str	r3, [sp, #12]
 8007d60:	e79b      	b.n	8007c9a <__multiply+0x92>
 8007d62:	46c0      	nop			@ (mov r8, r8)
 8007d64:	0800a345 	.word	0x0800a345
 8007d68:	0800a356 	.word	0x0800a356

08007d6c <__pow5mult>:
 8007d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d6e:	2303      	movs	r3, #3
 8007d70:	0015      	movs	r5, r2
 8007d72:	0007      	movs	r7, r0
 8007d74:	000e      	movs	r6, r1
 8007d76:	401a      	ands	r2, r3
 8007d78:	421d      	tst	r5, r3
 8007d7a:	d008      	beq.n	8007d8e <__pow5mult+0x22>
 8007d7c:	4925      	ldr	r1, [pc, #148]	@ (8007e14 <__pow5mult+0xa8>)
 8007d7e:	3a01      	subs	r2, #1
 8007d80:	0092      	lsls	r2, r2, #2
 8007d82:	5852      	ldr	r2, [r2, r1]
 8007d84:	2300      	movs	r3, #0
 8007d86:	0031      	movs	r1, r6
 8007d88:	f7ff fe46 	bl	8007a18 <__multadd>
 8007d8c:	0006      	movs	r6, r0
 8007d8e:	10ad      	asrs	r5, r5, #2
 8007d90:	d03d      	beq.n	8007e0e <__pow5mult+0xa2>
 8007d92:	69fc      	ldr	r4, [r7, #28]
 8007d94:	2c00      	cmp	r4, #0
 8007d96:	d10f      	bne.n	8007db8 <__pow5mult+0x4c>
 8007d98:	2010      	movs	r0, #16
 8007d9a:	f7ff fd19 	bl	80077d0 <malloc>
 8007d9e:	1e02      	subs	r2, r0, #0
 8007da0:	61f8      	str	r0, [r7, #28]
 8007da2:	d105      	bne.n	8007db0 <__pow5mult+0x44>
 8007da4:	21b4      	movs	r1, #180	@ 0xb4
 8007da6:	4b1c      	ldr	r3, [pc, #112]	@ (8007e18 <__pow5mult+0xac>)
 8007da8:	481c      	ldr	r0, [pc, #112]	@ (8007e1c <__pow5mult+0xb0>)
 8007daa:	31ff      	adds	r1, #255	@ 0xff
 8007dac:	f001 fd60 	bl	8009870 <__assert_func>
 8007db0:	6044      	str	r4, [r0, #4]
 8007db2:	6084      	str	r4, [r0, #8]
 8007db4:	6004      	str	r4, [r0, #0]
 8007db6:	60c4      	str	r4, [r0, #12]
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	689c      	ldr	r4, [r3, #8]
 8007dbc:	9301      	str	r3, [sp, #4]
 8007dbe:	2c00      	cmp	r4, #0
 8007dc0:	d108      	bne.n	8007dd4 <__pow5mult+0x68>
 8007dc2:	0038      	movs	r0, r7
 8007dc4:	4916      	ldr	r1, [pc, #88]	@ (8007e20 <__pow5mult+0xb4>)
 8007dc6:	f7ff ff07 	bl	8007bd8 <__i2b>
 8007dca:	9b01      	ldr	r3, [sp, #4]
 8007dcc:	0004      	movs	r4, r0
 8007dce:	6098      	str	r0, [r3, #8]
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	6003      	str	r3, [r0, #0]
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	421d      	tst	r5, r3
 8007dd8:	d00a      	beq.n	8007df0 <__pow5mult+0x84>
 8007dda:	0031      	movs	r1, r6
 8007ddc:	0022      	movs	r2, r4
 8007dde:	0038      	movs	r0, r7
 8007de0:	f7ff ff12 	bl	8007c08 <__multiply>
 8007de4:	0031      	movs	r1, r6
 8007de6:	9001      	str	r0, [sp, #4]
 8007de8:	0038      	movs	r0, r7
 8007dea:	f7ff fdf1 	bl	80079d0 <_Bfree>
 8007dee:	9e01      	ldr	r6, [sp, #4]
 8007df0:	106d      	asrs	r5, r5, #1
 8007df2:	d00c      	beq.n	8007e0e <__pow5mult+0xa2>
 8007df4:	6820      	ldr	r0, [r4, #0]
 8007df6:	2800      	cmp	r0, #0
 8007df8:	d107      	bne.n	8007e0a <__pow5mult+0x9e>
 8007dfa:	0022      	movs	r2, r4
 8007dfc:	0021      	movs	r1, r4
 8007dfe:	0038      	movs	r0, r7
 8007e00:	f7ff ff02 	bl	8007c08 <__multiply>
 8007e04:	2300      	movs	r3, #0
 8007e06:	6020      	str	r0, [r4, #0]
 8007e08:	6003      	str	r3, [r0, #0]
 8007e0a:	0004      	movs	r4, r0
 8007e0c:	e7e2      	b.n	8007dd4 <__pow5mult+0x68>
 8007e0e:	0030      	movs	r0, r6
 8007e10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007e12:	46c0      	nop			@ (mov r8, r8)
 8007e14:	0800a3b0 	.word	0x0800a3b0
 8007e18:	0800a2d6 	.word	0x0800a2d6
 8007e1c:	0800a356 	.word	0x0800a356
 8007e20:	00000271 	.word	0x00000271

08007e24 <__lshift>:
 8007e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e26:	000c      	movs	r4, r1
 8007e28:	0016      	movs	r6, r2
 8007e2a:	6923      	ldr	r3, [r4, #16]
 8007e2c:	1157      	asrs	r7, r2, #5
 8007e2e:	b085      	sub	sp, #20
 8007e30:	18fb      	adds	r3, r7, r3
 8007e32:	9301      	str	r3, [sp, #4]
 8007e34:	3301      	adds	r3, #1
 8007e36:	9300      	str	r3, [sp, #0]
 8007e38:	6849      	ldr	r1, [r1, #4]
 8007e3a:	68a3      	ldr	r3, [r4, #8]
 8007e3c:	9002      	str	r0, [sp, #8]
 8007e3e:	9a00      	ldr	r2, [sp, #0]
 8007e40:	4293      	cmp	r3, r2
 8007e42:	db10      	blt.n	8007e66 <__lshift+0x42>
 8007e44:	9802      	ldr	r0, [sp, #8]
 8007e46:	f7ff fd7f 	bl	8007948 <_Balloc>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	0001      	movs	r1, r0
 8007e4e:	0005      	movs	r5, r0
 8007e50:	001a      	movs	r2, r3
 8007e52:	3114      	adds	r1, #20
 8007e54:	4298      	cmp	r0, r3
 8007e56:	d10c      	bne.n	8007e72 <__lshift+0x4e>
 8007e58:	21ef      	movs	r1, #239	@ 0xef
 8007e5a:	002a      	movs	r2, r5
 8007e5c:	4b25      	ldr	r3, [pc, #148]	@ (8007ef4 <__lshift+0xd0>)
 8007e5e:	4826      	ldr	r0, [pc, #152]	@ (8007ef8 <__lshift+0xd4>)
 8007e60:	0049      	lsls	r1, r1, #1
 8007e62:	f001 fd05 	bl	8009870 <__assert_func>
 8007e66:	3101      	adds	r1, #1
 8007e68:	005b      	lsls	r3, r3, #1
 8007e6a:	e7e8      	b.n	8007e3e <__lshift+0x1a>
 8007e6c:	0098      	lsls	r0, r3, #2
 8007e6e:	500a      	str	r2, [r1, r0]
 8007e70:	3301      	adds	r3, #1
 8007e72:	42bb      	cmp	r3, r7
 8007e74:	dbfa      	blt.n	8007e6c <__lshift+0x48>
 8007e76:	43fb      	mvns	r3, r7
 8007e78:	17db      	asrs	r3, r3, #31
 8007e7a:	401f      	ands	r7, r3
 8007e7c:	00bf      	lsls	r7, r7, #2
 8007e7e:	0023      	movs	r3, r4
 8007e80:	201f      	movs	r0, #31
 8007e82:	19c9      	adds	r1, r1, r7
 8007e84:	0037      	movs	r7, r6
 8007e86:	6922      	ldr	r2, [r4, #16]
 8007e88:	3314      	adds	r3, #20
 8007e8a:	0092      	lsls	r2, r2, #2
 8007e8c:	189a      	adds	r2, r3, r2
 8007e8e:	4007      	ands	r7, r0
 8007e90:	4206      	tst	r6, r0
 8007e92:	d029      	beq.n	8007ee8 <__lshift+0xc4>
 8007e94:	3001      	adds	r0, #1
 8007e96:	1bc0      	subs	r0, r0, r7
 8007e98:	9003      	str	r0, [sp, #12]
 8007e9a:	468c      	mov	ip, r1
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	681e      	ldr	r6, [r3, #0]
 8007ea0:	40be      	lsls	r6, r7
 8007ea2:	4306      	orrs	r6, r0
 8007ea4:	4660      	mov	r0, ip
 8007ea6:	c040      	stmia	r0!, {r6}
 8007ea8:	4684      	mov	ip, r0
 8007eaa:	9e03      	ldr	r6, [sp, #12]
 8007eac:	cb01      	ldmia	r3!, {r0}
 8007eae:	40f0      	lsrs	r0, r6
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d8f4      	bhi.n	8007e9e <__lshift+0x7a>
 8007eb4:	0026      	movs	r6, r4
 8007eb6:	3615      	adds	r6, #21
 8007eb8:	2304      	movs	r3, #4
 8007eba:	42b2      	cmp	r2, r6
 8007ebc:	d304      	bcc.n	8007ec8 <__lshift+0xa4>
 8007ebe:	1b13      	subs	r3, r2, r4
 8007ec0:	3b15      	subs	r3, #21
 8007ec2:	089b      	lsrs	r3, r3, #2
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	50c8      	str	r0, [r1, r3]
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	d002      	beq.n	8007ed4 <__lshift+0xb0>
 8007ece:	9b01      	ldr	r3, [sp, #4]
 8007ed0:	3302      	adds	r3, #2
 8007ed2:	9300      	str	r3, [sp, #0]
 8007ed4:	9b00      	ldr	r3, [sp, #0]
 8007ed6:	9802      	ldr	r0, [sp, #8]
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	0021      	movs	r1, r4
 8007edc:	612b      	str	r3, [r5, #16]
 8007ede:	f7ff fd77 	bl	80079d0 <_Bfree>
 8007ee2:	0028      	movs	r0, r5
 8007ee4:	b005      	add	sp, #20
 8007ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ee8:	cb01      	ldmia	r3!, {r0}
 8007eea:	c101      	stmia	r1!, {r0}
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d8fb      	bhi.n	8007ee8 <__lshift+0xc4>
 8007ef0:	e7f0      	b.n	8007ed4 <__lshift+0xb0>
 8007ef2:	46c0      	nop			@ (mov r8, r8)
 8007ef4:	0800a345 	.word	0x0800a345
 8007ef8:	0800a356 	.word	0x0800a356

08007efc <__mcmp>:
 8007efc:	b530      	push	{r4, r5, lr}
 8007efe:	690b      	ldr	r3, [r1, #16]
 8007f00:	6904      	ldr	r4, [r0, #16]
 8007f02:	0002      	movs	r2, r0
 8007f04:	1ae0      	subs	r0, r4, r3
 8007f06:	429c      	cmp	r4, r3
 8007f08:	d10f      	bne.n	8007f2a <__mcmp+0x2e>
 8007f0a:	3214      	adds	r2, #20
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	3114      	adds	r1, #20
 8007f10:	0014      	movs	r4, r2
 8007f12:	18c9      	adds	r1, r1, r3
 8007f14:	18d2      	adds	r2, r2, r3
 8007f16:	3a04      	subs	r2, #4
 8007f18:	3904      	subs	r1, #4
 8007f1a:	6815      	ldr	r5, [r2, #0]
 8007f1c:	680b      	ldr	r3, [r1, #0]
 8007f1e:	429d      	cmp	r5, r3
 8007f20:	d004      	beq.n	8007f2c <__mcmp+0x30>
 8007f22:	2001      	movs	r0, #1
 8007f24:	429d      	cmp	r5, r3
 8007f26:	d200      	bcs.n	8007f2a <__mcmp+0x2e>
 8007f28:	3802      	subs	r0, #2
 8007f2a:	bd30      	pop	{r4, r5, pc}
 8007f2c:	4294      	cmp	r4, r2
 8007f2e:	d3f2      	bcc.n	8007f16 <__mcmp+0x1a>
 8007f30:	e7fb      	b.n	8007f2a <__mcmp+0x2e>
	...

08007f34 <__mdiff>:
 8007f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f36:	000c      	movs	r4, r1
 8007f38:	b087      	sub	sp, #28
 8007f3a:	9000      	str	r0, [sp, #0]
 8007f3c:	0011      	movs	r1, r2
 8007f3e:	0020      	movs	r0, r4
 8007f40:	0017      	movs	r7, r2
 8007f42:	f7ff ffdb 	bl	8007efc <__mcmp>
 8007f46:	1e05      	subs	r5, r0, #0
 8007f48:	d110      	bne.n	8007f6c <__mdiff+0x38>
 8007f4a:	0001      	movs	r1, r0
 8007f4c:	9800      	ldr	r0, [sp, #0]
 8007f4e:	f7ff fcfb 	bl	8007948 <_Balloc>
 8007f52:	1e02      	subs	r2, r0, #0
 8007f54:	d104      	bne.n	8007f60 <__mdiff+0x2c>
 8007f56:	4b40      	ldr	r3, [pc, #256]	@ (8008058 <__mdiff+0x124>)
 8007f58:	4840      	ldr	r0, [pc, #256]	@ (800805c <__mdiff+0x128>)
 8007f5a:	4941      	ldr	r1, [pc, #260]	@ (8008060 <__mdiff+0x12c>)
 8007f5c:	f001 fc88 	bl	8009870 <__assert_func>
 8007f60:	2301      	movs	r3, #1
 8007f62:	6145      	str	r5, [r0, #20]
 8007f64:	6103      	str	r3, [r0, #16]
 8007f66:	0010      	movs	r0, r2
 8007f68:	b007      	add	sp, #28
 8007f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f6c:	2600      	movs	r6, #0
 8007f6e:	42b0      	cmp	r0, r6
 8007f70:	da03      	bge.n	8007f7a <__mdiff+0x46>
 8007f72:	0023      	movs	r3, r4
 8007f74:	003c      	movs	r4, r7
 8007f76:	001f      	movs	r7, r3
 8007f78:	3601      	adds	r6, #1
 8007f7a:	6861      	ldr	r1, [r4, #4]
 8007f7c:	9800      	ldr	r0, [sp, #0]
 8007f7e:	f7ff fce3 	bl	8007948 <_Balloc>
 8007f82:	1e02      	subs	r2, r0, #0
 8007f84:	d103      	bne.n	8007f8e <__mdiff+0x5a>
 8007f86:	4b34      	ldr	r3, [pc, #208]	@ (8008058 <__mdiff+0x124>)
 8007f88:	4834      	ldr	r0, [pc, #208]	@ (800805c <__mdiff+0x128>)
 8007f8a:	4936      	ldr	r1, [pc, #216]	@ (8008064 <__mdiff+0x130>)
 8007f8c:	e7e6      	b.n	8007f5c <__mdiff+0x28>
 8007f8e:	6923      	ldr	r3, [r4, #16]
 8007f90:	3414      	adds	r4, #20
 8007f92:	9300      	str	r3, [sp, #0]
 8007f94:	009b      	lsls	r3, r3, #2
 8007f96:	18e3      	adds	r3, r4, r3
 8007f98:	0021      	movs	r1, r4
 8007f9a:	9401      	str	r4, [sp, #4]
 8007f9c:	003c      	movs	r4, r7
 8007f9e:	9302      	str	r3, [sp, #8]
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	3414      	adds	r4, #20
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	18e3      	adds	r3, r4, r3
 8007fa8:	9303      	str	r3, [sp, #12]
 8007faa:	0003      	movs	r3, r0
 8007fac:	60c6      	str	r6, [r0, #12]
 8007fae:	468c      	mov	ip, r1
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	3314      	adds	r3, #20
 8007fb4:	9304      	str	r3, [sp, #16]
 8007fb6:	9305      	str	r3, [sp, #20]
 8007fb8:	4663      	mov	r3, ip
 8007fba:	cb20      	ldmia	r3!, {r5}
 8007fbc:	b2a9      	uxth	r1, r5
 8007fbe:	000e      	movs	r6, r1
 8007fc0:	469c      	mov	ip, r3
 8007fc2:	cc08      	ldmia	r4!, {r3}
 8007fc4:	0c2d      	lsrs	r5, r5, #16
 8007fc6:	b299      	uxth	r1, r3
 8007fc8:	1a71      	subs	r1, r6, r1
 8007fca:	1809      	adds	r1, r1, r0
 8007fcc:	0c1b      	lsrs	r3, r3, #16
 8007fce:	1408      	asrs	r0, r1, #16
 8007fd0:	1aeb      	subs	r3, r5, r3
 8007fd2:	181b      	adds	r3, r3, r0
 8007fd4:	1418      	asrs	r0, r3, #16
 8007fd6:	b289      	uxth	r1, r1
 8007fd8:	041b      	lsls	r3, r3, #16
 8007fda:	4319      	orrs	r1, r3
 8007fdc:	9b05      	ldr	r3, [sp, #20]
 8007fde:	c302      	stmia	r3!, {r1}
 8007fe0:	9305      	str	r3, [sp, #20]
 8007fe2:	9b03      	ldr	r3, [sp, #12]
 8007fe4:	42a3      	cmp	r3, r4
 8007fe6:	d8e7      	bhi.n	8007fb8 <__mdiff+0x84>
 8007fe8:	0039      	movs	r1, r7
 8007fea:	9c03      	ldr	r4, [sp, #12]
 8007fec:	3115      	adds	r1, #21
 8007fee:	2304      	movs	r3, #4
 8007ff0:	428c      	cmp	r4, r1
 8007ff2:	d304      	bcc.n	8007ffe <__mdiff+0xca>
 8007ff4:	1be3      	subs	r3, r4, r7
 8007ff6:	3b15      	subs	r3, #21
 8007ff8:	089b      	lsrs	r3, r3, #2
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	9901      	ldr	r1, [sp, #4]
 8008000:	18cd      	adds	r5, r1, r3
 8008002:	9904      	ldr	r1, [sp, #16]
 8008004:	002e      	movs	r6, r5
 8008006:	18cb      	adds	r3, r1, r3
 8008008:	001f      	movs	r7, r3
 800800a:	9902      	ldr	r1, [sp, #8]
 800800c:	428e      	cmp	r6, r1
 800800e:	d311      	bcc.n	8008034 <__mdiff+0x100>
 8008010:	9c02      	ldr	r4, [sp, #8]
 8008012:	1ee9      	subs	r1, r5, #3
 8008014:	2000      	movs	r0, #0
 8008016:	428c      	cmp	r4, r1
 8008018:	d304      	bcc.n	8008024 <__mdiff+0xf0>
 800801a:	0021      	movs	r1, r4
 800801c:	3103      	adds	r1, #3
 800801e:	1b49      	subs	r1, r1, r5
 8008020:	0889      	lsrs	r1, r1, #2
 8008022:	0088      	lsls	r0, r1, #2
 8008024:	181b      	adds	r3, r3, r0
 8008026:	3b04      	subs	r3, #4
 8008028:	6819      	ldr	r1, [r3, #0]
 800802a:	2900      	cmp	r1, #0
 800802c:	d010      	beq.n	8008050 <__mdiff+0x11c>
 800802e:	9b00      	ldr	r3, [sp, #0]
 8008030:	6113      	str	r3, [r2, #16]
 8008032:	e798      	b.n	8007f66 <__mdiff+0x32>
 8008034:	4684      	mov	ip, r0
 8008036:	ce02      	ldmia	r6!, {r1}
 8008038:	b288      	uxth	r0, r1
 800803a:	4460      	add	r0, ip
 800803c:	1400      	asrs	r0, r0, #16
 800803e:	0c0c      	lsrs	r4, r1, #16
 8008040:	1904      	adds	r4, r0, r4
 8008042:	4461      	add	r1, ip
 8008044:	1420      	asrs	r0, r4, #16
 8008046:	b289      	uxth	r1, r1
 8008048:	0424      	lsls	r4, r4, #16
 800804a:	4321      	orrs	r1, r4
 800804c:	c702      	stmia	r7!, {r1}
 800804e:	e7dc      	b.n	800800a <__mdiff+0xd6>
 8008050:	9900      	ldr	r1, [sp, #0]
 8008052:	3901      	subs	r1, #1
 8008054:	9100      	str	r1, [sp, #0]
 8008056:	e7e6      	b.n	8008026 <__mdiff+0xf2>
 8008058:	0800a345 	.word	0x0800a345
 800805c:	0800a356 	.word	0x0800a356
 8008060:	00000237 	.word	0x00000237
 8008064:	00000245 	.word	0x00000245

08008068 <__ulp>:
 8008068:	b510      	push	{r4, lr}
 800806a:	2400      	movs	r4, #0
 800806c:	4b0c      	ldr	r3, [pc, #48]	@ (80080a0 <__ulp+0x38>)
 800806e:	4a0d      	ldr	r2, [pc, #52]	@ (80080a4 <__ulp+0x3c>)
 8008070:	400b      	ands	r3, r1
 8008072:	189b      	adds	r3, r3, r2
 8008074:	42a3      	cmp	r3, r4
 8008076:	dc06      	bgt.n	8008086 <__ulp+0x1e>
 8008078:	425b      	negs	r3, r3
 800807a:	151a      	asrs	r2, r3, #20
 800807c:	2a13      	cmp	r2, #19
 800807e:	dc05      	bgt.n	800808c <__ulp+0x24>
 8008080:	2380      	movs	r3, #128	@ 0x80
 8008082:	031b      	lsls	r3, r3, #12
 8008084:	4113      	asrs	r3, r2
 8008086:	0019      	movs	r1, r3
 8008088:	0020      	movs	r0, r4
 800808a:	bd10      	pop	{r4, pc}
 800808c:	3a14      	subs	r2, #20
 800808e:	2401      	movs	r4, #1
 8008090:	2a1e      	cmp	r2, #30
 8008092:	dc02      	bgt.n	800809a <__ulp+0x32>
 8008094:	2480      	movs	r4, #128	@ 0x80
 8008096:	0624      	lsls	r4, r4, #24
 8008098:	40d4      	lsrs	r4, r2
 800809a:	2300      	movs	r3, #0
 800809c:	e7f3      	b.n	8008086 <__ulp+0x1e>
 800809e:	46c0      	nop			@ (mov r8, r8)
 80080a0:	7ff00000 	.word	0x7ff00000
 80080a4:	fcc00000 	.word	0xfcc00000

080080a8 <__b2d>:
 80080a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080aa:	0006      	movs	r6, r0
 80080ac:	6903      	ldr	r3, [r0, #16]
 80080ae:	3614      	adds	r6, #20
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	18f3      	adds	r3, r6, r3
 80080b4:	1f1d      	subs	r5, r3, #4
 80080b6:	682c      	ldr	r4, [r5, #0]
 80080b8:	000f      	movs	r7, r1
 80080ba:	0020      	movs	r0, r4
 80080bc:	9301      	str	r3, [sp, #4]
 80080be:	f7ff fd3b 	bl	8007b38 <__hi0bits>
 80080c2:	2220      	movs	r2, #32
 80080c4:	1a12      	subs	r2, r2, r0
 80080c6:	603a      	str	r2, [r7, #0]
 80080c8:	0003      	movs	r3, r0
 80080ca:	4a1c      	ldr	r2, [pc, #112]	@ (800813c <__b2d+0x94>)
 80080cc:	280a      	cmp	r0, #10
 80080ce:	dc15      	bgt.n	80080fc <__b2d+0x54>
 80080d0:	210b      	movs	r1, #11
 80080d2:	0027      	movs	r7, r4
 80080d4:	1a09      	subs	r1, r1, r0
 80080d6:	40cf      	lsrs	r7, r1
 80080d8:	433a      	orrs	r2, r7
 80080da:	468c      	mov	ip, r1
 80080dc:	0011      	movs	r1, r2
 80080de:	2200      	movs	r2, #0
 80080e0:	42ae      	cmp	r6, r5
 80080e2:	d202      	bcs.n	80080ea <__b2d+0x42>
 80080e4:	9a01      	ldr	r2, [sp, #4]
 80080e6:	3a08      	subs	r2, #8
 80080e8:	6812      	ldr	r2, [r2, #0]
 80080ea:	3315      	adds	r3, #21
 80080ec:	409c      	lsls	r4, r3
 80080ee:	4663      	mov	r3, ip
 80080f0:	0027      	movs	r7, r4
 80080f2:	40da      	lsrs	r2, r3
 80080f4:	4317      	orrs	r7, r2
 80080f6:	0038      	movs	r0, r7
 80080f8:	b003      	add	sp, #12
 80080fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080fc:	2700      	movs	r7, #0
 80080fe:	42ae      	cmp	r6, r5
 8008100:	d202      	bcs.n	8008108 <__b2d+0x60>
 8008102:	9d01      	ldr	r5, [sp, #4]
 8008104:	3d08      	subs	r5, #8
 8008106:	682f      	ldr	r7, [r5, #0]
 8008108:	210b      	movs	r1, #11
 800810a:	4249      	negs	r1, r1
 800810c:	468c      	mov	ip, r1
 800810e:	449c      	add	ip, r3
 8008110:	2b0b      	cmp	r3, #11
 8008112:	d010      	beq.n	8008136 <__b2d+0x8e>
 8008114:	4661      	mov	r1, ip
 8008116:	2320      	movs	r3, #32
 8008118:	408c      	lsls	r4, r1
 800811a:	1a5b      	subs	r3, r3, r1
 800811c:	0039      	movs	r1, r7
 800811e:	40d9      	lsrs	r1, r3
 8008120:	430c      	orrs	r4, r1
 8008122:	4322      	orrs	r2, r4
 8008124:	0011      	movs	r1, r2
 8008126:	2200      	movs	r2, #0
 8008128:	42b5      	cmp	r5, r6
 800812a:	d901      	bls.n	8008130 <__b2d+0x88>
 800812c:	3d04      	subs	r5, #4
 800812e:	682a      	ldr	r2, [r5, #0]
 8008130:	4664      	mov	r4, ip
 8008132:	40a7      	lsls	r7, r4
 8008134:	e7dd      	b.n	80080f2 <__b2d+0x4a>
 8008136:	4322      	orrs	r2, r4
 8008138:	0011      	movs	r1, r2
 800813a:	e7dc      	b.n	80080f6 <__b2d+0x4e>
 800813c:	3ff00000 	.word	0x3ff00000

08008140 <__d2b>:
 8008140:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008142:	2101      	movs	r1, #1
 8008144:	0016      	movs	r6, r2
 8008146:	001f      	movs	r7, r3
 8008148:	f7ff fbfe 	bl	8007948 <_Balloc>
 800814c:	1e04      	subs	r4, r0, #0
 800814e:	d105      	bne.n	800815c <__d2b+0x1c>
 8008150:	0022      	movs	r2, r4
 8008152:	4b25      	ldr	r3, [pc, #148]	@ (80081e8 <__d2b+0xa8>)
 8008154:	4825      	ldr	r0, [pc, #148]	@ (80081ec <__d2b+0xac>)
 8008156:	4926      	ldr	r1, [pc, #152]	@ (80081f0 <__d2b+0xb0>)
 8008158:	f001 fb8a 	bl	8009870 <__assert_func>
 800815c:	033b      	lsls	r3, r7, #12
 800815e:	007d      	lsls	r5, r7, #1
 8008160:	0b1b      	lsrs	r3, r3, #12
 8008162:	0d6d      	lsrs	r5, r5, #21
 8008164:	d002      	beq.n	800816c <__d2b+0x2c>
 8008166:	2280      	movs	r2, #128	@ 0x80
 8008168:	0352      	lsls	r2, r2, #13
 800816a:	4313      	orrs	r3, r2
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	2e00      	cmp	r6, #0
 8008170:	d025      	beq.n	80081be <__d2b+0x7e>
 8008172:	4668      	mov	r0, sp
 8008174:	9600      	str	r6, [sp, #0]
 8008176:	f7ff fd00 	bl	8007b7a <__lo0bits>
 800817a:	9b01      	ldr	r3, [sp, #4]
 800817c:	9900      	ldr	r1, [sp, #0]
 800817e:	2800      	cmp	r0, #0
 8008180:	d01b      	beq.n	80081ba <__d2b+0x7a>
 8008182:	2220      	movs	r2, #32
 8008184:	001e      	movs	r6, r3
 8008186:	1a12      	subs	r2, r2, r0
 8008188:	4096      	lsls	r6, r2
 800818a:	0032      	movs	r2, r6
 800818c:	40c3      	lsrs	r3, r0
 800818e:	430a      	orrs	r2, r1
 8008190:	6162      	str	r2, [r4, #20]
 8008192:	9301      	str	r3, [sp, #4]
 8008194:	9e01      	ldr	r6, [sp, #4]
 8008196:	61a6      	str	r6, [r4, #24]
 8008198:	1e73      	subs	r3, r6, #1
 800819a:	419e      	sbcs	r6, r3
 800819c:	3601      	adds	r6, #1
 800819e:	6126      	str	r6, [r4, #16]
 80081a0:	2d00      	cmp	r5, #0
 80081a2:	d014      	beq.n	80081ce <__d2b+0x8e>
 80081a4:	2635      	movs	r6, #53	@ 0x35
 80081a6:	4b13      	ldr	r3, [pc, #76]	@ (80081f4 <__d2b+0xb4>)
 80081a8:	18ed      	adds	r5, r5, r3
 80081aa:	9b08      	ldr	r3, [sp, #32]
 80081ac:	182d      	adds	r5, r5, r0
 80081ae:	601d      	str	r5, [r3, #0]
 80081b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b2:	1a36      	subs	r6, r6, r0
 80081b4:	601e      	str	r6, [r3, #0]
 80081b6:	0020      	movs	r0, r4
 80081b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80081ba:	6161      	str	r1, [r4, #20]
 80081bc:	e7ea      	b.n	8008194 <__d2b+0x54>
 80081be:	a801      	add	r0, sp, #4
 80081c0:	f7ff fcdb 	bl	8007b7a <__lo0bits>
 80081c4:	9b01      	ldr	r3, [sp, #4]
 80081c6:	2601      	movs	r6, #1
 80081c8:	6163      	str	r3, [r4, #20]
 80081ca:	3020      	adds	r0, #32
 80081cc:	e7e7      	b.n	800819e <__d2b+0x5e>
 80081ce:	4b0a      	ldr	r3, [pc, #40]	@ (80081f8 <__d2b+0xb8>)
 80081d0:	18c0      	adds	r0, r0, r3
 80081d2:	9b08      	ldr	r3, [sp, #32]
 80081d4:	6018      	str	r0, [r3, #0]
 80081d6:	4b09      	ldr	r3, [pc, #36]	@ (80081fc <__d2b+0xbc>)
 80081d8:	18f3      	adds	r3, r6, r3
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	18e3      	adds	r3, r4, r3
 80081de:	6958      	ldr	r0, [r3, #20]
 80081e0:	f7ff fcaa 	bl	8007b38 <__hi0bits>
 80081e4:	0176      	lsls	r6, r6, #5
 80081e6:	e7e3      	b.n	80081b0 <__d2b+0x70>
 80081e8:	0800a345 	.word	0x0800a345
 80081ec:	0800a356 	.word	0x0800a356
 80081f0:	0000030f 	.word	0x0000030f
 80081f4:	fffffbcd 	.word	0xfffffbcd
 80081f8:	fffffbce 	.word	0xfffffbce
 80081fc:	3fffffff 	.word	0x3fffffff

08008200 <__ratio>:
 8008200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008202:	b087      	sub	sp, #28
 8008204:	000f      	movs	r7, r1
 8008206:	a904      	add	r1, sp, #16
 8008208:	0006      	movs	r6, r0
 800820a:	f7ff ff4d 	bl	80080a8 <__b2d>
 800820e:	9000      	str	r0, [sp, #0]
 8008210:	9101      	str	r1, [sp, #4]
 8008212:	9b00      	ldr	r3, [sp, #0]
 8008214:	9c01      	ldr	r4, [sp, #4]
 8008216:	0038      	movs	r0, r7
 8008218:	a905      	add	r1, sp, #20
 800821a:	9302      	str	r3, [sp, #8]
 800821c:	9403      	str	r4, [sp, #12]
 800821e:	f7ff ff43 	bl	80080a8 <__b2d>
 8008222:	000d      	movs	r5, r1
 8008224:	0002      	movs	r2, r0
 8008226:	000b      	movs	r3, r1
 8008228:	6930      	ldr	r0, [r6, #16]
 800822a:	6939      	ldr	r1, [r7, #16]
 800822c:	9e04      	ldr	r6, [sp, #16]
 800822e:	1a40      	subs	r0, r0, r1
 8008230:	9905      	ldr	r1, [sp, #20]
 8008232:	0140      	lsls	r0, r0, #5
 8008234:	1a71      	subs	r1, r6, r1
 8008236:	1841      	adds	r1, r0, r1
 8008238:	0508      	lsls	r0, r1, #20
 800823a:	2900      	cmp	r1, #0
 800823c:	dd08      	ble.n	8008250 <__ratio+0x50>
 800823e:	9901      	ldr	r1, [sp, #4]
 8008240:	1841      	adds	r1, r0, r1
 8008242:	9103      	str	r1, [sp, #12]
 8008244:	9802      	ldr	r0, [sp, #8]
 8008246:	9903      	ldr	r1, [sp, #12]
 8008248:	f7f8 ff58 	bl	80010fc <__aeabi_ddiv>
 800824c:	b007      	add	sp, #28
 800824e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008250:	1a2b      	subs	r3, r5, r0
 8008252:	e7f7      	b.n	8008244 <__ratio+0x44>

08008254 <__copybits>:
 8008254:	b570      	push	{r4, r5, r6, lr}
 8008256:	0014      	movs	r4, r2
 8008258:	0005      	movs	r5, r0
 800825a:	3901      	subs	r1, #1
 800825c:	6913      	ldr	r3, [r2, #16]
 800825e:	1149      	asrs	r1, r1, #5
 8008260:	3101      	adds	r1, #1
 8008262:	0089      	lsls	r1, r1, #2
 8008264:	3414      	adds	r4, #20
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	1841      	adds	r1, r0, r1
 800826a:	18e3      	adds	r3, r4, r3
 800826c:	42a3      	cmp	r3, r4
 800826e:	d80d      	bhi.n	800828c <__copybits+0x38>
 8008270:	0014      	movs	r4, r2
 8008272:	3411      	adds	r4, #17
 8008274:	2500      	movs	r5, #0
 8008276:	429c      	cmp	r4, r3
 8008278:	d803      	bhi.n	8008282 <__copybits+0x2e>
 800827a:	1a9b      	subs	r3, r3, r2
 800827c:	3b11      	subs	r3, #17
 800827e:	089b      	lsrs	r3, r3, #2
 8008280:	009d      	lsls	r5, r3, #2
 8008282:	2300      	movs	r3, #0
 8008284:	1940      	adds	r0, r0, r5
 8008286:	4281      	cmp	r1, r0
 8008288:	d803      	bhi.n	8008292 <__copybits+0x3e>
 800828a:	bd70      	pop	{r4, r5, r6, pc}
 800828c:	cc40      	ldmia	r4!, {r6}
 800828e:	c540      	stmia	r5!, {r6}
 8008290:	e7ec      	b.n	800826c <__copybits+0x18>
 8008292:	c008      	stmia	r0!, {r3}
 8008294:	e7f7      	b.n	8008286 <__copybits+0x32>

08008296 <__any_on>:
 8008296:	0002      	movs	r2, r0
 8008298:	6900      	ldr	r0, [r0, #16]
 800829a:	b510      	push	{r4, lr}
 800829c:	3214      	adds	r2, #20
 800829e:	114b      	asrs	r3, r1, #5
 80082a0:	4298      	cmp	r0, r3
 80082a2:	db13      	blt.n	80082cc <__any_on+0x36>
 80082a4:	dd0c      	ble.n	80082c0 <__any_on+0x2a>
 80082a6:	241f      	movs	r4, #31
 80082a8:	0008      	movs	r0, r1
 80082aa:	4020      	ands	r0, r4
 80082ac:	4221      	tst	r1, r4
 80082ae:	d007      	beq.n	80082c0 <__any_on+0x2a>
 80082b0:	0099      	lsls	r1, r3, #2
 80082b2:	588c      	ldr	r4, [r1, r2]
 80082b4:	0021      	movs	r1, r4
 80082b6:	40c1      	lsrs	r1, r0
 80082b8:	4081      	lsls	r1, r0
 80082ba:	2001      	movs	r0, #1
 80082bc:	428c      	cmp	r4, r1
 80082be:	d104      	bne.n	80082ca <__any_on+0x34>
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	18d3      	adds	r3, r2, r3
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d803      	bhi.n	80082d0 <__any_on+0x3a>
 80082c8:	2000      	movs	r0, #0
 80082ca:	bd10      	pop	{r4, pc}
 80082cc:	0003      	movs	r3, r0
 80082ce:	e7f7      	b.n	80082c0 <__any_on+0x2a>
 80082d0:	3b04      	subs	r3, #4
 80082d2:	6819      	ldr	r1, [r3, #0]
 80082d4:	2900      	cmp	r1, #0
 80082d6:	d0f5      	beq.n	80082c4 <__any_on+0x2e>
 80082d8:	2001      	movs	r0, #1
 80082da:	e7f6      	b.n	80082ca <__any_on+0x34>

080082dc <sulp>:
 80082dc:	b570      	push	{r4, r5, r6, lr}
 80082de:	0016      	movs	r6, r2
 80082e0:	000d      	movs	r5, r1
 80082e2:	f7ff fec1 	bl	8008068 <__ulp>
 80082e6:	2e00      	cmp	r6, #0
 80082e8:	d00d      	beq.n	8008306 <sulp+0x2a>
 80082ea:	236b      	movs	r3, #107	@ 0x6b
 80082ec:	006a      	lsls	r2, r5, #1
 80082ee:	0d52      	lsrs	r2, r2, #21
 80082f0:	1a9b      	subs	r3, r3, r2
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	dd07      	ble.n	8008306 <sulp+0x2a>
 80082f6:	2400      	movs	r4, #0
 80082f8:	4a03      	ldr	r2, [pc, #12]	@ (8008308 <sulp+0x2c>)
 80082fa:	051b      	lsls	r3, r3, #20
 80082fc:	189d      	adds	r5, r3, r2
 80082fe:	002b      	movs	r3, r5
 8008300:	0022      	movs	r2, r4
 8008302:	f7f9 fb3f 	bl	8001984 <__aeabi_dmul>
 8008306:	bd70      	pop	{r4, r5, r6, pc}
 8008308:	3ff00000 	.word	0x3ff00000

0800830c <_strtod_l>:
 800830c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800830e:	b0a3      	sub	sp, #140	@ 0x8c
 8008310:	921b      	str	r2, [sp, #108]	@ 0x6c
 8008312:	2200      	movs	r2, #0
 8008314:	2600      	movs	r6, #0
 8008316:	2700      	movs	r7, #0
 8008318:	9005      	str	r0, [sp, #20]
 800831a:	9109      	str	r1, [sp, #36]	@ 0x24
 800831c:	921e      	str	r2, [sp, #120]	@ 0x78
 800831e:	911d      	str	r1, [sp, #116]	@ 0x74
 8008320:	780a      	ldrb	r2, [r1, #0]
 8008322:	2a2b      	cmp	r2, #43	@ 0x2b
 8008324:	d053      	beq.n	80083ce <_strtod_l+0xc2>
 8008326:	d83f      	bhi.n	80083a8 <_strtod_l+0x9c>
 8008328:	2a0d      	cmp	r2, #13
 800832a:	d839      	bhi.n	80083a0 <_strtod_l+0x94>
 800832c:	2a08      	cmp	r2, #8
 800832e:	d839      	bhi.n	80083a4 <_strtod_l+0x98>
 8008330:	2a00      	cmp	r2, #0
 8008332:	d042      	beq.n	80083ba <_strtod_l+0xae>
 8008334:	2200      	movs	r2, #0
 8008336:	9212      	str	r2, [sp, #72]	@ 0x48
 8008338:	2100      	movs	r1, #0
 800833a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800833c:	910c      	str	r1, [sp, #48]	@ 0x30
 800833e:	782a      	ldrb	r2, [r5, #0]
 8008340:	2a30      	cmp	r2, #48	@ 0x30
 8008342:	d000      	beq.n	8008346 <_strtod_l+0x3a>
 8008344:	e083      	b.n	800844e <_strtod_l+0x142>
 8008346:	786a      	ldrb	r2, [r5, #1]
 8008348:	3120      	adds	r1, #32
 800834a:	438a      	bics	r2, r1
 800834c:	2a58      	cmp	r2, #88	@ 0x58
 800834e:	d000      	beq.n	8008352 <_strtod_l+0x46>
 8008350:	e073      	b.n	800843a <_strtod_l+0x12e>
 8008352:	9302      	str	r3, [sp, #8]
 8008354:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008356:	4a95      	ldr	r2, [pc, #596]	@ (80085ac <_strtod_l+0x2a0>)
 8008358:	9301      	str	r3, [sp, #4]
 800835a:	ab1e      	add	r3, sp, #120	@ 0x78
 800835c:	9300      	str	r3, [sp, #0]
 800835e:	9805      	ldr	r0, [sp, #20]
 8008360:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008362:	a91d      	add	r1, sp, #116	@ 0x74
 8008364:	f001 fb38 	bl	80099d8 <__gethex>
 8008368:	230f      	movs	r3, #15
 800836a:	0002      	movs	r2, r0
 800836c:	401a      	ands	r2, r3
 800836e:	0004      	movs	r4, r0
 8008370:	9206      	str	r2, [sp, #24]
 8008372:	4218      	tst	r0, r3
 8008374:	d005      	beq.n	8008382 <_strtod_l+0x76>
 8008376:	2a06      	cmp	r2, #6
 8008378:	d12b      	bne.n	80083d2 <_strtod_l+0xc6>
 800837a:	2300      	movs	r3, #0
 800837c:	3501      	adds	r5, #1
 800837e:	951d      	str	r5, [sp, #116]	@ 0x74
 8008380:	9312      	str	r3, [sp, #72]	@ 0x48
 8008382:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008384:	2b00      	cmp	r3, #0
 8008386:	d002      	beq.n	800838e <_strtod_l+0x82>
 8008388:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800838a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800838c:	6013      	str	r3, [r2, #0]
 800838e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008390:	2b00      	cmp	r3, #0
 8008392:	d019      	beq.n	80083c8 <_strtod_l+0xbc>
 8008394:	2380      	movs	r3, #128	@ 0x80
 8008396:	0030      	movs	r0, r6
 8008398:	061b      	lsls	r3, r3, #24
 800839a:	18f9      	adds	r1, r7, r3
 800839c:	b023      	add	sp, #140	@ 0x8c
 800839e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083a0:	2a20      	cmp	r2, #32
 80083a2:	d1c7      	bne.n	8008334 <_strtod_l+0x28>
 80083a4:	3101      	adds	r1, #1
 80083a6:	e7ba      	b.n	800831e <_strtod_l+0x12>
 80083a8:	2a2d      	cmp	r2, #45	@ 0x2d
 80083aa:	d1c3      	bne.n	8008334 <_strtod_l+0x28>
 80083ac:	3a2c      	subs	r2, #44	@ 0x2c
 80083ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80083b0:	1c4a      	adds	r2, r1, #1
 80083b2:	921d      	str	r2, [sp, #116]	@ 0x74
 80083b4:	784a      	ldrb	r2, [r1, #1]
 80083b6:	2a00      	cmp	r2, #0
 80083b8:	d1be      	bne.n	8008338 <_strtod_l+0x2c>
 80083ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083bc:	931d      	str	r3, [sp, #116]	@ 0x74
 80083be:	2300      	movs	r3, #0
 80083c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80083c2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1df      	bne.n	8008388 <_strtod_l+0x7c>
 80083c8:	0030      	movs	r0, r6
 80083ca:	0039      	movs	r1, r7
 80083cc:	e7e6      	b.n	800839c <_strtod_l+0x90>
 80083ce:	2200      	movs	r2, #0
 80083d0:	e7ed      	b.n	80083ae <_strtod_l+0xa2>
 80083d2:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80083d4:	2a00      	cmp	r2, #0
 80083d6:	d007      	beq.n	80083e8 <_strtod_l+0xdc>
 80083d8:	2135      	movs	r1, #53	@ 0x35
 80083da:	a820      	add	r0, sp, #128	@ 0x80
 80083dc:	f7ff ff3a 	bl	8008254 <__copybits>
 80083e0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80083e2:	9805      	ldr	r0, [sp, #20]
 80083e4:	f7ff faf4 	bl	80079d0 <_Bfree>
 80083e8:	9806      	ldr	r0, [sp, #24]
 80083ea:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80083ec:	3801      	subs	r0, #1
 80083ee:	2804      	cmp	r0, #4
 80083f0:	d806      	bhi.n	8008400 <_strtod_l+0xf4>
 80083f2:	f7f7 fe91 	bl	8000118 <__gnu_thumb1_case_uqi>
 80083f6:	0312      	.short	0x0312
 80083f8:	1e1c      	.short	0x1e1c
 80083fa:	12          	.byte	0x12
 80083fb:	00          	.byte	0x00
 80083fc:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80083fe:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8008400:	05e4      	lsls	r4, r4, #23
 8008402:	d502      	bpl.n	800840a <_strtod_l+0xfe>
 8008404:	2380      	movs	r3, #128	@ 0x80
 8008406:	061b      	lsls	r3, r3, #24
 8008408:	431f      	orrs	r7, r3
 800840a:	4b69      	ldr	r3, [pc, #420]	@ (80085b0 <_strtod_l+0x2a4>)
 800840c:	423b      	tst	r3, r7
 800840e:	d1b8      	bne.n	8008382 <_strtod_l+0x76>
 8008410:	f7fe fad6 	bl	80069c0 <__errno>
 8008414:	2322      	movs	r3, #34	@ 0x22
 8008416:	6003      	str	r3, [r0, #0]
 8008418:	e7b3      	b.n	8008382 <_strtod_l+0x76>
 800841a:	4966      	ldr	r1, [pc, #408]	@ (80085b4 <_strtod_l+0x2a8>)
 800841c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800841e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008420:	400a      	ands	r2, r1
 8008422:	4965      	ldr	r1, [pc, #404]	@ (80085b8 <_strtod_l+0x2ac>)
 8008424:	185b      	adds	r3, r3, r1
 8008426:	051b      	lsls	r3, r3, #20
 8008428:	431a      	orrs	r2, r3
 800842a:	0017      	movs	r7, r2
 800842c:	e7e8      	b.n	8008400 <_strtod_l+0xf4>
 800842e:	4f60      	ldr	r7, [pc, #384]	@ (80085b0 <_strtod_l+0x2a4>)
 8008430:	e7e6      	b.n	8008400 <_strtod_l+0xf4>
 8008432:	2601      	movs	r6, #1
 8008434:	4f61      	ldr	r7, [pc, #388]	@ (80085bc <_strtod_l+0x2b0>)
 8008436:	4276      	negs	r6, r6
 8008438:	e7e2      	b.n	8008400 <_strtod_l+0xf4>
 800843a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800843c:	1c5a      	adds	r2, r3, #1
 800843e:	921d      	str	r2, [sp, #116]	@ 0x74
 8008440:	785b      	ldrb	r3, [r3, #1]
 8008442:	2b30      	cmp	r3, #48	@ 0x30
 8008444:	d0f9      	beq.n	800843a <_strtod_l+0x12e>
 8008446:	2b00      	cmp	r3, #0
 8008448:	d09b      	beq.n	8008382 <_strtod_l+0x76>
 800844a:	2301      	movs	r3, #1
 800844c:	930c      	str	r3, [sp, #48]	@ 0x30
 800844e:	2500      	movs	r5, #0
 8008450:	220a      	movs	r2, #10
 8008452:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008454:	950d      	str	r5, [sp, #52]	@ 0x34
 8008456:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008458:	9508      	str	r5, [sp, #32]
 800845a:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800845c:	7804      	ldrb	r4, [r0, #0]
 800845e:	0023      	movs	r3, r4
 8008460:	3b30      	subs	r3, #48	@ 0x30
 8008462:	b2d9      	uxtb	r1, r3
 8008464:	2909      	cmp	r1, #9
 8008466:	d927      	bls.n	80084b8 <_strtod_l+0x1ac>
 8008468:	2201      	movs	r2, #1
 800846a:	4955      	ldr	r1, [pc, #340]	@ (80085c0 <_strtod_l+0x2b4>)
 800846c:	f001 f9a8 	bl	80097c0 <strncmp>
 8008470:	2800      	cmp	r0, #0
 8008472:	d031      	beq.n	80084d8 <_strtod_l+0x1cc>
 8008474:	2000      	movs	r0, #0
 8008476:	0023      	movs	r3, r4
 8008478:	4684      	mov	ip, r0
 800847a:	9a08      	ldr	r2, [sp, #32]
 800847c:	900e      	str	r0, [sp, #56]	@ 0x38
 800847e:	9206      	str	r2, [sp, #24]
 8008480:	2220      	movs	r2, #32
 8008482:	0019      	movs	r1, r3
 8008484:	4391      	bics	r1, r2
 8008486:	000a      	movs	r2, r1
 8008488:	2100      	movs	r1, #0
 800848a:	9107      	str	r1, [sp, #28]
 800848c:	2a45      	cmp	r2, #69	@ 0x45
 800848e:	d000      	beq.n	8008492 <_strtod_l+0x186>
 8008490:	e0c0      	b.n	8008614 <_strtod_l+0x308>
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008496:	4303      	orrs	r3, r0
 8008498:	4313      	orrs	r3, r2
 800849a:	428b      	cmp	r3, r1
 800849c:	d08d      	beq.n	80083ba <_strtod_l+0xae>
 800849e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80084a2:	3301      	adds	r3, #1
 80084a4:	931d      	str	r3, [sp, #116]	@ 0x74
 80084a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a8:	785b      	ldrb	r3, [r3, #1]
 80084aa:	2b2b      	cmp	r3, #43	@ 0x2b
 80084ac:	d070      	beq.n	8008590 <_strtod_l+0x284>
 80084ae:	000c      	movs	r4, r1
 80084b0:	2b2d      	cmp	r3, #45	@ 0x2d
 80084b2:	d173      	bne.n	800859c <_strtod_l+0x290>
 80084b4:	2401      	movs	r4, #1
 80084b6:	e06c      	b.n	8008592 <_strtod_l+0x286>
 80084b8:	9908      	ldr	r1, [sp, #32]
 80084ba:	2908      	cmp	r1, #8
 80084bc:	dc09      	bgt.n	80084d2 <_strtod_l+0x1c6>
 80084be:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80084c0:	4351      	muls	r1, r2
 80084c2:	185b      	adds	r3, r3, r1
 80084c4:	930d      	str	r3, [sp, #52]	@ 0x34
 80084c6:	9b08      	ldr	r3, [sp, #32]
 80084c8:	3001      	adds	r0, #1
 80084ca:	3301      	adds	r3, #1
 80084cc:	9308      	str	r3, [sp, #32]
 80084ce:	901d      	str	r0, [sp, #116]	@ 0x74
 80084d0:	e7c3      	b.n	800845a <_strtod_l+0x14e>
 80084d2:	4355      	muls	r5, r2
 80084d4:	195d      	adds	r5, r3, r5
 80084d6:	e7f6      	b.n	80084c6 <_strtod_l+0x1ba>
 80084d8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084da:	1c5a      	adds	r2, r3, #1
 80084dc:	921d      	str	r2, [sp, #116]	@ 0x74
 80084de:	9a08      	ldr	r2, [sp, #32]
 80084e0:	785b      	ldrb	r3, [r3, #1]
 80084e2:	2a00      	cmp	r2, #0
 80084e4:	d03a      	beq.n	800855c <_strtod_l+0x250>
 80084e6:	900e      	str	r0, [sp, #56]	@ 0x38
 80084e8:	9206      	str	r2, [sp, #24]
 80084ea:	001a      	movs	r2, r3
 80084ec:	3a30      	subs	r2, #48	@ 0x30
 80084ee:	2a09      	cmp	r2, #9
 80084f0:	d912      	bls.n	8008518 <_strtod_l+0x20c>
 80084f2:	2201      	movs	r2, #1
 80084f4:	4694      	mov	ip, r2
 80084f6:	e7c3      	b.n	8008480 <_strtod_l+0x174>
 80084f8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084fa:	3001      	adds	r0, #1
 80084fc:	1c5a      	adds	r2, r3, #1
 80084fe:	921d      	str	r2, [sp, #116]	@ 0x74
 8008500:	785b      	ldrb	r3, [r3, #1]
 8008502:	2b30      	cmp	r3, #48	@ 0x30
 8008504:	d0f8      	beq.n	80084f8 <_strtod_l+0x1ec>
 8008506:	001a      	movs	r2, r3
 8008508:	3a31      	subs	r2, #49	@ 0x31
 800850a:	2a08      	cmp	r2, #8
 800850c:	d83b      	bhi.n	8008586 <_strtod_l+0x27a>
 800850e:	900e      	str	r0, [sp, #56]	@ 0x38
 8008510:	2000      	movs	r0, #0
 8008512:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008514:	9006      	str	r0, [sp, #24]
 8008516:	9213      	str	r2, [sp, #76]	@ 0x4c
 8008518:	001a      	movs	r2, r3
 800851a:	1c41      	adds	r1, r0, #1
 800851c:	3a30      	subs	r2, #48	@ 0x30
 800851e:	2b30      	cmp	r3, #48	@ 0x30
 8008520:	d016      	beq.n	8008550 <_strtod_l+0x244>
 8008522:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008524:	185b      	adds	r3, r3, r1
 8008526:	930e      	str	r3, [sp, #56]	@ 0x38
 8008528:	9b06      	ldr	r3, [sp, #24]
 800852a:	210a      	movs	r1, #10
 800852c:	469c      	mov	ip, r3
 800852e:	4484      	add	ip, r0
 8008530:	459c      	cmp	ip, r3
 8008532:	d115      	bne.n	8008560 <_strtod_l+0x254>
 8008534:	9906      	ldr	r1, [sp, #24]
 8008536:	9b06      	ldr	r3, [sp, #24]
 8008538:	3101      	adds	r1, #1
 800853a:	1809      	adds	r1, r1, r0
 800853c:	181b      	adds	r3, r3, r0
 800853e:	9106      	str	r1, [sp, #24]
 8008540:	2b08      	cmp	r3, #8
 8008542:	dc19      	bgt.n	8008578 <_strtod_l+0x26c>
 8008544:	230a      	movs	r3, #10
 8008546:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008548:	434b      	muls	r3, r1
 800854a:	2100      	movs	r1, #0
 800854c:	18d3      	adds	r3, r2, r3
 800854e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008550:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008552:	0008      	movs	r0, r1
 8008554:	1c5a      	adds	r2, r3, #1
 8008556:	921d      	str	r2, [sp, #116]	@ 0x74
 8008558:	785b      	ldrb	r3, [r3, #1]
 800855a:	e7c6      	b.n	80084ea <_strtod_l+0x1de>
 800855c:	9808      	ldr	r0, [sp, #32]
 800855e:	e7d0      	b.n	8008502 <_strtod_l+0x1f6>
 8008560:	1c5c      	adds	r4, r3, #1
 8008562:	2b08      	cmp	r3, #8
 8008564:	dc04      	bgt.n	8008570 <_strtod_l+0x264>
 8008566:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008568:	434b      	muls	r3, r1
 800856a:	930d      	str	r3, [sp, #52]	@ 0x34
 800856c:	0023      	movs	r3, r4
 800856e:	e7df      	b.n	8008530 <_strtod_l+0x224>
 8008570:	2c10      	cmp	r4, #16
 8008572:	dcfb      	bgt.n	800856c <_strtod_l+0x260>
 8008574:	434d      	muls	r5, r1
 8008576:	e7f9      	b.n	800856c <_strtod_l+0x260>
 8008578:	2100      	movs	r1, #0
 800857a:	2b0f      	cmp	r3, #15
 800857c:	dce8      	bgt.n	8008550 <_strtod_l+0x244>
 800857e:	230a      	movs	r3, #10
 8008580:	435d      	muls	r5, r3
 8008582:	1955      	adds	r5, r2, r5
 8008584:	e7e4      	b.n	8008550 <_strtod_l+0x244>
 8008586:	2200      	movs	r2, #0
 8008588:	920e      	str	r2, [sp, #56]	@ 0x38
 800858a:	9206      	str	r2, [sp, #24]
 800858c:	3201      	adds	r2, #1
 800858e:	e7b1      	b.n	80084f4 <_strtod_l+0x1e8>
 8008590:	2400      	movs	r4, #0
 8008592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008594:	3302      	adds	r3, #2
 8008596:	931d      	str	r3, [sp, #116]	@ 0x74
 8008598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800859a:	789b      	ldrb	r3, [r3, #2]
 800859c:	001a      	movs	r2, r3
 800859e:	3a30      	subs	r2, #48	@ 0x30
 80085a0:	2a09      	cmp	r2, #9
 80085a2:	d913      	bls.n	80085cc <_strtod_l+0x2c0>
 80085a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085a6:	921d      	str	r2, [sp, #116]	@ 0x74
 80085a8:	2200      	movs	r2, #0
 80085aa:	e032      	b.n	8008612 <_strtod_l+0x306>
 80085ac:	0800a4c8 	.word	0x0800a4c8
 80085b0:	7ff00000 	.word	0x7ff00000
 80085b4:	ffefffff 	.word	0xffefffff
 80085b8:	00000433 	.word	0x00000433
 80085bc:	7fffffff 	.word	0x7fffffff
 80085c0:	0800a4b0 	.word	0x0800a4b0
 80085c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80085c6:	1c5a      	adds	r2, r3, #1
 80085c8:	921d      	str	r2, [sp, #116]	@ 0x74
 80085ca:	785b      	ldrb	r3, [r3, #1]
 80085cc:	2b30      	cmp	r3, #48	@ 0x30
 80085ce:	d0f9      	beq.n	80085c4 <_strtod_l+0x2b8>
 80085d0:	2200      	movs	r2, #0
 80085d2:	9207      	str	r2, [sp, #28]
 80085d4:	001a      	movs	r2, r3
 80085d6:	3a31      	subs	r2, #49	@ 0x31
 80085d8:	2a08      	cmp	r2, #8
 80085da:	d81b      	bhi.n	8008614 <_strtod_l+0x308>
 80085dc:	3b30      	subs	r3, #48	@ 0x30
 80085de:	9310      	str	r3, [sp, #64]	@ 0x40
 80085e0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80085e2:	9307      	str	r3, [sp, #28]
 80085e4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80085e6:	1c59      	adds	r1, r3, #1
 80085e8:	911d      	str	r1, [sp, #116]	@ 0x74
 80085ea:	785b      	ldrb	r3, [r3, #1]
 80085ec:	001a      	movs	r2, r3
 80085ee:	3a30      	subs	r2, #48	@ 0x30
 80085f0:	2a09      	cmp	r2, #9
 80085f2:	d93a      	bls.n	800866a <_strtod_l+0x35e>
 80085f4:	9a07      	ldr	r2, [sp, #28]
 80085f6:	1a8a      	subs	r2, r1, r2
 80085f8:	49b4      	ldr	r1, [pc, #720]	@ (80088cc <_strtod_l+0x5c0>)
 80085fa:	9107      	str	r1, [sp, #28]
 80085fc:	2a08      	cmp	r2, #8
 80085fe:	dc04      	bgt.n	800860a <_strtod_l+0x2fe>
 8008600:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008602:	9207      	str	r2, [sp, #28]
 8008604:	428a      	cmp	r2, r1
 8008606:	dd00      	ble.n	800860a <_strtod_l+0x2fe>
 8008608:	9107      	str	r1, [sp, #28]
 800860a:	2c00      	cmp	r4, #0
 800860c:	d002      	beq.n	8008614 <_strtod_l+0x308>
 800860e:	9a07      	ldr	r2, [sp, #28]
 8008610:	4252      	negs	r2, r2
 8008612:	9207      	str	r2, [sp, #28]
 8008614:	9a06      	ldr	r2, [sp, #24]
 8008616:	2a00      	cmp	r2, #0
 8008618:	d14d      	bne.n	80086b6 <_strtod_l+0x3aa>
 800861a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800861c:	4310      	orrs	r0, r2
 800861e:	d000      	beq.n	8008622 <_strtod_l+0x316>
 8008620:	e6af      	b.n	8008382 <_strtod_l+0x76>
 8008622:	4662      	mov	r2, ip
 8008624:	2a00      	cmp	r2, #0
 8008626:	d000      	beq.n	800862a <_strtod_l+0x31e>
 8008628:	e6c7      	b.n	80083ba <_strtod_l+0xae>
 800862a:	2b69      	cmp	r3, #105	@ 0x69
 800862c:	d027      	beq.n	800867e <_strtod_l+0x372>
 800862e:	dc23      	bgt.n	8008678 <_strtod_l+0x36c>
 8008630:	2b49      	cmp	r3, #73	@ 0x49
 8008632:	d024      	beq.n	800867e <_strtod_l+0x372>
 8008634:	2b4e      	cmp	r3, #78	@ 0x4e
 8008636:	d000      	beq.n	800863a <_strtod_l+0x32e>
 8008638:	e6bf      	b.n	80083ba <_strtod_l+0xae>
 800863a:	49a5      	ldr	r1, [pc, #660]	@ (80088d0 <_strtod_l+0x5c4>)
 800863c:	a81d      	add	r0, sp, #116	@ 0x74
 800863e:	f001 fc01 	bl	8009e44 <__match>
 8008642:	2800      	cmp	r0, #0
 8008644:	d100      	bne.n	8008648 <_strtod_l+0x33c>
 8008646:	e6b8      	b.n	80083ba <_strtod_l+0xae>
 8008648:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	2b28      	cmp	r3, #40	@ 0x28
 800864e:	d12c      	bne.n	80086aa <_strtod_l+0x39e>
 8008650:	49a0      	ldr	r1, [pc, #640]	@ (80088d4 <_strtod_l+0x5c8>)
 8008652:	aa20      	add	r2, sp, #128	@ 0x80
 8008654:	a81d      	add	r0, sp, #116	@ 0x74
 8008656:	f001 fc09 	bl	8009e6c <__hexnan>
 800865a:	2805      	cmp	r0, #5
 800865c:	d125      	bne.n	80086aa <_strtod_l+0x39e>
 800865e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008660:	4a9d      	ldr	r2, [pc, #628]	@ (80088d8 <_strtod_l+0x5cc>)
 8008662:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008664:	431a      	orrs	r2, r3
 8008666:	0017      	movs	r7, r2
 8008668:	e68b      	b.n	8008382 <_strtod_l+0x76>
 800866a:	220a      	movs	r2, #10
 800866c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800866e:	434a      	muls	r2, r1
 8008670:	18d2      	adds	r2, r2, r3
 8008672:	3a30      	subs	r2, #48	@ 0x30
 8008674:	9210      	str	r2, [sp, #64]	@ 0x40
 8008676:	e7b5      	b.n	80085e4 <_strtod_l+0x2d8>
 8008678:	2b6e      	cmp	r3, #110	@ 0x6e
 800867a:	d0de      	beq.n	800863a <_strtod_l+0x32e>
 800867c:	e69d      	b.n	80083ba <_strtod_l+0xae>
 800867e:	4997      	ldr	r1, [pc, #604]	@ (80088dc <_strtod_l+0x5d0>)
 8008680:	a81d      	add	r0, sp, #116	@ 0x74
 8008682:	f001 fbdf 	bl	8009e44 <__match>
 8008686:	2800      	cmp	r0, #0
 8008688:	d100      	bne.n	800868c <_strtod_l+0x380>
 800868a:	e696      	b.n	80083ba <_strtod_l+0xae>
 800868c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800868e:	4994      	ldr	r1, [pc, #592]	@ (80088e0 <_strtod_l+0x5d4>)
 8008690:	3b01      	subs	r3, #1
 8008692:	a81d      	add	r0, sp, #116	@ 0x74
 8008694:	931d      	str	r3, [sp, #116]	@ 0x74
 8008696:	f001 fbd5 	bl	8009e44 <__match>
 800869a:	2800      	cmp	r0, #0
 800869c:	d102      	bne.n	80086a4 <_strtod_l+0x398>
 800869e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80086a0:	3301      	adds	r3, #1
 80086a2:	931d      	str	r3, [sp, #116]	@ 0x74
 80086a4:	2600      	movs	r6, #0
 80086a6:	4f8c      	ldr	r7, [pc, #560]	@ (80088d8 <_strtod_l+0x5cc>)
 80086a8:	e66b      	b.n	8008382 <_strtod_l+0x76>
 80086aa:	488e      	ldr	r0, [pc, #568]	@ (80088e4 <_strtod_l+0x5d8>)
 80086ac:	f001 f8da 	bl	8009864 <nan>
 80086b0:	0006      	movs	r6, r0
 80086b2:	000f      	movs	r7, r1
 80086b4:	e665      	b.n	8008382 <_strtod_l+0x76>
 80086b6:	9b07      	ldr	r3, [sp, #28]
 80086b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086ba:	1a9b      	subs	r3, r3, r2
 80086bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80086be:	9b08      	ldr	r3, [sp, #32]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d101      	bne.n	80086c8 <_strtod_l+0x3bc>
 80086c4:	9b06      	ldr	r3, [sp, #24]
 80086c6:	9308      	str	r3, [sp, #32]
 80086c8:	9c06      	ldr	r4, [sp, #24]
 80086ca:	2c10      	cmp	r4, #16
 80086cc:	dd00      	ble.n	80086d0 <_strtod_l+0x3c4>
 80086ce:	2410      	movs	r4, #16
 80086d0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80086d2:	f7fa f847 	bl	8002764 <__aeabi_ui2d>
 80086d6:	9b06      	ldr	r3, [sp, #24]
 80086d8:	0006      	movs	r6, r0
 80086da:	000f      	movs	r7, r1
 80086dc:	2b09      	cmp	r3, #9
 80086de:	dc13      	bgt.n	8008708 <_strtod_l+0x3fc>
 80086e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d100      	bne.n	80086e8 <_strtod_l+0x3dc>
 80086e6:	e64c      	b.n	8008382 <_strtod_l+0x76>
 80086e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	dc00      	bgt.n	80086f0 <_strtod_l+0x3e4>
 80086ee:	e07e      	b.n	80087ee <_strtod_l+0x4e2>
 80086f0:	2b16      	cmp	r3, #22
 80086f2:	dc63      	bgt.n	80087bc <_strtod_l+0x4b0>
 80086f4:	497c      	ldr	r1, [pc, #496]	@ (80088e8 <_strtod_l+0x5dc>)
 80086f6:	00db      	lsls	r3, r3, #3
 80086f8:	18c9      	adds	r1, r1, r3
 80086fa:	0032      	movs	r2, r6
 80086fc:	6808      	ldr	r0, [r1, #0]
 80086fe:	6849      	ldr	r1, [r1, #4]
 8008700:	003b      	movs	r3, r7
 8008702:	f7f9 f93f 	bl	8001984 <__aeabi_dmul>
 8008706:	e7d3      	b.n	80086b0 <_strtod_l+0x3a4>
 8008708:	0022      	movs	r2, r4
 800870a:	4b77      	ldr	r3, [pc, #476]	@ (80088e8 <_strtod_l+0x5dc>)
 800870c:	3a09      	subs	r2, #9
 800870e:	00d2      	lsls	r2, r2, #3
 8008710:	189b      	adds	r3, r3, r2
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	f7f9 f935 	bl	8001984 <__aeabi_dmul>
 800871a:	0006      	movs	r6, r0
 800871c:	0028      	movs	r0, r5
 800871e:	000f      	movs	r7, r1
 8008720:	f7fa f820 	bl	8002764 <__aeabi_ui2d>
 8008724:	000b      	movs	r3, r1
 8008726:	0002      	movs	r2, r0
 8008728:	0039      	movs	r1, r7
 800872a:	0030      	movs	r0, r6
 800872c:	f7f8 f982 	bl	8000a34 <__aeabi_dadd>
 8008730:	9b06      	ldr	r3, [sp, #24]
 8008732:	0006      	movs	r6, r0
 8008734:	000f      	movs	r7, r1
 8008736:	2b0f      	cmp	r3, #15
 8008738:	ddd2      	ble.n	80086e0 <_strtod_l+0x3d4>
 800873a:	9b06      	ldr	r3, [sp, #24]
 800873c:	1b1c      	subs	r4, r3, r4
 800873e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008740:	18e4      	adds	r4, r4, r3
 8008742:	2c00      	cmp	r4, #0
 8008744:	dc00      	bgt.n	8008748 <_strtod_l+0x43c>
 8008746:	e09b      	b.n	8008880 <_strtod_l+0x574>
 8008748:	220f      	movs	r2, #15
 800874a:	0023      	movs	r3, r4
 800874c:	4013      	ands	r3, r2
 800874e:	4214      	tst	r4, r2
 8008750:	d00a      	beq.n	8008768 <_strtod_l+0x45c>
 8008752:	4965      	ldr	r1, [pc, #404]	@ (80088e8 <_strtod_l+0x5dc>)
 8008754:	00db      	lsls	r3, r3, #3
 8008756:	18c9      	adds	r1, r1, r3
 8008758:	0032      	movs	r2, r6
 800875a:	6808      	ldr	r0, [r1, #0]
 800875c:	6849      	ldr	r1, [r1, #4]
 800875e:	003b      	movs	r3, r7
 8008760:	f7f9 f910 	bl	8001984 <__aeabi_dmul>
 8008764:	0006      	movs	r6, r0
 8008766:	000f      	movs	r7, r1
 8008768:	230f      	movs	r3, #15
 800876a:	439c      	bics	r4, r3
 800876c:	d073      	beq.n	8008856 <_strtod_l+0x54a>
 800876e:	3326      	adds	r3, #38	@ 0x26
 8008770:	33ff      	adds	r3, #255	@ 0xff
 8008772:	429c      	cmp	r4, r3
 8008774:	dd4b      	ble.n	800880e <_strtod_l+0x502>
 8008776:	2300      	movs	r3, #0
 8008778:	9306      	str	r3, [sp, #24]
 800877a:	9307      	str	r3, [sp, #28]
 800877c:	930d      	str	r3, [sp, #52]	@ 0x34
 800877e:	9308      	str	r3, [sp, #32]
 8008780:	2322      	movs	r3, #34	@ 0x22
 8008782:	2600      	movs	r6, #0
 8008784:	9a05      	ldr	r2, [sp, #20]
 8008786:	4f54      	ldr	r7, [pc, #336]	@ (80088d8 <_strtod_l+0x5cc>)
 8008788:	6013      	str	r3, [r2, #0]
 800878a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800878c:	42b3      	cmp	r3, r6
 800878e:	d100      	bne.n	8008792 <_strtod_l+0x486>
 8008790:	e5f7      	b.n	8008382 <_strtod_l+0x76>
 8008792:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008794:	9805      	ldr	r0, [sp, #20]
 8008796:	f7ff f91b 	bl	80079d0 <_Bfree>
 800879a:	9908      	ldr	r1, [sp, #32]
 800879c:	9805      	ldr	r0, [sp, #20]
 800879e:	f7ff f917 	bl	80079d0 <_Bfree>
 80087a2:	9907      	ldr	r1, [sp, #28]
 80087a4:	9805      	ldr	r0, [sp, #20]
 80087a6:	f7ff f913 	bl	80079d0 <_Bfree>
 80087aa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80087ac:	9805      	ldr	r0, [sp, #20]
 80087ae:	f7ff f90f 	bl	80079d0 <_Bfree>
 80087b2:	9906      	ldr	r1, [sp, #24]
 80087b4:	9805      	ldr	r0, [sp, #20]
 80087b6:	f7ff f90b 	bl	80079d0 <_Bfree>
 80087ba:	e5e2      	b.n	8008382 <_strtod_l+0x76>
 80087bc:	2325      	movs	r3, #37	@ 0x25
 80087be:	9a06      	ldr	r2, [sp, #24]
 80087c0:	1a9b      	subs	r3, r3, r2
 80087c2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087c4:	4293      	cmp	r3, r2
 80087c6:	dbb8      	blt.n	800873a <_strtod_l+0x42e>
 80087c8:	240f      	movs	r4, #15
 80087ca:	9b06      	ldr	r3, [sp, #24]
 80087cc:	4d46      	ldr	r5, [pc, #280]	@ (80088e8 <_strtod_l+0x5dc>)
 80087ce:	1ae4      	subs	r4, r4, r3
 80087d0:	00e1      	lsls	r1, r4, #3
 80087d2:	1869      	adds	r1, r5, r1
 80087d4:	0032      	movs	r2, r6
 80087d6:	6808      	ldr	r0, [r1, #0]
 80087d8:	6849      	ldr	r1, [r1, #4]
 80087da:	003b      	movs	r3, r7
 80087dc:	f7f9 f8d2 	bl	8001984 <__aeabi_dmul>
 80087e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087e2:	1b1c      	subs	r4, r3, r4
 80087e4:	00e4      	lsls	r4, r4, #3
 80087e6:	192d      	adds	r5, r5, r4
 80087e8:	682a      	ldr	r2, [r5, #0]
 80087ea:	686b      	ldr	r3, [r5, #4]
 80087ec:	e789      	b.n	8008702 <_strtod_l+0x3f6>
 80087ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087f0:	3316      	adds	r3, #22
 80087f2:	dba2      	blt.n	800873a <_strtod_l+0x42e>
 80087f4:	9907      	ldr	r1, [sp, #28]
 80087f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087f8:	4b3b      	ldr	r3, [pc, #236]	@ (80088e8 <_strtod_l+0x5dc>)
 80087fa:	1a52      	subs	r2, r2, r1
 80087fc:	00d2      	lsls	r2, r2, #3
 80087fe:	189b      	adds	r3, r3, r2
 8008800:	0030      	movs	r0, r6
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	0039      	movs	r1, r7
 8008808:	f7f8 fc78 	bl	80010fc <__aeabi_ddiv>
 800880c:	e750      	b.n	80086b0 <_strtod_l+0x3a4>
 800880e:	2300      	movs	r3, #0
 8008810:	0030      	movs	r0, r6
 8008812:	0039      	movs	r1, r7
 8008814:	4d35      	ldr	r5, [pc, #212]	@ (80088ec <_strtod_l+0x5e0>)
 8008816:	1124      	asrs	r4, r4, #4
 8008818:	9309      	str	r3, [sp, #36]	@ 0x24
 800881a:	2c01      	cmp	r4, #1
 800881c:	dc1e      	bgt.n	800885c <_strtod_l+0x550>
 800881e:	2b00      	cmp	r3, #0
 8008820:	d001      	beq.n	8008826 <_strtod_l+0x51a>
 8008822:	0006      	movs	r6, r0
 8008824:	000f      	movs	r7, r1
 8008826:	4b32      	ldr	r3, [pc, #200]	@ (80088f0 <_strtod_l+0x5e4>)
 8008828:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800882a:	18ff      	adds	r7, r7, r3
 800882c:	4b2f      	ldr	r3, [pc, #188]	@ (80088ec <_strtod_l+0x5e0>)
 800882e:	00d5      	lsls	r5, r2, #3
 8008830:	195d      	adds	r5, r3, r5
 8008832:	0032      	movs	r2, r6
 8008834:	6828      	ldr	r0, [r5, #0]
 8008836:	6869      	ldr	r1, [r5, #4]
 8008838:	003b      	movs	r3, r7
 800883a:	f7f9 f8a3 	bl	8001984 <__aeabi_dmul>
 800883e:	4b26      	ldr	r3, [pc, #152]	@ (80088d8 <_strtod_l+0x5cc>)
 8008840:	4a2c      	ldr	r2, [pc, #176]	@ (80088f4 <_strtod_l+0x5e8>)
 8008842:	0006      	movs	r6, r0
 8008844:	400b      	ands	r3, r1
 8008846:	4293      	cmp	r3, r2
 8008848:	d895      	bhi.n	8008776 <_strtod_l+0x46a>
 800884a:	4a2b      	ldr	r2, [pc, #172]	@ (80088f8 <_strtod_l+0x5ec>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d913      	bls.n	8008878 <_strtod_l+0x56c>
 8008850:	2601      	movs	r6, #1
 8008852:	4f2a      	ldr	r7, [pc, #168]	@ (80088fc <_strtod_l+0x5f0>)
 8008854:	4276      	negs	r6, r6
 8008856:	2300      	movs	r3, #0
 8008858:	9309      	str	r3, [sp, #36]	@ 0x24
 800885a:	e086      	b.n	800896a <_strtod_l+0x65e>
 800885c:	2201      	movs	r2, #1
 800885e:	4214      	tst	r4, r2
 8008860:	d004      	beq.n	800886c <_strtod_l+0x560>
 8008862:	682a      	ldr	r2, [r5, #0]
 8008864:	686b      	ldr	r3, [r5, #4]
 8008866:	f7f9 f88d 	bl	8001984 <__aeabi_dmul>
 800886a:	2301      	movs	r3, #1
 800886c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800886e:	1064      	asrs	r4, r4, #1
 8008870:	3201      	adds	r2, #1
 8008872:	9209      	str	r2, [sp, #36]	@ 0x24
 8008874:	3508      	adds	r5, #8
 8008876:	e7d0      	b.n	800881a <_strtod_l+0x50e>
 8008878:	23d4      	movs	r3, #212	@ 0xd4
 800887a:	049b      	lsls	r3, r3, #18
 800887c:	18cf      	adds	r7, r1, r3
 800887e:	e7ea      	b.n	8008856 <_strtod_l+0x54a>
 8008880:	2c00      	cmp	r4, #0
 8008882:	d0e8      	beq.n	8008856 <_strtod_l+0x54a>
 8008884:	4264      	negs	r4, r4
 8008886:	230f      	movs	r3, #15
 8008888:	0022      	movs	r2, r4
 800888a:	401a      	ands	r2, r3
 800888c:	421c      	tst	r4, r3
 800888e:	d00a      	beq.n	80088a6 <_strtod_l+0x59a>
 8008890:	4b15      	ldr	r3, [pc, #84]	@ (80088e8 <_strtod_l+0x5dc>)
 8008892:	00d2      	lsls	r2, r2, #3
 8008894:	189b      	adds	r3, r3, r2
 8008896:	0030      	movs	r0, r6
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	0039      	movs	r1, r7
 800889e:	f7f8 fc2d 	bl	80010fc <__aeabi_ddiv>
 80088a2:	0006      	movs	r6, r0
 80088a4:	000f      	movs	r7, r1
 80088a6:	1124      	asrs	r4, r4, #4
 80088a8:	d0d5      	beq.n	8008856 <_strtod_l+0x54a>
 80088aa:	2c1f      	cmp	r4, #31
 80088ac:	dd28      	ble.n	8008900 <_strtod_l+0x5f4>
 80088ae:	2300      	movs	r3, #0
 80088b0:	9306      	str	r3, [sp, #24]
 80088b2:	9307      	str	r3, [sp, #28]
 80088b4:	930d      	str	r3, [sp, #52]	@ 0x34
 80088b6:	9308      	str	r3, [sp, #32]
 80088b8:	2322      	movs	r3, #34	@ 0x22
 80088ba:	9a05      	ldr	r2, [sp, #20]
 80088bc:	2600      	movs	r6, #0
 80088be:	6013      	str	r3, [r2, #0]
 80088c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088c2:	2700      	movs	r7, #0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d000      	beq.n	80088ca <_strtod_l+0x5be>
 80088c8:	e763      	b.n	8008792 <_strtod_l+0x486>
 80088ca:	e55a      	b.n	8008382 <_strtod_l+0x76>
 80088cc:	00004e1f 	.word	0x00004e1f
 80088d0:	0800a29d 	.word	0x0800a29d
 80088d4:	0800a4b4 	.word	0x0800a4b4
 80088d8:	7ff00000 	.word	0x7ff00000
 80088dc:	0800a295 	.word	0x0800a295
 80088e0:	0800a2cc 	.word	0x0800a2cc
 80088e4:	0800a65d 	.word	0x0800a65d
 80088e8:	0800a3e8 	.word	0x0800a3e8
 80088ec:	0800a3c0 	.word	0x0800a3c0
 80088f0:	fcb00000 	.word	0xfcb00000
 80088f4:	7ca00000 	.word	0x7ca00000
 80088f8:	7c900000 	.word	0x7c900000
 80088fc:	7fefffff 	.word	0x7fefffff
 8008900:	2310      	movs	r3, #16
 8008902:	0022      	movs	r2, r4
 8008904:	401a      	ands	r2, r3
 8008906:	9209      	str	r2, [sp, #36]	@ 0x24
 8008908:	421c      	tst	r4, r3
 800890a:	d001      	beq.n	8008910 <_strtod_l+0x604>
 800890c:	335a      	adds	r3, #90	@ 0x5a
 800890e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008910:	0030      	movs	r0, r6
 8008912:	0039      	movs	r1, r7
 8008914:	2300      	movs	r3, #0
 8008916:	4dbf      	ldr	r5, [pc, #764]	@ (8008c14 <_strtod_l+0x908>)
 8008918:	2201      	movs	r2, #1
 800891a:	4214      	tst	r4, r2
 800891c:	d004      	beq.n	8008928 <_strtod_l+0x61c>
 800891e:	682a      	ldr	r2, [r5, #0]
 8008920:	686b      	ldr	r3, [r5, #4]
 8008922:	f7f9 f82f 	bl	8001984 <__aeabi_dmul>
 8008926:	2301      	movs	r3, #1
 8008928:	1064      	asrs	r4, r4, #1
 800892a:	3508      	adds	r5, #8
 800892c:	2c00      	cmp	r4, #0
 800892e:	d1f3      	bne.n	8008918 <_strtod_l+0x60c>
 8008930:	2b00      	cmp	r3, #0
 8008932:	d001      	beq.n	8008938 <_strtod_l+0x62c>
 8008934:	0006      	movs	r6, r0
 8008936:	000f      	movs	r7, r1
 8008938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00d      	beq.n	800895a <_strtod_l+0x64e>
 800893e:	236b      	movs	r3, #107	@ 0x6b
 8008940:	007a      	lsls	r2, r7, #1
 8008942:	0d52      	lsrs	r2, r2, #21
 8008944:	0039      	movs	r1, r7
 8008946:	1a9b      	subs	r3, r3, r2
 8008948:	2b00      	cmp	r3, #0
 800894a:	dd06      	ble.n	800895a <_strtod_l+0x64e>
 800894c:	2b1f      	cmp	r3, #31
 800894e:	dd5a      	ble.n	8008a06 <_strtod_l+0x6fa>
 8008950:	2600      	movs	r6, #0
 8008952:	2b34      	cmp	r3, #52	@ 0x34
 8008954:	dd50      	ble.n	80089f8 <_strtod_l+0x6ec>
 8008956:	27dc      	movs	r7, #220	@ 0xdc
 8008958:	04bf      	lsls	r7, r7, #18
 800895a:	2200      	movs	r2, #0
 800895c:	2300      	movs	r3, #0
 800895e:	0030      	movs	r0, r6
 8008960:	0039      	movs	r1, r7
 8008962:	f7f7 fd73 	bl	800044c <__aeabi_dcmpeq>
 8008966:	2800      	cmp	r0, #0
 8008968:	d1a1      	bne.n	80088ae <_strtod_l+0x5a2>
 800896a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800896c:	9a08      	ldr	r2, [sp, #32]
 800896e:	9300      	str	r3, [sp, #0]
 8008970:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008972:	9b06      	ldr	r3, [sp, #24]
 8008974:	9805      	ldr	r0, [sp, #20]
 8008976:	f7ff f893 	bl	8007aa0 <__s2b>
 800897a:	900d      	str	r0, [sp, #52]	@ 0x34
 800897c:	2800      	cmp	r0, #0
 800897e:	d100      	bne.n	8008982 <_strtod_l+0x676>
 8008980:	e6f9      	b.n	8008776 <_strtod_l+0x46a>
 8008982:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008984:	9907      	ldr	r1, [sp, #28]
 8008986:	17da      	asrs	r2, r3, #31
 8008988:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800898a:	1a5b      	subs	r3, r3, r1
 800898c:	401a      	ands	r2, r3
 800898e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008990:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008992:	43db      	mvns	r3, r3
 8008994:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008996:	17db      	asrs	r3, r3, #31
 8008998:	401a      	ands	r2, r3
 800899a:	2300      	movs	r3, #0
 800899c:	921a      	str	r2, [sp, #104]	@ 0x68
 800899e:	9306      	str	r3, [sp, #24]
 80089a0:	9307      	str	r3, [sp, #28]
 80089a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089a4:	9805      	ldr	r0, [sp, #20]
 80089a6:	6859      	ldr	r1, [r3, #4]
 80089a8:	f7fe ffce 	bl	8007948 <_Balloc>
 80089ac:	9008      	str	r0, [sp, #32]
 80089ae:	2800      	cmp	r0, #0
 80089b0:	d100      	bne.n	80089b4 <_strtod_l+0x6a8>
 80089b2:	e6e5      	b.n	8008780 <_strtod_l+0x474>
 80089b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089b6:	300c      	adds	r0, #12
 80089b8:	0019      	movs	r1, r3
 80089ba:	691a      	ldr	r2, [r3, #16]
 80089bc:	310c      	adds	r1, #12
 80089be:	3202      	adds	r2, #2
 80089c0:	0092      	lsls	r2, r2, #2
 80089c2:	f000 ff45 	bl	8009850 <memcpy>
 80089c6:	ab20      	add	r3, sp, #128	@ 0x80
 80089c8:	9301      	str	r3, [sp, #4]
 80089ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80089cc:	9300      	str	r3, [sp, #0]
 80089ce:	0032      	movs	r2, r6
 80089d0:	003b      	movs	r3, r7
 80089d2:	9805      	ldr	r0, [sp, #20]
 80089d4:	9610      	str	r6, [sp, #64]	@ 0x40
 80089d6:	9711      	str	r7, [sp, #68]	@ 0x44
 80089d8:	f7ff fbb2 	bl	8008140 <__d2b>
 80089dc:	901e      	str	r0, [sp, #120]	@ 0x78
 80089de:	2800      	cmp	r0, #0
 80089e0:	d100      	bne.n	80089e4 <_strtod_l+0x6d8>
 80089e2:	e6cd      	b.n	8008780 <_strtod_l+0x474>
 80089e4:	2101      	movs	r1, #1
 80089e6:	9805      	ldr	r0, [sp, #20]
 80089e8:	f7ff f8f6 	bl	8007bd8 <__i2b>
 80089ec:	9007      	str	r0, [sp, #28]
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d10e      	bne.n	8008a10 <_strtod_l+0x704>
 80089f2:	2300      	movs	r3, #0
 80089f4:	9307      	str	r3, [sp, #28]
 80089f6:	e6c3      	b.n	8008780 <_strtod_l+0x474>
 80089f8:	234b      	movs	r3, #75	@ 0x4b
 80089fa:	1a9a      	subs	r2, r3, r2
 80089fc:	3b4c      	subs	r3, #76	@ 0x4c
 80089fe:	4093      	lsls	r3, r2
 8008a00:	4019      	ands	r1, r3
 8008a02:	000f      	movs	r7, r1
 8008a04:	e7a9      	b.n	800895a <_strtod_l+0x64e>
 8008a06:	2201      	movs	r2, #1
 8008a08:	4252      	negs	r2, r2
 8008a0a:	409a      	lsls	r2, r3
 8008a0c:	4016      	ands	r6, r2
 8008a0e:	e7a4      	b.n	800895a <_strtod_l+0x64e>
 8008a10:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008a12:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a14:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8008a16:	1ad4      	subs	r4, r2, r3
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	db01      	blt.n	8008a20 <_strtod_l+0x714>
 8008a1c:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8008a1e:	195d      	adds	r5, r3, r5
 8008a20:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008a24:	1a5b      	subs	r3, r3, r1
 8008a26:	2136      	movs	r1, #54	@ 0x36
 8008a28:	189b      	adds	r3, r3, r2
 8008a2a:	1a8a      	subs	r2, r1, r2
 8008a2c:	497a      	ldr	r1, [pc, #488]	@ (8008c18 <_strtod_l+0x90c>)
 8008a2e:	2001      	movs	r0, #1
 8008a30:	468c      	mov	ip, r1
 8008a32:	2100      	movs	r1, #0
 8008a34:	3b01      	subs	r3, #1
 8008a36:	9116      	str	r1, [sp, #88]	@ 0x58
 8008a38:	9014      	str	r0, [sp, #80]	@ 0x50
 8008a3a:	4563      	cmp	r3, ip
 8008a3c:	da06      	bge.n	8008a4c <_strtod_l+0x740>
 8008a3e:	4661      	mov	r1, ip
 8008a40:	1ac9      	subs	r1, r1, r3
 8008a42:	1a52      	subs	r2, r2, r1
 8008a44:	291f      	cmp	r1, #31
 8008a46:	dc3f      	bgt.n	8008ac8 <_strtod_l+0x7bc>
 8008a48:	4088      	lsls	r0, r1
 8008a4a:	9014      	str	r0, [sp, #80]	@ 0x50
 8008a4c:	18ab      	adds	r3, r5, r2
 8008a4e:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a50:	18a4      	adds	r4, r4, r2
 8008a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a56:	191c      	adds	r4, r3, r4
 8008a58:	002b      	movs	r3, r5
 8008a5a:	4295      	cmp	r5, r2
 8008a5c:	dd00      	ble.n	8008a60 <_strtod_l+0x754>
 8008a5e:	0013      	movs	r3, r2
 8008a60:	42a3      	cmp	r3, r4
 8008a62:	dd00      	ble.n	8008a66 <_strtod_l+0x75a>
 8008a64:	0023      	movs	r3, r4
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	dd04      	ble.n	8008a74 <_strtod_l+0x768>
 8008a6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a6c:	1ae4      	subs	r4, r4, r3
 8008a6e:	1ad2      	subs	r2, r2, r3
 8008a70:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a72:	1aed      	subs	r5, r5, r3
 8008a74:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	dd16      	ble.n	8008aa8 <_strtod_l+0x79c>
 8008a7a:	001a      	movs	r2, r3
 8008a7c:	9907      	ldr	r1, [sp, #28]
 8008a7e:	9805      	ldr	r0, [sp, #20]
 8008a80:	f7ff f974 	bl	8007d6c <__pow5mult>
 8008a84:	9007      	str	r0, [sp, #28]
 8008a86:	2800      	cmp	r0, #0
 8008a88:	d0b3      	beq.n	80089f2 <_strtod_l+0x6e6>
 8008a8a:	0001      	movs	r1, r0
 8008a8c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8008a8e:	9805      	ldr	r0, [sp, #20]
 8008a90:	f7ff f8ba 	bl	8007c08 <__multiply>
 8008a94:	9013      	str	r0, [sp, #76]	@ 0x4c
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d100      	bne.n	8008a9c <_strtod_l+0x790>
 8008a9a:	e671      	b.n	8008780 <_strtod_l+0x474>
 8008a9c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008a9e:	9805      	ldr	r0, [sp, #20]
 8008aa0:	f7fe ff96 	bl	80079d0 <_Bfree>
 8008aa4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008aa6:	931e      	str	r3, [sp, #120]	@ 0x78
 8008aa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	dc12      	bgt.n	8008ad4 <_strtod_l+0x7c8>
 8008aae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	dd18      	ble.n	8008ae6 <_strtod_l+0x7da>
 8008ab4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ab6:	9908      	ldr	r1, [sp, #32]
 8008ab8:	9805      	ldr	r0, [sp, #20]
 8008aba:	f7ff f957 	bl	8007d6c <__pow5mult>
 8008abe:	9008      	str	r0, [sp, #32]
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	d110      	bne.n	8008ae6 <_strtod_l+0x7da>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	e65a      	b.n	800877e <_strtod_l+0x472>
 8008ac8:	4954      	ldr	r1, [pc, #336]	@ (8008c1c <_strtod_l+0x910>)
 8008aca:	1acb      	subs	r3, r1, r3
 8008acc:	0001      	movs	r1, r0
 8008ace:	4099      	lsls	r1, r3
 8008ad0:	9116      	str	r1, [sp, #88]	@ 0x58
 8008ad2:	e7ba      	b.n	8008a4a <_strtod_l+0x73e>
 8008ad4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ad6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008ad8:	9805      	ldr	r0, [sp, #20]
 8008ada:	f7ff f9a3 	bl	8007e24 <__lshift>
 8008ade:	901e      	str	r0, [sp, #120]	@ 0x78
 8008ae0:	2800      	cmp	r0, #0
 8008ae2:	d1e4      	bne.n	8008aae <_strtod_l+0x7a2>
 8008ae4:	e64c      	b.n	8008780 <_strtod_l+0x474>
 8008ae6:	2c00      	cmp	r4, #0
 8008ae8:	dd07      	ble.n	8008afa <_strtod_l+0x7ee>
 8008aea:	0022      	movs	r2, r4
 8008aec:	9908      	ldr	r1, [sp, #32]
 8008aee:	9805      	ldr	r0, [sp, #20]
 8008af0:	f7ff f998 	bl	8007e24 <__lshift>
 8008af4:	9008      	str	r0, [sp, #32]
 8008af6:	2800      	cmp	r0, #0
 8008af8:	d0e4      	beq.n	8008ac4 <_strtod_l+0x7b8>
 8008afa:	2d00      	cmp	r5, #0
 8008afc:	dd08      	ble.n	8008b10 <_strtod_l+0x804>
 8008afe:	002a      	movs	r2, r5
 8008b00:	9907      	ldr	r1, [sp, #28]
 8008b02:	9805      	ldr	r0, [sp, #20]
 8008b04:	f7ff f98e 	bl	8007e24 <__lshift>
 8008b08:	9007      	str	r0, [sp, #28]
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d100      	bne.n	8008b10 <_strtod_l+0x804>
 8008b0e:	e637      	b.n	8008780 <_strtod_l+0x474>
 8008b10:	9a08      	ldr	r2, [sp, #32]
 8008b12:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008b14:	9805      	ldr	r0, [sp, #20]
 8008b16:	f7ff fa0d 	bl	8007f34 <__mdiff>
 8008b1a:	9006      	str	r0, [sp, #24]
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d100      	bne.n	8008b22 <_strtod_l+0x816>
 8008b20:	e62e      	b.n	8008780 <_strtod_l+0x474>
 8008b22:	68c3      	ldr	r3, [r0, #12]
 8008b24:	9907      	ldr	r1, [sp, #28]
 8008b26:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008b28:	2300      	movs	r3, #0
 8008b2a:	60c3      	str	r3, [r0, #12]
 8008b2c:	f7ff f9e6 	bl	8007efc <__mcmp>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	da3b      	bge.n	8008bac <_strtod_l+0x8a0>
 8008b34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008b36:	4333      	orrs	r3, r6
 8008b38:	d167      	bne.n	8008c0a <_strtod_l+0x8fe>
 8008b3a:	033b      	lsls	r3, r7, #12
 8008b3c:	d165      	bne.n	8008c0a <_strtod_l+0x8fe>
 8008b3e:	22d6      	movs	r2, #214	@ 0xd6
 8008b40:	4b37      	ldr	r3, [pc, #220]	@ (8008c20 <_strtod_l+0x914>)
 8008b42:	04d2      	lsls	r2, r2, #19
 8008b44:	403b      	ands	r3, r7
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d95f      	bls.n	8008c0a <_strtod_l+0x8fe>
 8008b4a:	9b06      	ldr	r3, [sp, #24]
 8008b4c:	695b      	ldr	r3, [r3, #20]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d103      	bne.n	8008b5a <_strtod_l+0x84e>
 8008b52:	9b06      	ldr	r3, [sp, #24]
 8008b54:	691b      	ldr	r3, [r3, #16]
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	dd57      	ble.n	8008c0a <_strtod_l+0x8fe>
 8008b5a:	9906      	ldr	r1, [sp, #24]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	9805      	ldr	r0, [sp, #20]
 8008b60:	f7ff f960 	bl	8007e24 <__lshift>
 8008b64:	9907      	ldr	r1, [sp, #28]
 8008b66:	9006      	str	r0, [sp, #24]
 8008b68:	f7ff f9c8 	bl	8007efc <__mcmp>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	dd4c      	ble.n	8008c0a <_strtod_l+0x8fe>
 8008b70:	4b2b      	ldr	r3, [pc, #172]	@ (8008c20 <_strtod_l+0x914>)
 8008b72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b74:	403b      	ands	r3, r7
 8008b76:	2a00      	cmp	r2, #0
 8008b78:	d074      	beq.n	8008c64 <_strtod_l+0x958>
 8008b7a:	22d6      	movs	r2, #214	@ 0xd6
 8008b7c:	04d2      	lsls	r2, r2, #19
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d870      	bhi.n	8008c64 <_strtod_l+0x958>
 8008b82:	22dc      	movs	r2, #220	@ 0xdc
 8008b84:	0492      	lsls	r2, r2, #18
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d800      	bhi.n	8008b8c <_strtod_l+0x880>
 8008b8a:	e695      	b.n	80088b8 <_strtod_l+0x5ac>
 8008b8c:	0030      	movs	r0, r6
 8008b8e:	0039      	movs	r1, r7
 8008b90:	4b24      	ldr	r3, [pc, #144]	@ (8008c24 <_strtod_l+0x918>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	f7f8 fef6 	bl	8001984 <__aeabi_dmul>
 8008b98:	4b21      	ldr	r3, [pc, #132]	@ (8008c20 <_strtod_l+0x914>)
 8008b9a:	0006      	movs	r6, r0
 8008b9c:	000f      	movs	r7, r1
 8008b9e:	420b      	tst	r3, r1
 8008ba0:	d000      	beq.n	8008ba4 <_strtod_l+0x898>
 8008ba2:	e5f6      	b.n	8008792 <_strtod_l+0x486>
 8008ba4:	2322      	movs	r3, #34	@ 0x22
 8008ba6:	9a05      	ldr	r2, [sp, #20]
 8008ba8:	6013      	str	r3, [r2, #0]
 8008baa:	e5f2      	b.n	8008792 <_strtod_l+0x486>
 8008bac:	970e      	str	r7, [sp, #56]	@ 0x38
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d175      	bne.n	8008c9e <_strtod_l+0x992>
 8008bb2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008bb4:	033b      	lsls	r3, r7, #12
 8008bb6:	0b1b      	lsrs	r3, r3, #12
 8008bb8:	2a00      	cmp	r2, #0
 8008bba:	d039      	beq.n	8008c30 <_strtod_l+0x924>
 8008bbc:	4a1a      	ldr	r2, [pc, #104]	@ (8008c28 <_strtod_l+0x91c>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d138      	bne.n	8008c34 <_strtod_l+0x928>
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bc6:	4249      	negs	r1, r1
 8008bc8:	0032      	movs	r2, r6
 8008bca:	0008      	movs	r0, r1
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d00b      	beq.n	8008be8 <_strtod_l+0x8dc>
 8008bd0:	24d4      	movs	r4, #212	@ 0xd4
 8008bd2:	4b13      	ldr	r3, [pc, #76]	@ (8008c20 <_strtod_l+0x914>)
 8008bd4:	0008      	movs	r0, r1
 8008bd6:	403b      	ands	r3, r7
 8008bd8:	04e4      	lsls	r4, r4, #19
 8008bda:	42a3      	cmp	r3, r4
 8008bdc:	d804      	bhi.n	8008be8 <_strtod_l+0x8dc>
 8008bde:	306c      	adds	r0, #108	@ 0x6c
 8008be0:	0d1b      	lsrs	r3, r3, #20
 8008be2:	1ac3      	subs	r3, r0, r3
 8008be4:	4099      	lsls	r1, r3
 8008be6:	0008      	movs	r0, r1
 8008be8:	4282      	cmp	r2, r0
 8008bea:	d123      	bne.n	8008c34 <_strtod_l+0x928>
 8008bec:	4b0f      	ldr	r3, [pc, #60]	@ (8008c2c <_strtod_l+0x920>)
 8008bee:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008bf0:	4299      	cmp	r1, r3
 8008bf2:	d102      	bne.n	8008bfa <_strtod_l+0x8ee>
 8008bf4:	3201      	adds	r2, #1
 8008bf6:	d100      	bne.n	8008bfa <_strtod_l+0x8ee>
 8008bf8:	e5c2      	b.n	8008780 <_strtod_l+0x474>
 8008bfa:	4b09      	ldr	r3, [pc, #36]	@ (8008c20 <_strtod_l+0x914>)
 8008bfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bfe:	2600      	movs	r6, #0
 8008c00:	401a      	ands	r2, r3
 8008c02:	0013      	movs	r3, r2
 8008c04:	2280      	movs	r2, #128	@ 0x80
 8008c06:	0352      	lsls	r2, r2, #13
 8008c08:	189f      	adds	r7, r3, r2
 8008c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1bd      	bne.n	8008b8c <_strtod_l+0x880>
 8008c10:	e5bf      	b.n	8008792 <_strtod_l+0x486>
 8008c12:	46c0      	nop			@ (mov r8, r8)
 8008c14:	0800a4e0 	.word	0x0800a4e0
 8008c18:	fffffc02 	.word	0xfffffc02
 8008c1c:	fffffbe2 	.word	0xfffffbe2
 8008c20:	7ff00000 	.word	0x7ff00000
 8008c24:	39500000 	.word	0x39500000
 8008c28:	000fffff 	.word	0x000fffff
 8008c2c:	7fefffff 	.word	0x7fefffff
 8008c30:	4333      	orrs	r3, r6
 8008c32:	d09d      	beq.n	8008b70 <_strtod_l+0x864>
 8008c34:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d01c      	beq.n	8008c74 <_strtod_l+0x968>
 8008c3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c3c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008c3e:	4213      	tst	r3, r2
 8008c40:	d0e3      	beq.n	8008c0a <_strtod_l+0x8fe>
 8008c42:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c44:	0030      	movs	r0, r6
 8008c46:	0039      	movs	r1, r7
 8008c48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d016      	beq.n	8008c7c <_strtod_l+0x970>
 8008c4e:	f7ff fb45 	bl	80082dc <sulp>
 8008c52:	0002      	movs	r2, r0
 8008c54:	000b      	movs	r3, r1
 8008c56:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008c58:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008c5a:	f7f7 feeb 	bl	8000a34 <__aeabi_dadd>
 8008c5e:	0006      	movs	r6, r0
 8008c60:	000f      	movs	r7, r1
 8008c62:	e7d2      	b.n	8008c0a <_strtod_l+0x8fe>
 8008c64:	2601      	movs	r6, #1
 8008c66:	4a92      	ldr	r2, [pc, #584]	@ (8008eb0 <_strtod_l+0xba4>)
 8008c68:	4276      	negs	r6, r6
 8008c6a:	189b      	adds	r3, r3, r2
 8008c6c:	4a91      	ldr	r2, [pc, #580]	@ (8008eb4 <_strtod_l+0xba8>)
 8008c6e:	431a      	orrs	r2, r3
 8008c70:	0017      	movs	r7, r2
 8008c72:	e7ca      	b.n	8008c0a <_strtod_l+0x8fe>
 8008c74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008c76:	4233      	tst	r3, r6
 8008c78:	d0c7      	beq.n	8008c0a <_strtod_l+0x8fe>
 8008c7a:	e7e2      	b.n	8008c42 <_strtod_l+0x936>
 8008c7c:	f7ff fb2e 	bl	80082dc <sulp>
 8008c80:	0002      	movs	r2, r0
 8008c82:	000b      	movs	r3, r1
 8008c84:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008c86:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008c88:	f7f9 f944 	bl	8001f14 <__aeabi_dsub>
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	2300      	movs	r3, #0
 8008c90:	0006      	movs	r6, r0
 8008c92:	000f      	movs	r7, r1
 8008c94:	f7f7 fbda 	bl	800044c <__aeabi_dcmpeq>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	d0b6      	beq.n	8008c0a <_strtod_l+0x8fe>
 8008c9c:	e60c      	b.n	80088b8 <_strtod_l+0x5ac>
 8008c9e:	9907      	ldr	r1, [sp, #28]
 8008ca0:	9806      	ldr	r0, [sp, #24]
 8008ca2:	f7ff faad 	bl	8008200 <__ratio>
 8008ca6:	2380      	movs	r3, #128	@ 0x80
 8008ca8:	2200      	movs	r2, #0
 8008caa:	05db      	lsls	r3, r3, #23
 8008cac:	0004      	movs	r4, r0
 8008cae:	000d      	movs	r5, r1
 8008cb0:	f7f7 fbdc 	bl	800046c <__aeabi_dcmple>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	d06c      	beq.n	8008d92 <_strtod_l+0xa86>
 8008cb8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d177      	bne.n	8008dae <_strtod_l+0xaa2>
 8008cbe:	2e00      	cmp	r6, #0
 8008cc0:	d157      	bne.n	8008d72 <_strtod_l+0xa66>
 8008cc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cc4:	031b      	lsls	r3, r3, #12
 8008cc6:	d15a      	bne.n	8008d7e <_strtod_l+0xa72>
 8008cc8:	2200      	movs	r2, #0
 8008cca:	0020      	movs	r0, r4
 8008ccc:	0029      	movs	r1, r5
 8008cce:	4b7a      	ldr	r3, [pc, #488]	@ (8008eb8 <_strtod_l+0xbac>)
 8008cd0:	f7f7 fbc2 	bl	8000458 <__aeabi_dcmplt>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	d159      	bne.n	8008d8c <_strtod_l+0xa80>
 8008cd8:	0020      	movs	r0, r4
 8008cda:	0029      	movs	r1, r5
 8008cdc:	2200      	movs	r2, #0
 8008cde:	4b77      	ldr	r3, [pc, #476]	@ (8008ebc <_strtod_l+0xbb0>)
 8008ce0:	f7f8 fe50 	bl	8001984 <__aeabi_dmul>
 8008ce4:	0004      	movs	r4, r0
 8008ce6:	000d      	movs	r5, r1
 8008ce8:	2380      	movs	r3, #128	@ 0x80
 8008cea:	061b      	lsls	r3, r3, #24
 8008cec:	18eb      	adds	r3, r5, r3
 8008cee:	940a      	str	r4, [sp, #40]	@ 0x28
 8008cf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008cf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cf6:	9214      	str	r2, [sp, #80]	@ 0x50
 8008cf8:	9315      	str	r3, [sp, #84]	@ 0x54
 8008cfa:	4a71      	ldr	r2, [pc, #452]	@ (8008ec0 <_strtod_l+0xbb4>)
 8008cfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cfe:	4013      	ands	r3, r2
 8008d00:	9316      	str	r3, [sp, #88]	@ 0x58
 8008d02:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008d04:	4b6f      	ldr	r3, [pc, #444]	@ (8008ec4 <_strtod_l+0xbb8>)
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d000      	beq.n	8008d0c <_strtod_l+0xa00>
 8008d0a:	e087      	b.n	8008e1c <_strtod_l+0xb10>
 8008d0c:	4a6e      	ldr	r2, [pc, #440]	@ (8008ec8 <_strtod_l+0xbbc>)
 8008d0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d10:	4694      	mov	ip, r2
 8008d12:	4463      	add	r3, ip
 8008d14:	001f      	movs	r7, r3
 8008d16:	0030      	movs	r0, r6
 8008d18:	0019      	movs	r1, r3
 8008d1a:	f7ff f9a5 	bl	8008068 <__ulp>
 8008d1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d22:	f7f8 fe2f 	bl	8001984 <__aeabi_dmul>
 8008d26:	0032      	movs	r2, r6
 8008d28:	003b      	movs	r3, r7
 8008d2a:	f7f7 fe83 	bl	8000a34 <__aeabi_dadd>
 8008d2e:	4a64      	ldr	r2, [pc, #400]	@ (8008ec0 <_strtod_l+0xbb4>)
 8008d30:	4b66      	ldr	r3, [pc, #408]	@ (8008ecc <_strtod_l+0xbc0>)
 8008d32:	0006      	movs	r6, r0
 8008d34:	400a      	ands	r2, r1
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d940      	bls.n	8008dbc <_strtod_l+0xab0>
 8008d3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d3c:	4a64      	ldr	r2, [pc, #400]	@ (8008ed0 <_strtod_l+0xbc4>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d103      	bne.n	8008d4a <_strtod_l+0xa3e>
 8008d42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d44:	3301      	adds	r3, #1
 8008d46:	d100      	bne.n	8008d4a <_strtod_l+0xa3e>
 8008d48:	e51a      	b.n	8008780 <_strtod_l+0x474>
 8008d4a:	2601      	movs	r6, #1
 8008d4c:	4f60      	ldr	r7, [pc, #384]	@ (8008ed0 <_strtod_l+0xbc4>)
 8008d4e:	4276      	negs	r6, r6
 8008d50:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008d52:	9805      	ldr	r0, [sp, #20]
 8008d54:	f7fe fe3c 	bl	80079d0 <_Bfree>
 8008d58:	9908      	ldr	r1, [sp, #32]
 8008d5a:	9805      	ldr	r0, [sp, #20]
 8008d5c:	f7fe fe38 	bl	80079d0 <_Bfree>
 8008d60:	9907      	ldr	r1, [sp, #28]
 8008d62:	9805      	ldr	r0, [sp, #20]
 8008d64:	f7fe fe34 	bl	80079d0 <_Bfree>
 8008d68:	9906      	ldr	r1, [sp, #24]
 8008d6a:	9805      	ldr	r0, [sp, #20]
 8008d6c:	f7fe fe30 	bl	80079d0 <_Bfree>
 8008d70:	e617      	b.n	80089a2 <_strtod_l+0x696>
 8008d72:	2e01      	cmp	r6, #1
 8008d74:	d103      	bne.n	8008d7e <_strtod_l+0xa72>
 8008d76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d100      	bne.n	8008d7e <_strtod_l+0xa72>
 8008d7c:	e59c      	b.n	80088b8 <_strtod_l+0x5ac>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	4c54      	ldr	r4, [pc, #336]	@ (8008ed4 <_strtod_l+0xbc8>)
 8008d82:	4d4d      	ldr	r5, [pc, #308]	@ (8008eb8 <_strtod_l+0xbac>)
 8008d84:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d86:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d88:	2400      	movs	r4, #0
 8008d8a:	e7b2      	b.n	8008cf2 <_strtod_l+0x9e6>
 8008d8c:	2400      	movs	r4, #0
 8008d8e:	4d4b      	ldr	r5, [pc, #300]	@ (8008ebc <_strtod_l+0xbb0>)
 8008d90:	e7aa      	b.n	8008ce8 <_strtod_l+0x9dc>
 8008d92:	0020      	movs	r0, r4
 8008d94:	0029      	movs	r1, r5
 8008d96:	4b49      	ldr	r3, [pc, #292]	@ (8008ebc <_strtod_l+0xbb0>)
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f7f8 fdf3 	bl	8001984 <__aeabi_dmul>
 8008d9e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008da0:	0004      	movs	r4, r0
 8008da2:	000d      	movs	r5, r1
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d09f      	beq.n	8008ce8 <_strtod_l+0x9dc>
 8008da8:	940a      	str	r4, [sp, #40]	@ 0x28
 8008daa:	950b      	str	r5, [sp, #44]	@ 0x2c
 8008dac:	e7a1      	b.n	8008cf2 <_strtod_l+0x9e6>
 8008dae:	2300      	movs	r3, #0
 8008db0:	4c41      	ldr	r4, [pc, #260]	@ (8008eb8 <_strtod_l+0xbac>)
 8008db2:	0025      	movs	r5, r4
 8008db4:	930a      	str	r3, [sp, #40]	@ 0x28
 8008db6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008db8:	001c      	movs	r4, r3
 8008dba:	e79a      	b.n	8008cf2 <_strtod_l+0x9e6>
 8008dbc:	23d4      	movs	r3, #212	@ 0xd4
 8008dbe:	049b      	lsls	r3, r3, #18
 8008dc0:	18cf      	adds	r7, r1, r3
 8008dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dc4:	9710      	str	r7, [sp, #64]	@ 0x40
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d1c2      	bne.n	8008d50 <_strtod_l+0xa44>
 8008dca:	4b3d      	ldr	r3, [pc, #244]	@ (8008ec0 <_strtod_l+0xbb4>)
 8008dcc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008dce:	403b      	ands	r3, r7
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d1bd      	bne.n	8008d50 <_strtod_l+0xa44>
 8008dd4:	0020      	movs	r0, r4
 8008dd6:	0029      	movs	r1, r5
 8008dd8:	f7f7 fba4 	bl	8000524 <__aeabi_d2lz>
 8008ddc:	f7f7 fbdc 	bl	8000598 <__aeabi_l2d>
 8008de0:	0002      	movs	r2, r0
 8008de2:	000b      	movs	r3, r1
 8008de4:	0020      	movs	r0, r4
 8008de6:	0029      	movs	r1, r5
 8008de8:	f7f9 f894 	bl	8001f14 <__aeabi_dsub>
 8008dec:	033c      	lsls	r4, r7, #12
 8008dee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008df0:	0b24      	lsrs	r4, r4, #12
 8008df2:	4334      	orrs	r4, r6
 8008df4:	900e      	str	r0, [sp, #56]	@ 0x38
 8008df6:	910f      	str	r1, [sp, #60]	@ 0x3c
 8008df8:	4a37      	ldr	r2, [pc, #220]	@ (8008ed8 <_strtod_l+0xbcc>)
 8008dfa:	431c      	orrs	r4, r3
 8008dfc:	d052      	beq.n	8008ea4 <_strtod_l+0xb98>
 8008dfe:	4b37      	ldr	r3, [pc, #220]	@ (8008edc <_strtod_l+0xbd0>)
 8008e00:	f7f7 fb2a 	bl	8000458 <__aeabi_dcmplt>
 8008e04:	2800      	cmp	r0, #0
 8008e06:	d000      	beq.n	8008e0a <_strtod_l+0xafe>
 8008e08:	e4c3      	b.n	8008792 <_strtod_l+0x486>
 8008e0a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008e0c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008e0e:	4a34      	ldr	r2, [pc, #208]	@ (8008ee0 <_strtod_l+0xbd4>)
 8008e10:	4b2a      	ldr	r3, [pc, #168]	@ (8008ebc <_strtod_l+0xbb0>)
 8008e12:	f7f7 fb35 	bl	8000480 <__aeabi_dcmpgt>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	d09a      	beq.n	8008d50 <_strtod_l+0xa44>
 8008e1a:	e4ba      	b.n	8008792 <_strtod_l+0x486>
 8008e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d02a      	beq.n	8008e78 <_strtod_l+0xb6c>
 8008e22:	23d4      	movs	r3, #212	@ 0xd4
 8008e24:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008e26:	04db      	lsls	r3, r3, #19
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d825      	bhi.n	8008e78 <_strtod_l+0xb6c>
 8008e2c:	0020      	movs	r0, r4
 8008e2e:	0029      	movs	r1, r5
 8008e30:	4a2c      	ldr	r2, [pc, #176]	@ (8008ee4 <_strtod_l+0xbd8>)
 8008e32:	4b2d      	ldr	r3, [pc, #180]	@ (8008ee8 <_strtod_l+0xbdc>)
 8008e34:	f7f7 fb1a 	bl	800046c <__aeabi_dcmple>
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	d016      	beq.n	8008e6a <_strtod_l+0xb5e>
 8008e3c:	0020      	movs	r0, r4
 8008e3e:	0029      	movs	r1, r5
 8008e40:	f7f7 fb52 	bl	80004e8 <__aeabi_d2uiz>
 8008e44:	2800      	cmp	r0, #0
 8008e46:	d100      	bne.n	8008e4a <_strtod_l+0xb3e>
 8008e48:	3001      	adds	r0, #1
 8008e4a:	f7f9 fc8b 	bl	8002764 <__aeabi_ui2d>
 8008e4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e50:	0004      	movs	r4, r0
 8008e52:	000d      	movs	r5, r1
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d122      	bne.n	8008e9e <_strtod_l+0xb92>
 8008e58:	2380      	movs	r3, #128	@ 0x80
 8008e5a:	061b      	lsls	r3, r3, #24
 8008e5c:	18cb      	adds	r3, r1, r3
 8008e5e:	9018      	str	r0, [sp, #96]	@ 0x60
 8008e60:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e62:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008e64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e66:	9214      	str	r2, [sp, #80]	@ 0x50
 8008e68:	9315      	str	r3, [sp, #84]	@ 0x54
 8008e6a:	22d6      	movs	r2, #214	@ 0xd6
 8008e6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008e6e:	04d2      	lsls	r2, r2, #19
 8008e70:	189b      	adds	r3, r3, r2
 8008e72:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008e74:	1a9b      	subs	r3, r3, r2
 8008e76:	9315      	str	r3, [sp, #84]	@ 0x54
 8008e78:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008e7a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008e7c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008e7e:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8008e80:	f7ff f8f2 	bl	8008068 <__ulp>
 8008e84:	0002      	movs	r2, r0
 8008e86:	000b      	movs	r3, r1
 8008e88:	0030      	movs	r0, r6
 8008e8a:	0039      	movs	r1, r7
 8008e8c:	f7f8 fd7a 	bl	8001984 <__aeabi_dmul>
 8008e90:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008e92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008e94:	f7f7 fdce 	bl	8000a34 <__aeabi_dadd>
 8008e98:	0006      	movs	r6, r0
 8008e9a:	000f      	movs	r7, r1
 8008e9c:	e791      	b.n	8008dc2 <_strtod_l+0xab6>
 8008e9e:	9418      	str	r4, [sp, #96]	@ 0x60
 8008ea0:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ea2:	e7de      	b.n	8008e62 <_strtod_l+0xb56>
 8008ea4:	4b11      	ldr	r3, [pc, #68]	@ (8008eec <_strtod_l+0xbe0>)
 8008ea6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008ea8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008eaa:	f7f7 fad5 	bl	8000458 <__aeabi_dcmplt>
 8008eae:	e7b2      	b.n	8008e16 <_strtod_l+0xb0a>
 8008eb0:	fff00000 	.word	0xfff00000
 8008eb4:	000fffff 	.word	0x000fffff
 8008eb8:	3ff00000 	.word	0x3ff00000
 8008ebc:	3fe00000 	.word	0x3fe00000
 8008ec0:	7ff00000 	.word	0x7ff00000
 8008ec4:	7fe00000 	.word	0x7fe00000
 8008ec8:	fcb00000 	.word	0xfcb00000
 8008ecc:	7c9fffff 	.word	0x7c9fffff
 8008ed0:	7fefffff 	.word	0x7fefffff
 8008ed4:	bff00000 	.word	0xbff00000
 8008ed8:	94a03595 	.word	0x94a03595
 8008edc:	3fdfffff 	.word	0x3fdfffff
 8008ee0:	35afe535 	.word	0x35afe535
 8008ee4:	ffc00000 	.word	0xffc00000
 8008ee8:	41dfffff 	.word	0x41dfffff
 8008eec:	3fcfffff 	.word	0x3fcfffff

08008ef0 <_strtod_r>:
 8008ef0:	b510      	push	{r4, lr}
 8008ef2:	4b02      	ldr	r3, [pc, #8]	@ (8008efc <_strtod_r+0xc>)
 8008ef4:	f7ff fa0a 	bl	800830c <_strtod_l>
 8008ef8:	bd10      	pop	{r4, pc}
 8008efa:	46c0      	nop			@ (mov r8, r8)
 8008efc:	20000068 	.word	0x20000068

08008f00 <_strtol_l.constprop.0>:
 8008f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f02:	b085      	sub	sp, #20
 8008f04:	0017      	movs	r7, r2
 8008f06:	001e      	movs	r6, r3
 8008f08:	9003      	str	r0, [sp, #12]
 8008f0a:	9101      	str	r1, [sp, #4]
 8008f0c:	2b24      	cmp	r3, #36	@ 0x24
 8008f0e:	d844      	bhi.n	8008f9a <_strtol_l.constprop.0+0x9a>
 8008f10:	000c      	movs	r4, r1
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d041      	beq.n	8008f9a <_strtol_l.constprop.0+0x9a>
 8008f16:	4b3d      	ldr	r3, [pc, #244]	@ (800900c <_strtol_l.constprop.0+0x10c>)
 8008f18:	2208      	movs	r2, #8
 8008f1a:	469c      	mov	ip, r3
 8008f1c:	0023      	movs	r3, r4
 8008f1e:	4661      	mov	r1, ip
 8008f20:	781d      	ldrb	r5, [r3, #0]
 8008f22:	3401      	adds	r4, #1
 8008f24:	5d48      	ldrb	r0, [r1, r5]
 8008f26:	0001      	movs	r1, r0
 8008f28:	4011      	ands	r1, r2
 8008f2a:	4210      	tst	r0, r2
 8008f2c:	d1f6      	bne.n	8008f1c <_strtol_l.constprop.0+0x1c>
 8008f2e:	2d2d      	cmp	r5, #45	@ 0x2d
 8008f30:	d13a      	bne.n	8008fa8 <_strtol_l.constprop.0+0xa8>
 8008f32:	7825      	ldrb	r5, [r4, #0]
 8008f34:	1c9c      	adds	r4, r3, #2
 8008f36:	2301      	movs	r3, #1
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	2210      	movs	r2, #16
 8008f3c:	0033      	movs	r3, r6
 8008f3e:	4393      	bics	r3, r2
 8008f40:	d109      	bne.n	8008f56 <_strtol_l.constprop.0+0x56>
 8008f42:	2d30      	cmp	r5, #48	@ 0x30
 8008f44:	d136      	bne.n	8008fb4 <_strtol_l.constprop.0+0xb4>
 8008f46:	2120      	movs	r1, #32
 8008f48:	7823      	ldrb	r3, [r4, #0]
 8008f4a:	438b      	bics	r3, r1
 8008f4c:	2b58      	cmp	r3, #88	@ 0x58
 8008f4e:	d131      	bne.n	8008fb4 <_strtol_l.constprop.0+0xb4>
 8008f50:	0016      	movs	r6, r2
 8008f52:	7865      	ldrb	r5, [r4, #1]
 8008f54:	3402      	adds	r4, #2
 8008f56:	4a2e      	ldr	r2, [pc, #184]	@ (8009010 <_strtol_l.constprop.0+0x110>)
 8008f58:	9b00      	ldr	r3, [sp, #0]
 8008f5a:	4694      	mov	ip, r2
 8008f5c:	4463      	add	r3, ip
 8008f5e:	0031      	movs	r1, r6
 8008f60:	0018      	movs	r0, r3
 8008f62:	9302      	str	r3, [sp, #8]
 8008f64:	f7f7 f972 	bl	800024c <__aeabi_uidivmod>
 8008f68:	2200      	movs	r2, #0
 8008f6a:	4684      	mov	ip, r0
 8008f6c:	0010      	movs	r0, r2
 8008f6e:	002b      	movs	r3, r5
 8008f70:	3b30      	subs	r3, #48	@ 0x30
 8008f72:	2b09      	cmp	r3, #9
 8008f74:	d825      	bhi.n	8008fc2 <_strtol_l.constprop.0+0xc2>
 8008f76:	001d      	movs	r5, r3
 8008f78:	42ae      	cmp	r6, r5
 8008f7a:	dd31      	ble.n	8008fe0 <_strtol_l.constprop.0+0xe0>
 8008f7c:	1c53      	adds	r3, r2, #1
 8008f7e:	d009      	beq.n	8008f94 <_strtol_l.constprop.0+0x94>
 8008f80:	2201      	movs	r2, #1
 8008f82:	4252      	negs	r2, r2
 8008f84:	4584      	cmp	ip, r0
 8008f86:	d305      	bcc.n	8008f94 <_strtol_l.constprop.0+0x94>
 8008f88:	d101      	bne.n	8008f8e <_strtol_l.constprop.0+0x8e>
 8008f8a:	42a9      	cmp	r1, r5
 8008f8c:	db25      	blt.n	8008fda <_strtol_l.constprop.0+0xda>
 8008f8e:	2201      	movs	r2, #1
 8008f90:	4370      	muls	r0, r6
 8008f92:	1828      	adds	r0, r5, r0
 8008f94:	7825      	ldrb	r5, [r4, #0]
 8008f96:	3401      	adds	r4, #1
 8008f98:	e7e9      	b.n	8008f6e <_strtol_l.constprop.0+0x6e>
 8008f9a:	f7fd fd11 	bl	80069c0 <__errno>
 8008f9e:	2316      	movs	r3, #22
 8008fa0:	6003      	str	r3, [r0, #0]
 8008fa2:	2000      	movs	r0, #0
 8008fa4:	b005      	add	sp, #20
 8008fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fa8:	9100      	str	r1, [sp, #0]
 8008faa:	2d2b      	cmp	r5, #43	@ 0x2b
 8008fac:	d1c5      	bne.n	8008f3a <_strtol_l.constprop.0+0x3a>
 8008fae:	7825      	ldrb	r5, [r4, #0]
 8008fb0:	1c9c      	adds	r4, r3, #2
 8008fb2:	e7c2      	b.n	8008f3a <_strtol_l.constprop.0+0x3a>
 8008fb4:	2e00      	cmp	r6, #0
 8008fb6:	d1ce      	bne.n	8008f56 <_strtol_l.constprop.0+0x56>
 8008fb8:	3608      	adds	r6, #8
 8008fba:	2d30      	cmp	r5, #48	@ 0x30
 8008fbc:	d0cb      	beq.n	8008f56 <_strtol_l.constprop.0+0x56>
 8008fbe:	3602      	adds	r6, #2
 8008fc0:	e7c9      	b.n	8008f56 <_strtol_l.constprop.0+0x56>
 8008fc2:	002b      	movs	r3, r5
 8008fc4:	3b41      	subs	r3, #65	@ 0x41
 8008fc6:	2b19      	cmp	r3, #25
 8008fc8:	d801      	bhi.n	8008fce <_strtol_l.constprop.0+0xce>
 8008fca:	3d37      	subs	r5, #55	@ 0x37
 8008fcc:	e7d4      	b.n	8008f78 <_strtol_l.constprop.0+0x78>
 8008fce:	002b      	movs	r3, r5
 8008fd0:	3b61      	subs	r3, #97	@ 0x61
 8008fd2:	2b19      	cmp	r3, #25
 8008fd4:	d804      	bhi.n	8008fe0 <_strtol_l.constprop.0+0xe0>
 8008fd6:	3d57      	subs	r5, #87	@ 0x57
 8008fd8:	e7ce      	b.n	8008f78 <_strtol_l.constprop.0+0x78>
 8008fda:	2201      	movs	r2, #1
 8008fdc:	4252      	negs	r2, r2
 8008fde:	e7d9      	b.n	8008f94 <_strtol_l.constprop.0+0x94>
 8008fe0:	1c53      	adds	r3, r2, #1
 8008fe2:	d108      	bne.n	8008ff6 <_strtol_l.constprop.0+0xf6>
 8008fe4:	2322      	movs	r3, #34	@ 0x22
 8008fe6:	9a03      	ldr	r2, [sp, #12]
 8008fe8:	9802      	ldr	r0, [sp, #8]
 8008fea:	6013      	str	r3, [r2, #0]
 8008fec:	2f00      	cmp	r7, #0
 8008fee:	d0d9      	beq.n	8008fa4 <_strtol_l.constprop.0+0xa4>
 8008ff0:	1e63      	subs	r3, r4, #1
 8008ff2:	9301      	str	r3, [sp, #4]
 8008ff4:	e007      	b.n	8009006 <_strtol_l.constprop.0+0x106>
 8008ff6:	9b00      	ldr	r3, [sp, #0]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d000      	beq.n	8008ffe <_strtol_l.constprop.0+0xfe>
 8008ffc:	4240      	negs	r0, r0
 8008ffe:	2f00      	cmp	r7, #0
 8009000:	d0d0      	beq.n	8008fa4 <_strtol_l.constprop.0+0xa4>
 8009002:	2a00      	cmp	r2, #0
 8009004:	d1f4      	bne.n	8008ff0 <_strtol_l.constprop.0+0xf0>
 8009006:	9b01      	ldr	r3, [sp, #4]
 8009008:	603b      	str	r3, [r7, #0]
 800900a:	e7cb      	b.n	8008fa4 <_strtol_l.constprop.0+0xa4>
 800900c:	0800a509 	.word	0x0800a509
 8009010:	7fffffff 	.word	0x7fffffff

08009014 <_strtol_r>:
 8009014:	b510      	push	{r4, lr}
 8009016:	f7ff ff73 	bl	8008f00 <_strtol_l.constprop.0>
 800901a:	bd10      	pop	{r4, pc}

0800901c <__ssputs_r>:
 800901c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800901e:	688e      	ldr	r6, [r1, #8]
 8009020:	b085      	sub	sp, #20
 8009022:	001f      	movs	r7, r3
 8009024:	000c      	movs	r4, r1
 8009026:	680b      	ldr	r3, [r1, #0]
 8009028:	9002      	str	r0, [sp, #8]
 800902a:	9203      	str	r2, [sp, #12]
 800902c:	42be      	cmp	r6, r7
 800902e:	d830      	bhi.n	8009092 <__ssputs_r+0x76>
 8009030:	210c      	movs	r1, #12
 8009032:	5e62      	ldrsh	r2, [r4, r1]
 8009034:	2190      	movs	r1, #144	@ 0x90
 8009036:	00c9      	lsls	r1, r1, #3
 8009038:	420a      	tst	r2, r1
 800903a:	d028      	beq.n	800908e <__ssputs_r+0x72>
 800903c:	2003      	movs	r0, #3
 800903e:	6921      	ldr	r1, [r4, #16]
 8009040:	1a5b      	subs	r3, r3, r1
 8009042:	9301      	str	r3, [sp, #4]
 8009044:	6963      	ldr	r3, [r4, #20]
 8009046:	4343      	muls	r3, r0
 8009048:	9801      	ldr	r0, [sp, #4]
 800904a:	0fdd      	lsrs	r5, r3, #31
 800904c:	18ed      	adds	r5, r5, r3
 800904e:	1c7b      	adds	r3, r7, #1
 8009050:	181b      	adds	r3, r3, r0
 8009052:	106d      	asrs	r5, r5, #1
 8009054:	42ab      	cmp	r3, r5
 8009056:	d900      	bls.n	800905a <__ssputs_r+0x3e>
 8009058:	001d      	movs	r5, r3
 800905a:	0552      	lsls	r2, r2, #21
 800905c:	d528      	bpl.n	80090b0 <__ssputs_r+0x94>
 800905e:	0029      	movs	r1, r5
 8009060:	9802      	ldr	r0, [sp, #8]
 8009062:	f7fe fbe1 	bl	8007828 <_malloc_r>
 8009066:	1e06      	subs	r6, r0, #0
 8009068:	d02c      	beq.n	80090c4 <__ssputs_r+0xa8>
 800906a:	9a01      	ldr	r2, [sp, #4]
 800906c:	6921      	ldr	r1, [r4, #16]
 800906e:	f000 fbef 	bl	8009850 <memcpy>
 8009072:	89a2      	ldrh	r2, [r4, #12]
 8009074:	4b18      	ldr	r3, [pc, #96]	@ (80090d8 <__ssputs_r+0xbc>)
 8009076:	401a      	ands	r2, r3
 8009078:	2380      	movs	r3, #128	@ 0x80
 800907a:	4313      	orrs	r3, r2
 800907c:	81a3      	strh	r3, [r4, #12]
 800907e:	9b01      	ldr	r3, [sp, #4]
 8009080:	6126      	str	r6, [r4, #16]
 8009082:	18f6      	adds	r6, r6, r3
 8009084:	6026      	str	r6, [r4, #0]
 8009086:	003e      	movs	r6, r7
 8009088:	6165      	str	r5, [r4, #20]
 800908a:	1aed      	subs	r5, r5, r3
 800908c:	60a5      	str	r5, [r4, #8]
 800908e:	42be      	cmp	r6, r7
 8009090:	d900      	bls.n	8009094 <__ssputs_r+0x78>
 8009092:	003e      	movs	r6, r7
 8009094:	0032      	movs	r2, r6
 8009096:	9903      	ldr	r1, [sp, #12]
 8009098:	6820      	ldr	r0, [r4, #0]
 800909a:	f000 fb7e 	bl	800979a <memmove>
 800909e:	2000      	movs	r0, #0
 80090a0:	68a3      	ldr	r3, [r4, #8]
 80090a2:	1b9b      	subs	r3, r3, r6
 80090a4:	60a3      	str	r3, [r4, #8]
 80090a6:	6823      	ldr	r3, [r4, #0]
 80090a8:	199b      	adds	r3, r3, r6
 80090aa:	6023      	str	r3, [r4, #0]
 80090ac:	b005      	add	sp, #20
 80090ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090b0:	002a      	movs	r2, r5
 80090b2:	9802      	ldr	r0, [sp, #8]
 80090b4:	f000 ff94 	bl	8009fe0 <_realloc_r>
 80090b8:	1e06      	subs	r6, r0, #0
 80090ba:	d1e0      	bne.n	800907e <__ssputs_r+0x62>
 80090bc:	6921      	ldr	r1, [r4, #16]
 80090be:	9802      	ldr	r0, [sp, #8]
 80090c0:	f7fe fb3c 	bl	800773c <_free_r>
 80090c4:	230c      	movs	r3, #12
 80090c6:	2001      	movs	r0, #1
 80090c8:	9a02      	ldr	r2, [sp, #8]
 80090ca:	4240      	negs	r0, r0
 80090cc:	6013      	str	r3, [r2, #0]
 80090ce:	89a2      	ldrh	r2, [r4, #12]
 80090d0:	3334      	adds	r3, #52	@ 0x34
 80090d2:	4313      	orrs	r3, r2
 80090d4:	81a3      	strh	r3, [r4, #12]
 80090d6:	e7e9      	b.n	80090ac <__ssputs_r+0x90>
 80090d8:	fffffb7f 	.word	0xfffffb7f

080090dc <_svfiprintf_r>:
 80090dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090de:	b0a1      	sub	sp, #132	@ 0x84
 80090e0:	9003      	str	r0, [sp, #12]
 80090e2:	001d      	movs	r5, r3
 80090e4:	898b      	ldrh	r3, [r1, #12]
 80090e6:	000f      	movs	r7, r1
 80090e8:	0016      	movs	r6, r2
 80090ea:	061b      	lsls	r3, r3, #24
 80090ec:	d511      	bpl.n	8009112 <_svfiprintf_r+0x36>
 80090ee:	690b      	ldr	r3, [r1, #16]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d10e      	bne.n	8009112 <_svfiprintf_r+0x36>
 80090f4:	2140      	movs	r1, #64	@ 0x40
 80090f6:	f7fe fb97 	bl	8007828 <_malloc_r>
 80090fa:	6038      	str	r0, [r7, #0]
 80090fc:	6138      	str	r0, [r7, #16]
 80090fe:	2800      	cmp	r0, #0
 8009100:	d105      	bne.n	800910e <_svfiprintf_r+0x32>
 8009102:	230c      	movs	r3, #12
 8009104:	9a03      	ldr	r2, [sp, #12]
 8009106:	6013      	str	r3, [r2, #0]
 8009108:	2001      	movs	r0, #1
 800910a:	4240      	negs	r0, r0
 800910c:	e0cf      	b.n	80092ae <_svfiprintf_r+0x1d2>
 800910e:	2340      	movs	r3, #64	@ 0x40
 8009110:	617b      	str	r3, [r7, #20]
 8009112:	2300      	movs	r3, #0
 8009114:	ac08      	add	r4, sp, #32
 8009116:	6163      	str	r3, [r4, #20]
 8009118:	3320      	adds	r3, #32
 800911a:	7663      	strb	r3, [r4, #25]
 800911c:	3310      	adds	r3, #16
 800911e:	76a3      	strb	r3, [r4, #26]
 8009120:	9507      	str	r5, [sp, #28]
 8009122:	0035      	movs	r5, r6
 8009124:	782b      	ldrb	r3, [r5, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d001      	beq.n	800912e <_svfiprintf_r+0x52>
 800912a:	2b25      	cmp	r3, #37	@ 0x25
 800912c:	d148      	bne.n	80091c0 <_svfiprintf_r+0xe4>
 800912e:	1bab      	subs	r3, r5, r6
 8009130:	9305      	str	r3, [sp, #20]
 8009132:	42b5      	cmp	r5, r6
 8009134:	d00b      	beq.n	800914e <_svfiprintf_r+0x72>
 8009136:	0032      	movs	r2, r6
 8009138:	0039      	movs	r1, r7
 800913a:	9803      	ldr	r0, [sp, #12]
 800913c:	f7ff ff6e 	bl	800901c <__ssputs_r>
 8009140:	3001      	adds	r0, #1
 8009142:	d100      	bne.n	8009146 <_svfiprintf_r+0x6a>
 8009144:	e0ae      	b.n	80092a4 <_svfiprintf_r+0x1c8>
 8009146:	6963      	ldr	r3, [r4, #20]
 8009148:	9a05      	ldr	r2, [sp, #20]
 800914a:	189b      	adds	r3, r3, r2
 800914c:	6163      	str	r3, [r4, #20]
 800914e:	782b      	ldrb	r3, [r5, #0]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d100      	bne.n	8009156 <_svfiprintf_r+0x7a>
 8009154:	e0a6      	b.n	80092a4 <_svfiprintf_r+0x1c8>
 8009156:	2201      	movs	r2, #1
 8009158:	2300      	movs	r3, #0
 800915a:	4252      	negs	r2, r2
 800915c:	6062      	str	r2, [r4, #4]
 800915e:	a904      	add	r1, sp, #16
 8009160:	3254      	adds	r2, #84	@ 0x54
 8009162:	1852      	adds	r2, r2, r1
 8009164:	1c6e      	adds	r6, r5, #1
 8009166:	6023      	str	r3, [r4, #0]
 8009168:	60e3      	str	r3, [r4, #12]
 800916a:	60a3      	str	r3, [r4, #8]
 800916c:	7013      	strb	r3, [r2, #0]
 800916e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009170:	4b54      	ldr	r3, [pc, #336]	@ (80092c4 <_svfiprintf_r+0x1e8>)
 8009172:	2205      	movs	r2, #5
 8009174:	0018      	movs	r0, r3
 8009176:	7831      	ldrb	r1, [r6, #0]
 8009178:	9305      	str	r3, [sp, #20]
 800917a:	f7fd fc4e 	bl	8006a1a <memchr>
 800917e:	1c75      	adds	r5, r6, #1
 8009180:	2800      	cmp	r0, #0
 8009182:	d11f      	bne.n	80091c4 <_svfiprintf_r+0xe8>
 8009184:	6822      	ldr	r2, [r4, #0]
 8009186:	06d3      	lsls	r3, r2, #27
 8009188:	d504      	bpl.n	8009194 <_svfiprintf_r+0xb8>
 800918a:	2353      	movs	r3, #83	@ 0x53
 800918c:	a904      	add	r1, sp, #16
 800918e:	185b      	adds	r3, r3, r1
 8009190:	2120      	movs	r1, #32
 8009192:	7019      	strb	r1, [r3, #0]
 8009194:	0713      	lsls	r3, r2, #28
 8009196:	d504      	bpl.n	80091a2 <_svfiprintf_r+0xc6>
 8009198:	2353      	movs	r3, #83	@ 0x53
 800919a:	a904      	add	r1, sp, #16
 800919c:	185b      	adds	r3, r3, r1
 800919e:	212b      	movs	r1, #43	@ 0x2b
 80091a0:	7019      	strb	r1, [r3, #0]
 80091a2:	7833      	ldrb	r3, [r6, #0]
 80091a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80091a6:	d016      	beq.n	80091d6 <_svfiprintf_r+0xfa>
 80091a8:	0035      	movs	r5, r6
 80091aa:	2100      	movs	r1, #0
 80091ac:	200a      	movs	r0, #10
 80091ae:	68e3      	ldr	r3, [r4, #12]
 80091b0:	782a      	ldrb	r2, [r5, #0]
 80091b2:	1c6e      	adds	r6, r5, #1
 80091b4:	3a30      	subs	r2, #48	@ 0x30
 80091b6:	2a09      	cmp	r2, #9
 80091b8:	d950      	bls.n	800925c <_svfiprintf_r+0x180>
 80091ba:	2900      	cmp	r1, #0
 80091bc:	d111      	bne.n	80091e2 <_svfiprintf_r+0x106>
 80091be:	e017      	b.n	80091f0 <_svfiprintf_r+0x114>
 80091c0:	3501      	adds	r5, #1
 80091c2:	e7af      	b.n	8009124 <_svfiprintf_r+0x48>
 80091c4:	9b05      	ldr	r3, [sp, #20]
 80091c6:	6822      	ldr	r2, [r4, #0]
 80091c8:	1ac0      	subs	r0, r0, r3
 80091ca:	2301      	movs	r3, #1
 80091cc:	4083      	lsls	r3, r0
 80091ce:	4313      	orrs	r3, r2
 80091d0:	002e      	movs	r6, r5
 80091d2:	6023      	str	r3, [r4, #0]
 80091d4:	e7cc      	b.n	8009170 <_svfiprintf_r+0x94>
 80091d6:	9b07      	ldr	r3, [sp, #28]
 80091d8:	1d19      	adds	r1, r3, #4
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	9107      	str	r1, [sp, #28]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	db01      	blt.n	80091e6 <_svfiprintf_r+0x10a>
 80091e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80091e4:	e004      	b.n	80091f0 <_svfiprintf_r+0x114>
 80091e6:	425b      	negs	r3, r3
 80091e8:	60e3      	str	r3, [r4, #12]
 80091ea:	2302      	movs	r3, #2
 80091ec:	4313      	orrs	r3, r2
 80091ee:	6023      	str	r3, [r4, #0]
 80091f0:	782b      	ldrb	r3, [r5, #0]
 80091f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80091f4:	d10c      	bne.n	8009210 <_svfiprintf_r+0x134>
 80091f6:	786b      	ldrb	r3, [r5, #1]
 80091f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80091fa:	d134      	bne.n	8009266 <_svfiprintf_r+0x18a>
 80091fc:	9b07      	ldr	r3, [sp, #28]
 80091fe:	3502      	adds	r5, #2
 8009200:	1d1a      	adds	r2, r3, #4
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	9207      	str	r2, [sp, #28]
 8009206:	2b00      	cmp	r3, #0
 8009208:	da01      	bge.n	800920e <_svfiprintf_r+0x132>
 800920a:	2301      	movs	r3, #1
 800920c:	425b      	negs	r3, r3
 800920e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009210:	4e2d      	ldr	r6, [pc, #180]	@ (80092c8 <_svfiprintf_r+0x1ec>)
 8009212:	2203      	movs	r2, #3
 8009214:	0030      	movs	r0, r6
 8009216:	7829      	ldrb	r1, [r5, #0]
 8009218:	f7fd fbff 	bl	8006a1a <memchr>
 800921c:	2800      	cmp	r0, #0
 800921e:	d006      	beq.n	800922e <_svfiprintf_r+0x152>
 8009220:	2340      	movs	r3, #64	@ 0x40
 8009222:	1b80      	subs	r0, r0, r6
 8009224:	4083      	lsls	r3, r0
 8009226:	6822      	ldr	r2, [r4, #0]
 8009228:	3501      	adds	r5, #1
 800922a:	4313      	orrs	r3, r2
 800922c:	6023      	str	r3, [r4, #0]
 800922e:	7829      	ldrb	r1, [r5, #0]
 8009230:	2206      	movs	r2, #6
 8009232:	4826      	ldr	r0, [pc, #152]	@ (80092cc <_svfiprintf_r+0x1f0>)
 8009234:	1c6e      	adds	r6, r5, #1
 8009236:	7621      	strb	r1, [r4, #24]
 8009238:	f7fd fbef 	bl	8006a1a <memchr>
 800923c:	2800      	cmp	r0, #0
 800923e:	d038      	beq.n	80092b2 <_svfiprintf_r+0x1d6>
 8009240:	4b23      	ldr	r3, [pc, #140]	@ (80092d0 <_svfiprintf_r+0x1f4>)
 8009242:	2b00      	cmp	r3, #0
 8009244:	d122      	bne.n	800928c <_svfiprintf_r+0x1b0>
 8009246:	2207      	movs	r2, #7
 8009248:	9b07      	ldr	r3, [sp, #28]
 800924a:	3307      	adds	r3, #7
 800924c:	4393      	bics	r3, r2
 800924e:	3308      	adds	r3, #8
 8009250:	9307      	str	r3, [sp, #28]
 8009252:	6963      	ldr	r3, [r4, #20]
 8009254:	9a04      	ldr	r2, [sp, #16]
 8009256:	189b      	adds	r3, r3, r2
 8009258:	6163      	str	r3, [r4, #20]
 800925a:	e762      	b.n	8009122 <_svfiprintf_r+0x46>
 800925c:	4343      	muls	r3, r0
 800925e:	0035      	movs	r5, r6
 8009260:	2101      	movs	r1, #1
 8009262:	189b      	adds	r3, r3, r2
 8009264:	e7a4      	b.n	80091b0 <_svfiprintf_r+0xd4>
 8009266:	2300      	movs	r3, #0
 8009268:	200a      	movs	r0, #10
 800926a:	0019      	movs	r1, r3
 800926c:	3501      	adds	r5, #1
 800926e:	6063      	str	r3, [r4, #4]
 8009270:	782a      	ldrb	r2, [r5, #0]
 8009272:	1c6e      	adds	r6, r5, #1
 8009274:	3a30      	subs	r2, #48	@ 0x30
 8009276:	2a09      	cmp	r2, #9
 8009278:	d903      	bls.n	8009282 <_svfiprintf_r+0x1a6>
 800927a:	2b00      	cmp	r3, #0
 800927c:	d0c8      	beq.n	8009210 <_svfiprintf_r+0x134>
 800927e:	9109      	str	r1, [sp, #36]	@ 0x24
 8009280:	e7c6      	b.n	8009210 <_svfiprintf_r+0x134>
 8009282:	4341      	muls	r1, r0
 8009284:	0035      	movs	r5, r6
 8009286:	2301      	movs	r3, #1
 8009288:	1889      	adds	r1, r1, r2
 800928a:	e7f1      	b.n	8009270 <_svfiprintf_r+0x194>
 800928c:	aa07      	add	r2, sp, #28
 800928e:	9200      	str	r2, [sp, #0]
 8009290:	0021      	movs	r1, r4
 8009292:	003a      	movs	r2, r7
 8009294:	4b0f      	ldr	r3, [pc, #60]	@ (80092d4 <_svfiprintf_r+0x1f8>)
 8009296:	9803      	ldr	r0, [sp, #12]
 8009298:	f7fc fb2e 	bl	80058f8 <_printf_float>
 800929c:	9004      	str	r0, [sp, #16]
 800929e:	9b04      	ldr	r3, [sp, #16]
 80092a0:	3301      	adds	r3, #1
 80092a2:	d1d6      	bne.n	8009252 <_svfiprintf_r+0x176>
 80092a4:	89bb      	ldrh	r3, [r7, #12]
 80092a6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80092a8:	065b      	lsls	r3, r3, #25
 80092aa:	d500      	bpl.n	80092ae <_svfiprintf_r+0x1d2>
 80092ac:	e72c      	b.n	8009108 <_svfiprintf_r+0x2c>
 80092ae:	b021      	add	sp, #132	@ 0x84
 80092b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092b2:	aa07      	add	r2, sp, #28
 80092b4:	9200      	str	r2, [sp, #0]
 80092b6:	0021      	movs	r1, r4
 80092b8:	003a      	movs	r2, r7
 80092ba:	4b06      	ldr	r3, [pc, #24]	@ (80092d4 <_svfiprintf_r+0x1f8>)
 80092bc:	9803      	ldr	r0, [sp, #12]
 80092be:	f7fc fdc9 	bl	8005e54 <_printf_i>
 80092c2:	e7eb      	b.n	800929c <_svfiprintf_r+0x1c0>
 80092c4:	0800a609 	.word	0x0800a609
 80092c8:	0800a60f 	.word	0x0800a60f
 80092cc:	0800a613 	.word	0x0800a613
 80092d0:	080058f9 	.word	0x080058f9
 80092d4:	0800901d 	.word	0x0800901d

080092d8 <__sfputc_r>:
 80092d8:	6893      	ldr	r3, [r2, #8]
 80092da:	b510      	push	{r4, lr}
 80092dc:	3b01      	subs	r3, #1
 80092de:	6093      	str	r3, [r2, #8]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	da04      	bge.n	80092ee <__sfputc_r+0x16>
 80092e4:	6994      	ldr	r4, [r2, #24]
 80092e6:	42a3      	cmp	r3, r4
 80092e8:	db07      	blt.n	80092fa <__sfputc_r+0x22>
 80092ea:	290a      	cmp	r1, #10
 80092ec:	d005      	beq.n	80092fa <__sfputc_r+0x22>
 80092ee:	6813      	ldr	r3, [r2, #0]
 80092f0:	1c58      	adds	r0, r3, #1
 80092f2:	6010      	str	r0, [r2, #0]
 80092f4:	7019      	strb	r1, [r3, #0]
 80092f6:	0008      	movs	r0, r1
 80092f8:	bd10      	pop	{r4, pc}
 80092fa:	f7fd fa67 	bl	80067cc <__swbuf_r>
 80092fe:	0001      	movs	r1, r0
 8009300:	e7f9      	b.n	80092f6 <__sfputc_r+0x1e>

08009302 <__sfputs_r>:
 8009302:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009304:	0006      	movs	r6, r0
 8009306:	000f      	movs	r7, r1
 8009308:	0014      	movs	r4, r2
 800930a:	18d5      	adds	r5, r2, r3
 800930c:	42ac      	cmp	r4, r5
 800930e:	d101      	bne.n	8009314 <__sfputs_r+0x12>
 8009310:	2000      	movs	r0, #0
 8009312:	e007      	b.n	8009324 <__sfputs_r+0x22>
 8009314:	7821      	ldrb	r1, [r4, #0]
 8009316:	003a      	movs	r2, r7
 8009318:	0030      	movs	r0, r6
 800931a:	f7ff ffdd 	bl	80092d8 <__sfputc_r>
 800931e:	3401      	adds	r4, #1
 8009320:	1c43      	adds	r3, r0, #1
 8009322:	d1f3      	bne.n	800930c <__sfputs_r+0xa>
 8009324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009328 <_vfiprintf_r>:
 8009328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800932a:	b0a1      	sub	sp, #132	@ 0x84
 800932c:	000f      	movs	r7, r1
 800932e:	0015      	movs	r5, r2
 8009330:	001e      	movs	r6, r3
 8009332:	9003      	str	r0, [sp, #12]
 8009334:	2800      	cmp	r0, #0
 8009336:	d004      	beq.n	8009342 <_vfiprintf_r+0x1a>
 8009338:	6a03      	ldr	r3, [r0, #32]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d101      	bne.n	8009342 <_vfiprintf_r+0x1a>
 800933e:	f7fd f935 	bl	80065ac <__sinit>
 8009342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009344:	07db      	lsls	r3, r3, #31
 8009346:	d405      	bmi.n	8009354 <_vfiprintf_r+0x2c>
 8009348:	89bb      	ldrh	r3, [r7, #12]
 800934a:	059b      	lsls	r3, r3, #22
 800934c:	d402      	bmi.n	8009354 <_vfiprintf_r+0x2c>
 800934e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009350:	f7fd fb61 	bl	8006a16 <__retarget_lock_acquire_recursive>
 8009354:	89bb      	ldrh	r3, [r7, #12]
 8009356:	071b      	lsls	r3, r3, #28
 8009358:	d502      	bpl.n	8009360 <_vfiprintf_r+0x38>
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d113      	bne.n	8009388 <_vfiprintf_r+0x60>
 8009360:	0039      	movs	r1, r7
 8009362:	9803      	ldr	r0, [sp, #12]
 8009364:	f7fd fa74 	bl	8006850 <__swsetup_r>
 8009368:	2800      	cmp	r0, #0
 800936a:	d00d      	beq.n	8009388 <_vfiprintf_r+0x60>
 800936c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800936e:	07db      	lsls	r3, r3, #31
 8009370:	d503      	bpl.n	800937a <_vfiprintf_r+0x52>
 8009372:	2001      	movs	r0, #1
 8009374:	4240      	negs	r0, r0
 8009376:	b021      	add	sp, #132	@ 0x84
 8009378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800937a:	89bb      	ldrh	r3, [r7, #12]
 800937c:	059b      	lsls	r3, r3, #22
 800937e:	d4f8      	bmi.n	8009372 <_vfiprintf_r+0x4a>
 8009380:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009382:	f7fd fb49 	bl	8006a18 <__retarget_lock_release_recursive>
 8009386:	e7f4      	b.n	8009372 <_vfiprintf_r+0x4a>
 8009388:	2300      	movs	r3, #0
 800938a:	ac08      	add	r4, sp, #32
 800938c:	6163      	str	r3, [r4, #20]
 800938e:	3320      	adds	r3, #32
 8009390:	7663      	strb	r3, [r4, #25]
 8009392:	3310      	adds	r3, #16
 8009394:	76a3      	strb	r3, [r4, #26]
 8009396:	9607      	str	r6, [sp, #28]
 8009398:	002e      	movs	r6, r5
 800939a:	7833      	ldrb	r3, [r6, #0]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d001      	beq.n	80093a4 <_vfiprintf_r+0x7c>
 80093a0:	2b25      	cmp	r3, #37	@ 0x25
 80093a2:	d148      	bne.n	8009436 <_vfiprintf_r+0x10e>
 80093a4:	1b73      	subs	r3, r6, r5
 80093a6:	9305      	str	r3, [sp, #20]
 80093a8:	42ae      	cmp	r6, r5
 80093aa:	d00b      	beq.n	80093c4 <_vfiprintf_r+0x9c>
 80093ac:	002a      	movs	r2, r5
 80093ae:	0039      	movs	r1, r7
 80093b0:	9803      	ldr	r0, [sp, #12]
 80093b2:	f7ff ffa6 	bl	8009302 <__sfputs_r>
 80093b6:	3001      	adds	r0, #1
 80093b8:	d100      	bne.n	80093bc <_vfiprintf_r+0x94>
 80093ba:	e0ae      	b.n	800951a <_vfiprintf_r+0x1f2>
 80093bc:	6963      	ldr	r3, [r4, #20]
 80093be:	9a05      	ldr	r2, [sp, #20]
 80093c0:	189b      	adds	r3, r3, r2
 80093c2:	6163      	str	r3, [r4, #20]
 80093c4:	7833      	ldrb	r3, [r6, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d100      	bne.n	80093cc <_vfiprintf_r+0xa4>
 80093ca:	e0a6      	b.n	800951a <_vfiprintf_r+0x1f2>
 80093cc:	2201      	movs	r2, #1
 80093ce:	2300      	movs	r3, #0
 80093d0:	4252      	negs	r2, r2
 80093d2:	6062      	str	r2, [r4, #4]
 80093d4:	a904      	add	r1, sp, #16
 80093d6:	3254      	adds	r2, #84	@ 0x54
 80093d8:	1852      	adds	r2, r2, r1
 80093da:	1c75      	adds	r5, r6, #1
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	60e3      	str	r3, [r4, #12]
 80093e0:	60a3      	str	r3, [r4, #8]
 80093e2:	7013      	strb	r3, [r2, #0]
 80093e4:	65a3      	str	r3, [r4, #88]	@ 0x58
 80093e6:	4b59      	ldr	r3, [pc, #356]	@ (800954c <_vfiprintf_r+0x224>)
 80093e8:	2205      	movs	r2, #5
 80093ea:	0018      	movs	r0, r3
 80093ec:	7829      	ldrb	r1, [r5, #0]
 80093ee:	9305      	str	r3, [sp, #20]
 80093f0:	f7fd fb13 	bl	8006a1a <memchr>
 80093f4:	1c6e      	adds	r6, r5, #1
 80093f6:	2800      	cmp	r0, #0
 80093f8:	d11f      	bne.n	800943a <_vfiprintf_r+0x112>
 80093fa:	6822      	ldr	r2, [r4, #0]
 80093fc:	06d3      	lsls	r3, r2, #27
 80093fe:	d504      	bpl.n	800940a <_vfiprintf_r+0xe2>
 8009400:	2353      	movs	r3, #83	@ 0x53
 8009402:	a904      	add	r1, sp, #16
 8009404:	185b      	adds	r3, r3, r1
 8009406:	2120      	movs	r1, #32
 8009408:	7019      	strb	r1, [r3, #0]
 800940a:	0713      	lsls	r3, r2, #28
 800940c:	d504      	bpl.n	8009418 <_vfiprintf_r+0xf0>
 800940e:	2353      	movs	r3, #83	@ 0x53
 8009410:	a904      	add	r1, sp, #16
 8009412:	185b      	adds	r3, r3, r1
 8009414:	212b      	movs	r1, #43	@ 0x2b
 8009416:	7019      	strb	r1, [r3, #0]
 8009418:	782b      	ldrb	r3, [r5, #0]
 800941a:	2b2a      	cmp	r3, #42	@ 0x2a
 800941c:	d016      	beq.n	800944c <_vfiprintf_r+0x124>
 800941e:	002e      	movs	r6, r5
 8009420:	2100      	movs	r1, #0
 8009422:	200a      	movs	r0, #10
 8009424:	68e3      	ldr	r3, [r4, #12]
 8009426:	7832      	ldrb	r2, [r6, #0]
 8009428:	1c75      	adds	r5, r6, #1
 800942a:	3a30      	subs	r2, #48	@ 0x30
 800942c:	2a09      	cmp	r2, #9
 800942e:	d950      	bls.n	80094d2 <_vfiprintf_r+0x1aa>
 8009430:	2900      	cmp	r1, #0
 8009432:	d111      	bne.n	8009458 <_vfiprintf_r+0x130>
 8009434:	e017      	b.n	8009466 <_vfiprintf_r+0x13e>
 8009436:	3601      	adds	r6, #1
 8009438:	e7af      	b.n	800939a <_vfiprintf_r+0x72>
 800943a:	9b05      	ldr	r3, [sp, #20]
 800943c:	6822      	ldr	r2, [r4, #0]
 800943e:	1ac0      	subs	r0, r0, r3
 8009440:	2301      	movs	r3, #1
 8009442:	4083      	lsls	r3, r0
 8009444:	4313      	orrs	r3, r2
 8009446:	0035      	movs	r5, r6
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	e7cc      	b.n	80093e6 <_vfiprintf_r+0xbe>
 800944c:	9b07      	ldr	r3, [sp, #28]
 800944e:	1d19      	adds	r1, r3, #4
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	9107      	str	r1, [sp, #28]
 8009454:	2b00      	cmp	r3, #0
 8009456:	db01      	blt.n	800945c <_vfiprintf_r+0x134>
 8009458:	930b      	str	r3, [sp, #44]	@ 0x2c
 800945a:	e004      	b.n	8009466 <_vfiprintf_r+0x13e>
 800945c:	425b      	negs	r3, r3
 800945e:	60e3      	str	r3, [r4, #12]
 8009460:	2302      	movs	r3, #2
 8009462:	4313      	orrs	r3, r2
 8009464:	6023      	str	r3, [r4, #0]
 8009466:	7833      	ldrb	r3, [r6, #0]
 8009468:	2b2e      	cmp	r3, #46	@ 0x2e
 800946a:	d10c      	bne.n	8009486 <_vfiprintf_r+0x15e>
 800946c:	7873      	ldrb	r3, [r6, #1]
 800946e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009470:	d134      	bne.n	80094dc <_vfiprintf_r+0x1b4>
 8009472:	9b07      	ldr	r3, [sp, #28]
 8009474:	3602      	adds	r6, #2
 8009476:	1d1a      	adds	r2, r3, #4
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	9207      	str	r2, [sp, #28]
 800947c:	2b00      	cmp	r3, #0
 800947e:	da01      	bge.n	8009484 <_vfiprintf_r+0x15c>
 8009480:	2301      	movs	r3, #1
 8009482:	425b      	negs	r3, r3
 8009484:	9309      	str	r3, [sp, #36]	@ 0x24
 8009486:	4d32      	ldr	r5, [pc, #200]	@ (8009550 <_vfiprintf_r+0x228>)
 8009488:	2203      	movs	r2, #3
 800948a:	0028      	movs	r0, r5
 800948c:	7831      	ldrb	r1, [r6, #0]
 800948e:	f7fd fac4 	bl	8006a1a <memchr>
 8009492:	2800      	cmp	r0, #0
 8009494:	d006      	beq.n	80094a4 <_vfiprintf_r+0x17c>
 8009496:	2340      	movs	r3, #64	@ 0x40
 8009498:	1b40      	subs	r0, r0, r5
 800949a:	4083      	lsls	r3, r0
 800949c:	6822      	ldr	r2, [r4, #0]
 800949e:	3601      	adds	r6, #1
 80094a0:	4313      	orrs	r3, r2
 80094a2:	6023      	str	r3, [r4, #0]
 80094a4:	7831      	ldrb	r1, [r6, #0]
 80094a6:	2206      	movs	r2, #6
 80094a8:	482a      	ldr	r0, [pc, #168]	@ (8009554 <_vfiprintf_r+0x22c>)
 80094aa:	1c75      	adds	r5, r6, #1
 80094ac:	7621      	strb	r1, [r4, #24]
 80094ae:	f7fd fab4 	bl	8006a1a <memchr>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d040      	beq.n	8009538 <_vfiprintf_r+0x210>
 80094b6:	4b28      	ldr	r3, [pc, #160]	@ (8009558 <_vfiprintf_r+0x230>)
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d122      	bne.n	8009502 <_vfiprintf_r+0x1da>
 80094bc:	2207      	movs	r2, #7
 80094be:	9b07      	ldr	r3, [sp, #28]
 80094c0:	3307      	adds	r3, #7
 80094c2:	4393      	bics	r3, r2
 80094c4:	3308      	adds	r3, #8
 80094c6:	9307      	str	r3, [sp, #28]
 80094c8:	6963      	ldr	r3, [r4, #20]
 80094ca:	9a04      	ldr	r2, [sp, #16]
 80094cc:	189b      	adds	r3, r3, r2
 80094ce:	6163      	str	r3, [r4, #20]
 80094d0:	e762      	b.n	8009398 <_vfiprintf_r+0x70>
 80094d2:	4343      	muls	r3, r0
 80094d4:	002e      	movs	r6, r5
 80094d6:	2101      	movs	r1, #1
 80094d8:	189b      	adds	r3, r3, r2
 80094da:	e7a4      	b.n	8009426 <_vfiprintf_r+0xfe>
 80094dc:	2300      	movs	r3, #0
 80094de:	200a      	movs	r0, #10
 80094e0:	0019      	movs	r1, r3
 80094e2:	3601      	adds	r6, #1
 80094e4:	6063      	str	r3, [r4, #4]
 80094e6:	7832      	ldrb	r2, [r6, #0]
 80094e8:	1c75      	adds	r5, r6, #1
 80094ea:	3a30      	subs	r2, #48	@ 0x30
 80094ec:	2a09      	cmp	r2, #9
 80094ee:	d903      	bls.n	80094f8 <_vfiprintf_r+0x1d0>
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d0c8      	beq.n	8009486 <_vfiprintf_r+0x15e>
 80094f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80094f6:	e7c6      	b.n	8009486 <_vfiprintf_r+0x15e>
 80094f8:	4341      	muls	r1, r0
 80094fa:	002e      	movs	r6, r5
 80094fc:	2301      	movs	r3, #1
 80094fe:	1889      	adds	r1, r1, r2
 8009500:	e7f1      	b.n	80094e6 <_vfiprintf_r+0x1be>
 8009502:	aa07      	add	r2, sp, #28
 8009504:	9200      	str	r2, [sp, #0]
 8009506:	0021      	movs	r1, r4
 8009508:	003a      	movs	r2, r7
 800950a:	4b14      	ldr	r3, [pc, #80]	@ (800955c <_vfiprintf_r+0x234>)
 800950c:	9803      	ldr	r0, [sp, #12]
 800950e:	f7fc f9f3 	bl	80058f8 <_printf_float>
 8009512:	9004      	str	r0, [sp, #16]
 8009514:	9b04      	ldr	r3, [sp, #16]
 8009516:	3301      	adds	r3, #1
 8009518:	d1d6      	bne.n	80094c8 <_vfiprintf_r+0x1a0>
 800951a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800951c:	07db      	lsls	r3, r3, #31
 800951e:	d405      	bmi.n	800952c <_vfiprintf_r+0x204>
 8009520:	89bb      	ldrh	r3, [r7, #12]
 8009522:	059b      	lsls	r3, r3, #22
 8009524:	d402      	bmi.n	800952c <_vfiprintf_r+0x204>
 8009526:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009528:	f7fd fa76 	bl	8006a18 <__retarget_lock_release_recursive>
 800952c:	89bb      	ldrh	r3, [r7, #12]
 800952e:	065b      	lsls	r3, r3, #25
 8009530:	d500      	bpl.n	8009534 <_vfiprintf_r+0x20c>
 8009532:	e71e      	b.n	8009372 <_vfiprintf_r+0x4a>
 8009534:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009536:	e71e      	b.n	8009376 <_vfiprintf_r+0x4e>
 8009538:	aa07      	add	r2, sp, #28
 800953a:	9200      	str	r2, [sp, #0]
 800953c:	0021      	movs	r1, r4
 800953e:	003a      	movs	r2, r7
 8009540:	4b06      	ldr	r3, [pc, #24]	@ (800955c <_vfiprintf_r+0x234>)
 8009542:	9803      	ldr	r0, [sp, #12]
 8009544:	f7fc fc86 	bl	8005e54 <_printf_i>
 8009548:	e7e3      	b.n	8009512 <_vfiprintf_r+0x1ea>
 800954a:	46c0      	nop			@ (mov r8, r8)
 800954c:	0800a609 	.word	0x0800a609
 8009550:	0800a60f 	.word	0x0800a60f
 8009554:	0800a613 	.word	0x0800a613
 8009558:	080058f9 	.word	0x080058f9
 800955c:	08009303 	.word	0x08009303

08009560 <__sflush_r>:
 8009560:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009562:	220c      	movs	r2, #12
 8009564:	5e8b      	ldrsh	r3, [r1, r2]
 8009566:	0005      	movs	r5, r0
 8009568:	000c      	movs	r4, r1
 800956a:	071a      	lsls	r2, r3, #28
 800956c:	d456      	bmi.n	800961c <__sflush_r+0xbc>
 800956e:	684a      	ldr	r2, [r1, #4]
 8009570:	2a00      	cmp	r2, #0
 8009572:	dc02      	bgt.n	800957a <__sflush_r+0x1a>
 8009574:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8009576:	2a00      	cmp	r2, #0
 8009578:	dd4e      	ble.n	8009618 <__sflush_r+0xb8>
 800957a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800957c:	2f00      	cmp	r7, #0
 800957e:	d04b      	beq.n	8009618 <__sflush_r+0xb8>
 8009580:	2200      	movs	r2, #0
 8009582:	2080      	movs	r0, #128	@ 0x80
 8009584:	682e      	ldr	r6, [r5, #0]
 8009586:	602a      	str	r2, [r5, #0]
 8009588:	001a      	movs	r2, r3
 800958a:	0140      	lsls	r0, r0, #5
 800958c:	6a21      	ldr	r1, [r4, #32]
 800958e:	4002      	ands	r2, r0
 8009590:	4203      	tst	r3, r0
 8009592:	d033      	beq.n	80095fc <__sflush_r+0x9c>
 8009594:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009596:	89a3      	ldrh	r3, [r4, #12]
 8009598:	075b      	lsls	r3, r3, #29
 800959a:	d506      	bpl.n	80095aa <__sflush_r+0x4a>
 800959c:	6863      	ldr	r3, [r4, #4]
 800959e:	1ad2      	subs	r2, r2, r3
 80095a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d001      	beq.n	80095aa <__sflush_r+0x4a>
 80095a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80095a8:	1ad2      	subs	r2, r2, r3
 80095aa:	2300      	movs	r3, #0
 80095ac:	0028      	movs	r0, r5
 80095ae:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80095b0:	6a21      	ldr	r1, [r4, #32]
 80095b2:	47b8      	blx	r7
 80095b4:	89a2      	ldrh	r2, [r4, #12]
 80095b6:	1c43      	adds	r3, r0, #1
 80095b8:	d106      	bne.n	80095c8 <__sflush_r+0x68>
 80095ba:	6829      	ldr	r1, [r5, #0]
 80095bc:	291d      	cmp	r1, #29
 80095be:	d846      	bhi.n	800964e <__sflush_r+0xee>
 80095c0:	4b29      	ldr	r3, [pc, #164]	@ (8009668 <__sflush_r+0x108>)
 80095c2:	410b      	asrs	r3, r1
 80095c4:	07db      	lsls	r3, r3, #31
 80095c6:	d442      	bmi.n	800964e <__sflush_r+0xee>
 80095c8:	2300      	movs	r3, #0
 80095ca:	6063      	str	r3, [r4, #4]
 80095cc:	6923      	ldr	r3, [r4, #16]
 80095ce:	6023      	str	r3, [r4, #0]
 80095d0:	04d2      	lsls	r2, r2, #19
 80095d2:	d505      	bpl.n	80095e0 <__sflush_r+0x80>
 80095d4:	1c43      	adds	r3, r0, #1
 80095d6:	d102      	bne.n	80095de <__sflush_r+0x7e>
 80095d8:	682b      	ldr	r3, [r5, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d100      	bne.n	80095e0 <__sflush_r+0x80>
 80095de:	6560      	str	r0, [r4, #84]	@ 0x54
 80095e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095e2:	602e      	str	r6, [r5, #0]
 80095e4:	2900      	cmp	r1, #0
 80095e6:	d017      	beq.n	8009618 <__sflush_r+0xb8>
 80095e8:	0023      	movs	r3, r4
 80095ea:	3344      	adds	r3, #68	@ 0x44
 80095ec:	4299      	cmp	r1, r3
 80095ee:	d002      	beq.n	80095f6 <__sflush_r+0x96>
 80095f0:	0028      	movs	r0, r5
 80095f2:	f7fe f8a3 	bl	800773c <_free_r>
 80095f6:	2300      	movs	r3, #0
 80095f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80095fa:	e00d      	b.n	8009618 <__sflush_r+0xb8>
 80095fc:	2301      	movs	r3, #1
 80095fe:	0028      	movs	r0, r5
 8009600:	47b8      	blx	r7
 8009602:	0002      	movs	r2, r0
 8009604:	1c43      	adds	r3, r0, #1
 8009606:	d1c6      	bne.n	8009596 <__sflush_r+0x36>
 8009608:	682b      	ldr	r3, [r5, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d0c3      	beq.n	8009596 <__sflush_r+0x36>
 800960e:	2b1d      	cmp	r3, #29
 8009610:	d001      	beq.n	8009616 <__sflush_r+0xb6>
 8009612:	2b16      	cmp	r3, #22
 8009614:	d11a      	bne.n	800964c <__sflush_r+0xec>
 8009616:	602e      	str	r6, [r5, #0]
 8009618:	2000      	movs	r0, #0
 800961a:	e01e      	b.n	800965a <__sflush_r+0xfa>
 800961c:	690e      	ldr	r6, [r1, #16]
 800961e:	2e00      	cmp	r6, #0
 8009620:	d0fa      	beq.n	8009618 <__sflush_r+0xb8>
 8009622:	680f      	ldr	r7, [r1, #0]
 8009624:	600e      	str	r6, [r1, #0]
 8009626:	1bba      	subs	r2, r7, r6
 8009628:	9201      	str	r2, [sp, #4]
 800962a:	2200      	movs	r2, #0
 800962c:	079b      	lsls	r3, r3, #30
 800962e:	d100      	bne.n	8009632 <__sflush_r+0xd2>
 8009630:	694a      	ldr	r2, [r1, #20]
 8009632:	60a2      	str	r2, [r4, #8]
 8009634:	9b01      	ldr	r3, [sp, #4]
 8009636:	2b00      	cmp	r3, #0
 8009638:	ddee      	ble.n	8009618 <__sflush_r+0xb8>
 800963a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800963c:	0032      	movs	r2, r6
 800963e:	001f      	movs	r7, r3
 8009640:	0028      	movs	r0, r5
 8009642:	9b01      	ldr	r3, [sp, #4]
 8009644:	6a21      	ldr	r1, [r4, #32]
 8009646:	47b8      	blx	r7
 8009648:	2800      	cmp	r0, #0
 800964a:	dc07      	bgt.n	800965c <__sflush_r+0xfc>
 800964c:	89a2      	ldrh	r2, [r4, #12]
 800964e:	2340      	movs	r3, #64	@ 0x40
 8009650:	2001      	movs	r0, #1
 8009652:	4313      	orrs	r3, r2
 8009654:	b21b      	sxth	r3, r3
 8009656:	81a3      	strh	r3, [r4, #12]
 8009658:	4240      	negs	r0, r0
 800965a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800965c:	9b01      	ldr	r3, [sp, #4]
 800965e:	1836      	adds	r6, r6, r0
 8009660:	1a1b      	subs	r3, r3, r0
 8009662:	9301      	str	r3, [sp, #4]
 8009664:	e7e6      	b.n	8009634 <__sflush_r+0xd4>
 8009666:	46c0      	nop			@ (mov r8, r8)
 8009668:	dfbffffe 	.word	0xdfbffffe

0800966c <_fflush_r>:
 800966c:	690b      	ldr	r3, [r1, #16]
 800966e:	b570      	push	{r4, r5, r6, lr}
 8009670:	0005      	movs	r5, r0
 8009672:	000c      	movs	r4, r1
 8009674:	2b00      	cmp	r3, #0
 8009676:	d102      	bne.n	800967e <_fflush_r+0x12>
 8009678:	2500      	movs	r5, #0
 800967a:	0028      	movs	r0, r5
 800967c:	bd70      	pop	{r4, r5, r6, pc}
 800967e:	2800      	cmp	r0, #0
 8009680:	d004      	beq.n	800968c <_fflush_r+0x20>
 8009682:	6a03      	ldr	r3, [r0, #32]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d101      	bne.n	800968c <_fflush_r+0x20>
 8009688:	f7fc ff90 	bl	80065ac <__sinit>
 800968c:	220c      	movs	r2, #12
 800968e:	5ea3      	ldrsh	r3, [r4, r2]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d0f1      	beq.n	8009678 <_fflush_r+0xc>
 8009694:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009696:	07d2      	lsls	r2, r2, #31
 8009698:	d404      	bmi.n	80096a4 <_fflush_r+0x38>
 800969a:	059b      	lsls	r3, r3, #22
 800969c:	d402      	bmi.n	80096a4 <_fflush_r+0x38>
 800969e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096a0:	f7fd f9b9 	bl	8006a16 <__retarget_lock_acquire_recursive>
 80096a4:	0028      	movs	r0, r5
 80096a6:	0021      	movs	r1, r4
 80096a8:	f7ff ff5a 	bl	8009560 <__sflush_r>
 80096ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80096ae:	0005      	movs	r5, r0
 80096b0:	07db      	lsls	r3, r3, #31
 80096b2:	d4e2      	bmi.n	800967a <_fflush_r+0xe>
 80096b4:	89a3      	ldrh	r3, [r4, #12]
 80096b6:	059b      	lsls	r3, r3, #22
 80096b8:	d4df      	bmi.n	800967a <_fflush_r+0xe>
 80096ba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096bc:	f7fd f9ac 	bl	8006a18 <__retarget_lock_release_recursive>
 80096c0:	e7db      	b.n	800967a <_fflush_r+0xe>
	...

080096c4 <__swhatbuf_r>:
 80096c4:	b570      	push	{r4, r5, r6, lr}
 80096c6:	000e      	movs	r6, r1
 80096c8:	001d      	movs	r5, r3
 80096ca:	230e      	movs	r3, #14
 80096cc:	5ec9      	ldrsh	r1, [r1, r3]
 80096ce:	0014      	movs	r4, r2
 80096d0:	b096      	sub	sp, #88	@ 0x58
 80096d2:	2900      	cmp	r1, #0
 80096d4:	da0c      	bge.n	80096f0 <__swhatbuf_r+0x2c>
 80096d6:	89b2      	ldrh	r2, [r6, #12]
 80096d8:	2380      	movs	r3, #128	@ 0x80
 80096da:	0011      	movs	r1, r2
 80096dc:	4019      	ands	r1, r3
 80096de:	421a      	tst	r2, r3
 80096e0:	d114      	bne.n	800970c <__swhatbuf_r+0x48>
 80096e2:	2380      	movs	r3, #128	@ 0x80
 80096e4:	00db      	lsls	r3, r3, #3
 80096e6:	2000      	movs	r0, #0
 80096e8:	6029      	str	r1, [r5, #0]
 80096ea:	6023      	str	r3, [r4, #0]
 80096ec:	b016      	add	sp, #88	@ 0x58
 80096ee:	bd70      	pop	{r4, r5, r6, pc}
 80096f0:	466a      	mov	r2, sp
 80096f2:	f000 f877 	bl	80097e4 <_fstat_r>
 80096f6:	2800      	cmp	r0, #0
 80096f8:	dbed      	blt.n	80096d6 <__swhatbuf_r+0x12>
 80096fa:	23f0      	movs	r3, #240	@ 0xf0
 80096fc:	9901      	ldr	r1, [sp, #4]
 80096fe:	021b      	lsls	r3, r3, #8
 8009700:	4019      	ands	r1, r3
 8009702:	4b04      	ldr	r3, [pc, #16]	@ (8009714 <__swhatbuf_r+0x50>)
 8009704:	18c9      	adds	r1, r1, r3
 8009706:	424b      	negs	r3, r1
 8009708:	4159      	adcs	r1, r3
 800970a:	e7ea      	b.n	80096e2 <__swhatbuf_r+0x1e>
 800970c:	2100      	movs	r1, #0
 800970e:	2340      	movs	r3, #64	@ 0x40
 8009710:	e7e9      	b.n	80096e6 <__swhatbuf_r+0x22>
 8009712:	46c0      	nop			@ (mov r8, r8)
 8009714:	ffffe000 	.word	0xffffe000

08009718 <__smakebuf_r>:
 8009718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800971a:	2602      	movs	r6, #2
 800971c:	898b      	ldrh	r3, [r1, #12]
 800971e:	0005      	movs	r5, r0
 8009720:	000c      	movs	r4, r1
 8009722:	b085      	sub	sp, #20
 8009724:	4233      	tst	r3, r6
 8009726:	d007      	beq.n	8009738 <__smakebuf_r+0x20>
 8009728:	0023      	movs	r3, r4
 800972a:	3347      	adds	r3, #71	@ 0x47
 800972c:	6023      	str	r3, [r4, #0]
 800972e:	6123      	str	r3, [r4, #16]
 8009730:	2301      	movs	r3, #1
 8009732:	6163      	str	r3, [r4, #20]
 8009734:	b005      	add	sp, #20
 8009736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009738:	ab03      	add	r3, sp, #12
 800973a:	aa02      	add	r2, sp, #8
 800973c:	f7ff ffc2 	bl	80096c4 <__swhatbuf_r>
 8009740:	9f02      	ldr	r7, [sp, #8]
 8009742:	9001      	str	r0, [sp, #4]
 8009744:	0039      	movs	r1, r7
 8009746:	0028      	movs	r0, r5
 8009748:	f7fe f86e 	bl	8007828 <_malloc_r>
 800974c:	2800      	cmp	r0, #0
 800974e:	d108      	bne.n	8009762 <__smakebuf_r+0x4a>
 8009750:	220c      	movs	r2, #12
 8009752:	5ea3      	ldrsh	r3, [r4, r2]
 8009754:	059a      	lsls	r2, r3, #22
 8009756:	d4ed      	bmi.n	8009734 <__smakebuf_r+0x1c>
 8009758:	2203      	movs	r2, #3
 800975a:	4393      	bics	r3, r2
 800975c:	431e      	orrs	r6, r3
 800975e:	81a6      	strh	r6, [r4, #12]
 8009760:	e7e2      	b.n	8009728 <__smakebuf_r+0x10>
 8009762:	2380      	movs	r3, #128	@ 0x80
 8009764:	89a2      	ldrh	r2, [r4, #12]
 8009766:	6020      	str	r0, [r4, #0]
 8009768:	4313      	orrs	r3, r2
 800976a:	81a3      	strh	r3, [r4, #12]
 800976c:	9b03      	ldr	r3, [sp, #12]
 800976e:	6120      	str	r0, [r4, #16]
 8009770:	6167      	str	r7, [r4, #20]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00c      	beq.n	8009790 <__smakebuf_r+0x78>
 8009776:	0028      	movs	r0, r5
 8009778:	230e      	movs	r3, #14
 800977a:	5ee1      	ldrsh	r1, [r4, r3]
 800977c:	f000 f844 	bl	8009808 <_isatty_r>
 8009780:	2800      	cmp	r0, #0
 8009782:	d005      	beq.n	8009790 <__smakebuf_r+0x78>
 8009784:	2303      	movs	r3, #3
 8009786:	89a2      	ldrh	r2, [r4, #12]
 8009788:	439a      	bics	r2, r3
 800978a:	3b02      	subs	r3, #2
 800978c:	4313      	orrs	r3, r2
 800978e:	81a3      	strh	r3, [r4, #12]
 8009790:	89a3      	ldrh	r3, [r4, #12]
 8009792:	9a01      	ldr	r2, [sp, #4]
 8009794:	4313      	orrs	r3, r2
 8009796:	81a3      	strh	r3, [r4, #12]
 8009798:	e7cc      	b.n	8009734 <__smakebuf_r+0x1c>

0800979a <memmove>:
 800979a:	b510      	push	{r4, lr}
 800979c:	4288      	cmp	r0, r1
 800979e:	d806      	bhi.n	80097ae <memmove+0x14>
 80097a0:	2300      	movs	r3, #0
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d008      	beq.n	80097b8 <memmove+0x1e>
 80097a6:	5ccc      	ldrb	r4, [r1, r3]
 80097a8:	54c4      	strb	r4, [r0, r3]
 80097aa:	3301      	adds	r3, #1
 80097ac:	e7f9      	b.n	80097a2 <memmove+0x8>
 80097ae:	188b      	adds	r3, r1, r2
 80097b0:	4298      	cmp	r0, r3
 80097b2:	d2f5      	bcs.n	80097a0 <memmove+0x6>
 80097b4:	3a01      	subs	r2, #1
 80097b6:	d200      	bcs.n	80097ba <memmove+0x20>
 80097b8:	bd10      	pop	{r4, pc}
 80097ba:	5c8b      	ldrb	r3, [r1, r2]
 80097bc:	5483      	strb	r3, [r0, r2]
 80097be:	e7f9      	b.n	80097b4 <memmove+0x1a>

080097c0 <strncmp>:
 80097c0:	b530      	push	{r4, r5, lr}
 80097c2:	0005      	movs	r5, r0
 80097c4:	1e10      	subs	r0, r2, #0
 80097c6:	d00b      	beq.n	80097e0 <strncmp+0x20>
 80097c8:	2400      	movs	r4, #0
 80097ca:	3a01      	subs	r2, #1
 80097cc:	5d2b      	ldrb	r3, [r5, r4]
 80097ce:	5d08      	ldrb	r0, [r1, r4]
 80097d0:	4283      	cmp	r3, r0
 80097d2:	d104      	bne.n	80097de <strncmp+0x1e>
 80097d4:	42a2      	cmp	r2, r4
 80097d6:	d002      	beq.n	80097de <strncmp+0x1e>
 80097d8:	3401      	adds	r4, #1
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d1f6      	bne.n	80097cc <strncmp+0xc>
 80097de:	1a18      	subs	r0, r3, r0
 80097e0:	bd30      	pop	{r4, r5, pc}
	...

080097e4 <_fstat_r>:
 80097e4:	2300      	movs	r3, #0
 80097e6:	b570      	push	{r4, r5, r6, lr}
 80097e8:	4d06      	ldr	r5, [pc, #24]	@ (8009804 <_fstat_r+0x20>)
 80097ea:	0004      	movs	r4, r0
 80097ec:	0008      	movs	r0, r1
 80097ee:	0011      	movs	r1, r2
 80097f0:	602b      	str	r3, [r5, #0]
 80097f2:	f7f9 fcb8 	bl	8003166 <_fstat>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	d103      	bne.n	8009802 <_fstat_r+0x1e>
 80097fa:	682b      	ldr	r3, [r5, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d000      	beq.n	8009802 <_fstat_r+0x1e>
 8009800:	6023      	str	r3, [r4, #0]
 8009802:	bd70      	pop	{r4, r5, r6, pc}
 8009804:	200003fc 	.word	0x200003fc

08009808 <_isatty_r>:
 8009808:	2300      	movs	r3, #0
 800980a:	b570      	push	{r4, r5, r6, lr}
 800980c:	4d06      	ldr	r5, [pc, #24]	@ (8009828 <_isatty_r+0x20>)
 800980e:	0004      	movs	r4, r0
 8009810:	0008      	movs	r0, r1
 8009812:	602b      	str	r3, [r5, #0]
 8009814:	f7f9 fcb5 	bl	8003182 <_isatty>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d103      	bne.n	8009824 <_isatty_r+0x1c>
 800981c:	682b      	ldr	r3, [r5, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d000      	beq.n	8009824 <_isatty_r+0x1c>
 8009822:	6023      	str	r3, [r4, #0]
 8009824:	bd70      	pop	{r4, r5, r6, pc}
 8009826:	46c0      	nop			@ (mov r8, r8)
 8009828:	200003fc 	.word	0x200003fc

0800982c <_sbrk_r>:
 800982c:	2300      	movs	r3, #0
 800982e:	b570      	push	{r4, r5, r6, lr}
 8009830:	4d06      	ldr	r5, [pc, #24]	@ (800984c <_sbrk_r+0x20>)
 8009832:	0004      	movs	r4, r0
 8009834:	0008      	movs	r0, r1
 8009836:	602b      	str	r3, [r5, #0]
 8009838:	f7f9 fcb8 	bl	80031ac <_sbrk>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d103      	bne.n	8009848 <_sbrk_r+0x1c>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d000      	beq.n	8009848 <_sbrk_r+0x1c>
 8009846:	6023      	str	r3, [r4, #0]
 8009848:	bd70      	pop	{r4, r5, r6, pc}
 800984a:	46c0      	nop			@ (mov r8, r8)
 800984c:	200003fc 	.word	0x200003fc

08009850 <memcpy>:
 8009850:	2300      	movs	r3, #0
 8009852:	b510      	push	{r4, lr}
 8009854:	429a      	cmp	r2, r3
 8009856:	d100      	bne.n	800985a <memcpy+0xa>
 8009858:	bd10      	pop	{r4, pc}
 800985a:	5ccc      	ldrb	r4, [r1, r3]
 800985c:	54c4      	strb	r4, [r0, r3]
 800985e:	3301      	adds	r3, #1
 8009860:	e7f8      	b.n	8009854 <memcpy+0x4>
	...

08009864 <nan>:
 8009864:	2000      	movs	r0, #0
 8009866:	4901      	ldr	r1, [pc, #4]	@ (800986c <nan+0x8>)
 8009868:	4770      	bx	lr
 800986a:	46c0      	nop			@ (mov r8, r8)
 800986c:	7ff80000 	.word	0x7ff80000

08009870 <__assert_func>:
 8009870:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009872:	0014      	movs	r4, r2
 8009874:	001a      	movs	r2, r3
 8009876:	4b09      	ldr	r3, [pc, #36]	@ (800989c <__assert_func+0x2c>)
 8009878:	0005      	movs	r5, r0
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	000e      	movs	r6, r1
 800987e:	68d8      	ldr	r0, [r3, #12]
 8009880:	4b07      	ldr	r3, [pc, #28]	@ (80098a0 <__assert_func+0x30>)
 8009882:	2c00      	cmp	r4, #0
 8009884:	d101      	bne.n	800988a <__assert_func+0x1a>
 8009886:	4b07      	ldr	r3, [pc, #28]	@ (80098a4 <__assert_func+0x34>)
 8009888:	001c      	movs	r4, r3
 800988a:	4907      	ldr	r1, [pc, #28]	@ (80098a8 <__assert_func+0x38>)
 800988c:	9301      	str	r3, [sp, #4]
 800988e:	9402      	str	r4, [sp, #8]
 8009890:	002b      	movs	r3, r5
 8009892:	9600      	str	r6, [sp, #0]
 8009894:	f000 fbe0 	bl	800a058 <fiprintf>
 8009898:	f000 fbee 	bl	800a078 <abort>
 800989c:	20000018 	.word	0x20000018
 80098a0:	0800a622 	.word	0x0800a622
 80098a4:	0800a65d 	.word	0x0800a65d
 80098a8:	0800a62f 	.word	0x0800a62f

080098ac <_calloc_r>:
 80098ac:	b570      	push	{r4, r5, r6, lr}
 80098ae:	0c0b      	lsrs	r3, r1, #16
 80098b0:	0c15      	lsrs	r5, r2, #16
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d11e      	bne.n	80098f4 <_calloc_r+0x48>
 80098b6:	2d00      	cmp	r5, #0
 80098b8:	d10c      	bne.n	80098d4 <_calloc_r+0x28>
 80098ba:	b289      	uxth	r1, r1
 80098bc:	b294      	uxth	r4, r2
 80098be:	434c      	muls	r4, r1
 80098c0:	0021      	movs	r1, r4
 80098c2:	f7fd ffb1 	bl	8007828 <_malloc_r>
 80098c6:	1e05      	subs	r5, r0, #0
 80098c8:	d01a      	beq.n	8009900 <_calloc_r+0x54>
 80098ca:	0022      	movs	r2, r4
 80098cc:	2100      	movs	r1, #0
 80098ce:	f7fd f81d 	bl	800690c <memset>
 80098d2:	e016      	b.n	8009902 <_calloc_r+0x56>
 80098d4:	1c2b      	adds	r3, r5, #0
 80098d6:	1c0c      	adds	r4, r1, #0
 80098d8:	b289      	uxth	r1, r1
 80098da:	b292      	uxth	r2, r2
 80098dc:	434a      	muls	r2, r1
 80098de:	b29b      	uxth	r3, r3
 80098e0:	b2a1      	uxth	r1, r4
 80098e2:	4359      	muls	r1, r3
 80098e4:	0c14      	lsrs	r4, r2, #16
 80098e6:	190c      	adds	r4, r1, r4
 80098e8:	0c23      	lsrs	r3, r4, #16
 80098ea:	d107      	bne.n	80098fc <_calloc_r+0x50>
 80098ec:	0424      	lsls	r4, r4, #16
 80098ee:	b292      	uxth	r2, r2
 80098f0:	4314      	orrs	r4, r2
 80098f2:	e7e5      	b.n	80098c0 <_calloc_r+0x14>
 80098f4:	2d00      	cmp	r5, #0
 80098f6:	d101      	bne.n	80098fc <_calloc_r+0x50>
 80098f8:	1c14      	adds	r4, r2, #0
 80098fa:	e7ed      	b.n	80098d8 <_calloc_r+0x2c>
 80098fc:	230c      	movs	r3, #12
 80098fe:	6003      	str	r3, [r0, #0]
 8009900:	2500      	movs	r5, #0
 8009902:	0028      	movs	r0, r5
 8009904:	bd70      	pop	{r4, r5, r6, pc}

08009906 <rshift>:
 8009906:	0002      	movs	r2, r0
 8009908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800990a:	6904      	ldr	r4, [r0, #16]
 800990c:	b085      	sub	sp, #20
 800990e:	3214      	adds	r2, #20
 8009910:	114b      	asrs	r3, r1, #5
 8009912:	0016      	movs	r6, r2
 8009914:	9302      	str	r3, [sp, #8]
 8009916:	429c      	cmp	r4, r3
 8009918:	dd31      	ble.n	800997e <rshift+0x78>
 800991a:	261f      	movs	r6, #31
 800991c:	000f      	movs	r7, r1
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	00a5      	lsls	r5, r4, #2
 8009922:	18d3      	adds	r3, r2, r3
 8009924:	4037      	ands	r7, r6
 8009926:	1955      	adds	r5, r2, r5
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	9701      	str	r7, [sp, #4]
 800992c:	4231      	tst	r1, r6
 800992e:	d10d      	bne.n	800994c <rshift+0x46>
 8009930:	0016      	movs	r6, r2
 8009932:	0019      	movs	r1, r3
 8009934:	428d      	cmp	r5, r1
 8009936:	d836      	bhi.n	80099a6 <rshift+0xa0>
 8009938:	9b00      	ldr	r3, [sp, #0]
 800993a:	2600      	movs	r6, #0
 800993c:	3b03      	subs	r3, #3
 800993e:	429d      	cmp	r5, r3
 8009940:	d302      	bcc.n	8009948 <rshift+0x42>
 8009942:	9b02      	ldr	r3, [sp, #8]
 8009944:	1ae4      	subs	r4, r4, r3
 8009946:	00a6      	lsls	r6, r4, #2
 8009948:	1996      	adds	r6, r2, r6
 800994a:	e018      	b.n	800997e <rshift+0x78>
 800994c:	2120      	movs	r1, #32
 800994e:	9e01      	ldr	r6, [sp, #4]
 8009950:	9f01      	ldr	r7, [sp, #4]
 8009952:	1b89      	subs	r1, r1, r6
 8009954:	9e00      	ldr	r6, [sp, #0]
 8009956:	9103      	str	r1, [sp, #12]
 8009958:	ce02      	ldmia	r6!, {r1}
 800995a:	4694      	mov	ip, r2
 800995c:	40f9      	lsrs	r1, r7
 800995e:	42b5      	cmp	r5, r6
 8009960:	d816      	bhi.n	8009990 <rshift+0x8a>
 8009962:	9b00      	ldr	r3, [sp, #0]
 8009964:	2600      	movs	r6, #0
 8009966:	3301      	adds	r3, #1
 8009968:	429d      	cmp	r5, r3
 800996a:	d303      	bcc.n	8009974 <rshift+0x6e>
 800996c:	9b02      	ldr	r3, [sp, #8]
 800996e:	1ae4      	subs	r4, r4, r3
 8009970:	00a6      	lsls	r6, r4, #2
 8009972:	3e04      	subs	r6, #4
 8009974:	1996      	adds	r6, r2, r6
 8009976:	6031      	str	r1, [r6, #0]
 8009978:	2900      	cmp	r1, #0
 800997a:	d000      	beq.n	800997e <rshift+0x78>
 800997c:	3604      	adds	r6, #4
 800997e:	1ab1      	subs	r1, r6, r2
 8009980:	1089      	asrs	r1, r1, #2
 8009982:	6101      	str	r1, [r0, #16]
 8009984:	4296      	cmp	r6, r2
 8009986:	d101      	bne.n	800998c <rshift+0x86>
 8009988:	2300      	movs	r3, #0
 800998a:	6143      	str	r3, [r0, #20]
 800998c:	b005      	add	sp, #20
 800998e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009990:	6837      	ldr	r7, [r6, #0]
 8009992:	9b03      	ldr	r3, [sp, #12]
 8009994:	409f      	lsls	r7, r3
 8009996:	430f      	orrs	r7, r1
 8009998:	4661      	mov	r1, ip
 800999a:	c180      	stmia	r1!, {r7}
 800999c:	468c      	mov	ip, r1
 800999e:	9b01      	ldr	r3, [sp, #4]
 80099a0:	ce02      	ldmia	r6!, {r1}
 80099a2:	40d9      	lsrs	r1, r3
 80099a4:	e7db      	b.n	800995e <rshift+0x58>
 80099a6:	c980      	ldmia	r1!, {r7}
 80099a8:	c680      	stmia	r6!, {r7}
 80099aa:	e7c3      	b.n	8009934 <rshift+0x2e>

080099ac <__hexdig_fun>:
 80099ac:	0002      	movs	r2, r0
 80099ae:	3a30      	subs	r2, #48	@ 0x30
 80099b0:	0003      	movs	r3, r0
 80099b2:	2a09      	cmp	r2, #9
 80099b4:	d802      	bhi.n	80099bc <__hexdig_fun+0x10>
 80099b6:	3b20      	subs	r3, #32
 80099b8:	b2d8      	uxtb	r0, r3
 80099ba:	4770      	bx	lr
 80099bc:	0002      	movs	r2, r0
 80099be:	3a61      	subs	r2, #97	@ 0x61
 80099c0:	2a05      	cmp	r2, #5
 80099c2:	d801      	bhi.n	80099c8 <__hexdig_fun+0x1c>
 80099c4:	3b47      	subs	r3, #71	@ 0x47
 80099c6:	e7f7      	b.n	80099b8 <__hexdig_fun+0xc>
 80099c8:	001a      	movs	r2, r3
 80099ca:	3a41      	subs	r2, #65	@ 0x41
 80099cc:	2000      	movs	r0, #0
 80099ce:	2a05      	cmp	r2, #5
 80099d0:	d8f3      	bhi.n	80099ba <__hexdig_fun+0xe>
 80099d2:	3b27      	subs	r3, #39	@ 0x27
 80099d4:	e7f0      	b.n	80099b8 <__hexdig_fun+0xc>
	...

080099d8 <__gethex>:
 80099d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099da:	b089      	sub	sp, #36	@ 0x24
 80099dc:	9307      	str	r3, [sp, #28]
 80099de:	680b      	ldr	r3, [r1, #0]
 80099e0:	9201      	str	r2, [sp, #4]
 80099e2:	9003      	str	r0, [sp, #12]
 80099e4:	9106      	str	r1, [sp, #24]
 80099e6:	1c9a      	adds	r2, r3, #2
 80099e8:	0011      	movs	r1, r2
 80099ea:	3201      	adds	r2, #1
 80099ec:	1e50      	subs	r0, r2, #1
 80099ee:	7800      	ldrb	r0, [r0, #0]
 80099f0:	2830      	cmp	r0, #48	@ 0x30
 80099f2:	d0f9      	beq.n	80099e8 <__gethex+0x10>
 80099f4:	1acb      	subs	r3, r1, r3
 80099f6:	3b02      	subs	r3, #2
 80099f8:	9305      	str	r3, [sp, #20]
 80099fa:	9100      	str	r1, [sp, #0]
 80099fc:	f7ff ffd6 	bl	80099ac <__hexdig_fun>
 8009a00:	2300      	movs	r3, #0
 8009a02:	001d      	movs	r5, r3
 8009a04:	9302      	str	r3, [sp, #8]
 8009a06:	4298      	cmp	r0, r3
 8009a08:	d11e      	bne.n	8009a48 <__gethex+0x70>
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	49a6      	ldr	r1, [pc, #664]	@ (8009ca8 <__gethex+0x2d0>)
 8009a0e:	9800      	ldr	r0, [sp, #0]
 8009a10:	f7ff fed6 	bl	80097c0 <strncmp>
 8009a14:	0007      	movs	r7, r0
 8009a16:	42a8      	cmp	r0, r5
 8009a18:	d000      	beq.n	8009a1c <__gethex+0x44>
 8009a1a:	e06a      	b.n	8009af2 <__gethex+0x11a>
 8009a1c:	9b00      	ldr	r3, [sp, #0]
 8009a1e:	7858      	ldrb	r0, [r3, #1]
 8009a20:	1c5c      	adds	r4, r3, #1
 8009a22:	f7ff ffc3 	bl	80099ac <__hexdig_fun>
 8009a26:	2301      	movs	r3, #1
 8009a28:	9302      	str	r3, [sp, #8]
 8009a2a:	42a8      	cmp	r0, r5
 8009a2c:	d02f      	beq.n	8009a8e <__gethex+0xb6>
 8009a2e:	9400      	str	r4, [sp, #0]
 8009a30:	9b00      	ldr	r3, [sp, #0]
 8009a32:	7818      	ldrb	r0, [r3, #0]
 8009a34:	2830      	cmp	r0, #48	@ 0x30
 8009a36:	d009      	beq.n	8009a4c <__gethex+0x74>
 8009a38:	f7ff ffb8 	bl	80099ac <__hexdig_fun>
 8009a3c:	4242      	negs	r2, r0
 8009a3e:	4142      	adcs	r2, r0
 8009a40:	2301      	movs	r3, #1
 8009a42:	0025      	movs	r5, r4
 8009a44:	9202      	str	r2, [sp, #8]
 8009a46:	9305      	str	r3, [sp, #20]
 8009a48:	9c00      	ldr	r4, [sp, #0]
 8009a4a:	e004      	b.n	8009a56 <__gethex+0x7e>
 8009a4c:	9b00      	ldr	r3, [sp, #0]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	9300      	str	r3, [sp, #0]
 8009a52:	e7ed      	b.n	8009a30 <__gethex+0x58>
 8009a54:	3401      	adds	r4, #1
 8009a56:	7820      	ldrb	r0, [r4, #0]
 8009a58:	f7ff ffa8 	bl	80099ac <__hexdig_fun>
 8009a5c:	1e07      	subs	r7, r0, #0
 8009a5e:	d1f9      	bne.n	8009a54 <__gethex+0x7c>
 8009a60:	2201      	movs	r2, #1
 8009a62:	0020      	movs	r0, r4
 8009a64:	4990      	ldr	r1, [pc, #576]	@ (8009ca8 <__gethex+0x2d0>)
 8009a66:	f7ff feab 	bl	80097c0 <strncmp>
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	d10d      	bne.n	8009a8a <__gethex+0xb2>
 8009a6e:	2d00      	cmp	r5, #0
 8009a70:	d106      	bne.n	8009a80 <__gethex+0xa8>
 8009a72:	3401      	adds	r4, #1
 8009a74:	0025      	movs	r5, r4
 8009a76:	7820      	ldrb	r0, [r4, #0]
 8009a78:	f7ff ff98 	bl	80099ac <__hexdig_fun>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	d102      	bne.n	8009a86 <__gethex+0xae>
 8009a80:	1b2d      	subs	r5, r5, r4
 8009a82:	00af      	lsls	r7, r5, #2
 8009a84:	e003      	b.n	8009a8e <__gethex+0xb6>
 8009a86:	3401      	adds	r4, #1
 8009a88:	e7f5      	b.n	8009a76 <__gethex+0x9e>
 8009a8a:	2d00      	cmp	r5, #0
 8009a8c:	d1f8      	bne.n	8009a80 <__gethex+0xa8>
 8009a8e:	2220      	movs	r2, #32
 8009a90:	7823      	ldrb	r3, [r4, #0]
 8009a92:	0026      	movs	r6, r4
 8009a94:	4393      	bics	r3, r2
 8009a96:	2b50      	cmp	r3, #80	@ 0x50
 8009a98:	d11d      	bne.n	8009ad6 <__gethex+0xfe>
 8009a9a:	7863      	ldrb	r3, [r4, #1]
 8009a9c:	2b2b      	cmp	r3, #43	@ 0x2b
 8009a9e:	d02d      	beq.n	8009afc <__gethex+0x124>
 8009aa0:	2b2d      	cmp	r3, #45	@ 0x2d
 8009aa2:	d02f      	beq.n	8009b04 <__gethex+0x12c>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	1c66      	adds	r6, r4, #1
 8009aa8:	9304      	str	r3, [sp, #16]
 8009aaa:	7830      	ldrb	r0, [r6, #0]
 8009aac:	f7ff ff7e 	bl	80099ac <__hexdig_fun>
 8009ab0:	1e43      	subs	r3, r0, #1
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	0005      	movs	r5, r0
 8009ab6:	2b18      	cmp	r3, #24
 8009ab8:	d82a      	bhi.n	8009b10 <__gethex+0x138>
 8009aba:	7870      	ldrb	r0, [r6, #1]
 8009abc:	f7ff ff76 	bl	80099ac <__hexdig_fun>
 8009ac0:	1e43      	subs	r3, r0, #1
 8009ac2:	b2db      	uxtb	r3, r3
 8009ac4:	3601      	adds	r6, #1
 8009ac6:	3d10      	subs	r5, #16
 8009ac8:	2b18      	cmp	r3, #24
 8009aca:	d91d      	bls.n	8009b08 <__gethex+0x130>
 8009acc:	9b04      	ldr	r3, [sp, #16]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d000      	beq.n	8009ad4 <__gethex+0xfc>
 8009ad2:	426d      	negs	r5, r5
 8009ad4:	197f      	adds	r7, r7, r5
 8009ad6:	9b06      	ldr	r3, [sp, #24]
 8009ad8:	601e      	str	r6, [r3, #0]
 8009ada:	9b02      	ldr	r3, [sp, #8]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d019      	beq.n	8009b14 <__gethex+0x13c>
 8009ae0:	9b05      	ldr	r3, [sp, #20]
 8009ae2:	2606      	movs	r6, #6
 8009ae4:	425a      	negs	r2, r3
 8009ae6:	4153      	adcs	r3, r2
 8009ae8:	425b      	negs	r3, r3
 8009aea:	401e      	ands	r6, r3
 8009aec:	0030      	movs	r0, r6
 8009aee:	b009      	add	sp, #36	@ 0x24
 8009af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009af2:	2301      	movs	r3, #1
 8009af4:	2700      	movs	r7, #0
 8009af6:	9c00      	ldr	r4, [sp, #0]
 8009af8:	9302      	str	r3, [sp, #8]
 8009afa:	e7c8      	b.n	8009a8e <__gethex+0xb6>
 8009afc:	2300      	movs	r3, #0
 8009afe:	9304      	str	r3, [sp, #16]
 8009b00:	1ca6      	adds	r6, r4, #2
 8009b02:	e7d2      	b.n	8009aaa <__gethex+0xd2>
 8009b04:	2301      	movs	r3, #1
 8009b06:	e7fa      	b.n	8009afe <__gethex+0x126>
 8009b08:	230a      	movs	r3, #10
 8009b0a:	435d      	muls	r5, r3
 8009b0c:	182d      	adds	r5, r5, r0
 8009b0e:	e7d4      	b.n	8009aba <__gethex+0xe2>
 8009b10:	0026      	movs	r6, r4
 8009b12:	e7e0      	b.n	8009ad6 <__gethex+0xfe>
 8009b14:	9b00      	ldr	r3, [sp, #0]
 8009b16:	9902      	ldr	r1, [sp, #8]
 8009b18:	1ae3      	subs	r3, r4, r3
 8009b1a:	3b01      	subs	r3, #1
 8009b1c:	2b07      	cmp	r3, #7
 8009b1e:	dc0a      	bgt.n	8009b36 <__gethex+0x15e>
 8009b20:	9803      	ldr	r0, [sp, #12]
 8009b22:	f7fd ff11 	bl	8007948 <_Balloc>
 8009b26:	1e05      	subs	r5, r0, #0
 8009b28:	d108      	bne.n	8009b3c <__gethex+0x164>
 8009b2a:	002a      	movs	r2, r5
 8009b2c:	21e4      	movs	r1, #228	@ 0xe4
 8009b2e:	4b5f      	ldr	r3, [pc, #380]	@ (8009cac <__gethex+0x2d4>)
 8009b30:	485f      	ldr	r0, [pc, #380]	@ (8009cb0 <__gethex+0x2d8>)
 8009b32:	f7ff fe9d 	bl	8009870 <__assert_func>
 8009b36:	3101      	adds	r1, #1
 8009b38:	105b      	asrs	r3, r3, #1
 8009b3a:	e7ef      	b.n	8009b1c <__gethex+0x144>
 8009b3c:	0003      	movs	r3, r0
 8009b3e:	3314      	adds	r3, #20
 8009b40:	9302      	str	r3, [sp, #8]
 8009b42:	9305      	str	r3, [sp, #20]
 8009b44:	2300      	movs	r3, #0
 8009b46:	001e      	movs	r6, r3
 8009b48:	9304      	str	r3, [sp, #16]
 8009b4a:	9b00      	ldr	r3, [sp, #0]
 8009b4c:	42a3      	cmp	r3, r4
 8009b4e:	d338      	bcc.n	8009bc2 <__gethex+0x1ea>
 8009b50:	9c05      	ldr	r4, [sp, #20]
 8009b52:	9b02      	ldr	r3, [sp, #8]
 8009b54:	c440      	stmia	r4!, {r6}
 8009b56:	1ae4      	subs	r4, r4, r3
 8009b58:	10a4      	asrs	r4, r4, #2
 8009b5a:	0030      	movs	r0, r6
 8009b5c:	612c      	str	r4, [r5, #16]
 8009b5e:	f7fd ffeb 	bl	8007b38 <__hi0bits>
 8009b62:	9b01      	ldr	r3, [sp, #4]
 8009b64:	0164      	lsls	r4, r4, #5
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	1a26      	subs	r6, r4, r0
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	429e      	cmp	r6, r3
 8009b6e:	dd52      	ble.n	8009c16 <__gethex+0x23e>
 8009b70:	1af6      	subs	r6, r6, r3
 8009b72:	0031      	movs	r1, r6
 8009b74:	0028      	movs	r0, r5
 8009b76:	f7fe fb8e 	bl	8008296 <__any_on>
 8009b7a:	1e04      	subs	r4, r0, #0
 8009b7c:	d00f      	beq.n	8009b9e <__gethex+0x1c6>
 8009b7e:	2401      	movs	r4, #1
 8009b80:	231f      	movs	r3, #31
 8009b82:	0020      	movs	r0, r4
 8009b84:	1e72      	subs	r2, r6, #1
 8009b86:	4013      	ands	r3, r2
 8009b88:	4098      	lsls	r0, r3
 8009b8a:	0003      	movs	r3, r0
 8009b8c:	1151      	asrs	r1, r2, #5
 8009b8e:	9802      	ldr	r0, [sp, #8]
 8009b90:	0089      	lsls	r1, r1, #2
 8009b92:	5809      	ldr	r1, [r1, r0]
 8009b94:	4219      	tst	r1, r3
 8009b96:	d002      	beq.n	8009b9e <__gethex+0x1c6>
 8009b98:	42a2      	cmp	r2, r4
 8009b9a:	dc34      	bgt.n	8009c06 <__gethex+0x22e>
 8009b9c:	2402      	movs	r4, #2
 8009b9e:	0031      	movs	r1, r6
 8009ba0:	0028      	movs	r0, r5
 8009ba2:	f7ff feb0 	bl	8009906 <rshift>
 8009ba6:	19bf      	adds	r7, r7, r6
 8009ba8:	9b01      	ldr	r3, [sp, #4]
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	42bb      	cmp	r3, r7
 8009bae:	da42      	bge.n	8009c36 <__gethex+0x25e>
 8009bb0:	0029      	movs	r1, r5
 8009bb2:	9803      	ldr	r0, [sp, #12]
 8009bb4:	f7fd ff0c 	bl	80079d0 <_Bfree>
 8009bb8:	2300      	movs	r3, #0
 8009bba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bbc:	26a3      	movs	r6, #163	@ 0xa3
 8009bbe:	6013      	str	r3, [r2, #0]
 8009bc0:	e794      	b.n	8009aec <__gethex+0x114>
 8009bc2:	3c01      	subs	r4, #1
 8009bc4:	7823      	ldrb	r3, [r4, #0]
 8009bc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bc8:	d012      	beq.n	8009bf0 <__gethex+0x218>
 8009bca:	9b04      	ldr	r3, [sp, #16]
 8009bcc:	2b20      	cmp	r3, #32
 8009bce:	d104      	bne.n	8009bda <__gethex+0x202>
 8009bd0:	9b05      	ldr	r3, [sp, #20]
 8009bd2:	c340      	stmia	r3!, {r6}
 8009bd4:	2600      	movs	r6, #0
 8009bd6:	9305      	str	r3, [sp, #20]
 8009bd8:	9604      	str	r6, [sp, #16]
 8009bda:	7820      	ldrb	r0, [r4, #0]
 8009bdc:	f7ff fee6 	bl	80099ac <__hexdig_fun>
 8009be0:	230f      	movs	r3, #15
 8009be2:	4018      	ands	r0, r3
 8009be4:	9b04      	ldr	r3, [sp, #16]
 8009be6:	4098      	lsls	r0, r3
 8009be8:	3304      	adds	r3, #4
 8009bea:	4306      	orrs	r6, r0
 8009bec:	9304      	str	r3, [sp, #16]
 8009bee:	e7ac      	b.n	8009b4a <__gethex+0x172>
 8009bf0:	9b00      	ldr	r3, [sp, #0]
 8009bf2:	42a3      	cmp	r3, r4
 8009bf4:	d8e9      	bhi.n	8009bca <__gethex+0x1f2>
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	0020      	movs	r0, r4
 8009bfa:	492b      	ldr	r1, [pc, #172]	@ (8009ca8 <__gethex+0x2d0>)
 8009bfc:	f7ff fde0 	bl	80097c0 <strncmp>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d1e2      	bne.n	8009bca <__gethex+0x1f2>
 8009c04:	e7a1      	b.n	8009b4a <__gethex+0x172>
 8009c06:	0028      	movs	r0, r5
 8009c08:	1eb1      	subs	r1, r6, #2
 8009c0a:	f7fe fb44 	bl	8008296 <__any_on>
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	d0c4      	beq.n	8009b9c <__gethex+0x1c4>
 8009c12:	2403      	movs	r4, #3
 8009c14:	e7c3      	b.n	8009b9e <__gethex+0x1c6>
 8009c16:	9b00      	ldr	r3, [sp, #0]
 8009c18:	2400      	movs	r4, #0
 8009c1a:	429e      	cmp	r6, r3
 8009c1c:	dac4      	bge.n	8009ba8 <__gethex+0x1d0>
 8009c1e:	1b9e      	subs	r6, r3, r6
 8009c20:	0029      	movs	r1, r5
 8009c22:	0032      	movs	r2, r6
 8009c24:	9803      	ldr	r0, [sp, #12]
 8009c26:	f7fe f8fd 	bl	8007e24 <__lshift>
 8009c2a:	0003      	movs	r3, r0
 8009c2c:	3314      	adds	r3, #20
 8009c2e:	0005      	movs	r5, r0
 8009c30:	1bbf      	subs	r7, r7, r6
 8009c32:	9302      	str	r3, [sp, #8]
 8009c34:	e7b8      	b.n	8009ba8 <__gethex+0x1d0>
 8009c36:	9b01      	ldr	r3, [sp, #4]
 8009c38:	685e      	ldr	r6, [r3, #4]
 8009c3a:	42be      	cmp	r6, r7
 8009c3c:	dd6f      	ble.n	8009d1e <__gethex+0x346>
 8009c3e:	9b00      	ldr	r3, [sp, #0]
 8009c40:	1bf6      	subs	r6, r6, r7
 8009c42:	42b3      	cmp	r3, r6
 8009c44:	dc36      	bgt.n	8009cb4 <__gethex+0x2dc>
 8009c46:	9b01      	ldr	r3, [sp, #4]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d024      	beq.n	8009c98 <__gethex+0x2c0>
 8009c4e:	2b03      	cmp	r3, #3
 8009c50:	d026      	beq.n	8009ca0 <__gethex+0x2c8>
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d117      	bne.n	8009c86 <__gethex+0x2ae>
 8009c56:	9b00      	ldr	r3, [sp, #0]
 8009c58:	42b3      	cmp	r3, r6
 8009c5a:	d114      	bne.n	8009c86 <__gethex+0x2ae>
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d10b      	bne.n	8009c78 <__gethex+0x2a0>
 8009c60:	9b01      	ldr	r3, [sp, #4]
 8009c62:	9a07      	ldr	r2, [sp, #28]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	2662      	movs	r6, #98	@ 0x62
 8009c68:	6013      	str	r3, [r2, #0]
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	9a02      	ldr	r2, [sp, #8]
 8009c6e:	612b      	str	r3, [r5, #16]
 8009c70:	6013      	str	r3, [r2, #0]
 8009c72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c74:	601d      	str	r5, [r3, #0]
 8009c76:	e739      	b.n	8009aec <__gethex+0x114>
 8009c78:	9900      	ldr	r1, [sp, #0]
 8009c7a:	0028      	movs	r0, r5
 8009c7c:	3901      	subs	r1, #1
 8009c7e:	f7fe fb0a 	bl	8008296 <__any_on>
 8009c82:	2800      	cmp	r0, #0
 8009c84:	d1ec      	bne.n	8009c60 <__gethex+0x288>
 8009c86:	0029      	movs	r1, r5
 8009c88:	9803      	ldr	r0, [sp, #12]
 8009c8a:	f7fd fea1 	bl	80079d0 <_Bfree>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c92:	2650      	movs	r6, #80	@ 0x50
 8009c94:	6013      	str	r3, [r2, #0]
 8009c96:	e729      	b.n	8009aec <__gethex+0x114>
 8009c98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d1f3      	bne.n	8009c86 <__gethex+0x2ae>
 8009c9e:	e7df      	b.n	8009c60 <__gethex+0x288>
 8009ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1dc      	bne.n	8009c60 <__gethex+0x288>
 8009ca6:	e7ee      	b.n	8009c86 <__gethex+0x2ae>
 8009ca8:	0800a4b0 	.word	0x0800a4b0
 8009cac:	0800a345 	.word	0x0800a345
 8009cb0:	0800a65e 	.word	0x0800a65e
 8009cb4:	1e77      	subs	r7, r6, #1
 8009cb6:	2c00      	cmp	r4, #0
 8009cb8:	d12f      	bne.n	8009d1a <__gethex+0x342>
 8009cba:	2f00      	cmp	r7, #0
 8009cbc:	d004      	beq.n	8009cc8 <__gethex+0x2f0>
 8009cbe:	0039      	movs	r1, r7
 8009cc0:	0028      	movs	r0, r5
 8009cc2:	f7fe fae8 	bl	8008296 <__any_on>
 8009cc6:	0004      	movs	r4, r0
 8009cc8:	231f      	movs	r3, #31
 8009cca:	117a      	asrs	r2, r7, #5
 8009ccc:	401f      	ands	r7, r3
 8009cce:	3b1e      	subs	r3, #30
 8009cd0:	40bb      	lsls	r3, r7
 8009cd2:	9902      	ldr	r1, [sp, #8]
 8009cd4:	0092      	lsls	r2, r2, #2
 8009cd6:	5852      	ldr	r2, [r2, r1]
 8009cd8:	421a      	tst	r2, r3
 8009cda:	d001      	beq.n	8009ce0 <__gethex+0x308>
 8009cdc:	2302      	movs	r3, #2
 8009cde:	431c      	orrs	r4, r3
 8009ce0:	9b00      	ldr	r3, [sp, #0]
 8009ce2:	0031      	movs	r1, r6
 8009ce4:	1b9b      	subs	r3, r3, r6
 8009ce6:	2602      	movs	r6, #2
 8009ce8:	0028      	movs	r0, r5
 8009cea:	9300      	str	r3, [sp, #0]
 8009cec:	f7ff fe0b 	bl	8009906 <rshift>
 8009cf0:	9b01      	ldr	r3, [sp, #4]
 8009cf2:	685f      	ldr	r7, [r3, #4]
 8009cf4:	2c00      	cmp	r4, #0
 8009cf6:	d03f      	beq.n	8009d78 <__gethex+0x3a0>
 8009cf8:	9b01      	ldr	r3, [sp, #4]
 8009cfa:	68db      	ldr	r3, [r3, #12]
 8009cfc:	2b02      	cmp	r3, #2
 8009cfe:	d010      	beq.n	8009d22 <__gethex+0x34a>
 8009d00:	2b03      	cmp	r3, #3
 8009d02:	d012      	beq.n	8009d2a <__gethex+0x352>
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d106      	bne.n	8009d16 <__gethex+0x33e>
 8009d08:	07a2      	lsls	r2, r4, #30
 8009d0a:	d504      	bpl.n	8009d16 <__gethex+0x33e>
 8009d0c:	9a02      	ldr	r2, [sp, #8]
 8009d0e:	6812      	ldr	r2, [r2, #0]
 8009d10:	4314      	orrs	r4, r2
 8009d12:	421c      	tst	r4, r3
 8009d14:	d10c      	bne.n	8009d30 <__gethex+0x358>
 8009d16:	2310      	movs	r3, #16
 8009d18:	e02d      	b.n	8009d76 <__gethex+0x39e>
 8009d1a:	2401      	movs	r4, #1
 8009d1c:	e7d4      	b.n	8009cc8 <__gethex+0x2f0>
 8009d1e:	2601      	movs	r6, #1
 8009d20:	e7e8      	b.n	8009cf4 <__gethex+0x31c>
 8009d22:	2301      	movs	r3, #1
 8009d24:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d26:	1a9b      	subs	r3, r3, r2
 8009d28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d0f2      	beq.n	8009d16 <__gethex+0x33e>
 8009d30:	692b      	ldr	r3, [r5, #16]
 8009d32:	2000      	movs	r0, #0
 8009d34:	9302      	str	r3, [sp, #8]
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	9304      	str	r3, [sp, #16]
 8009d3a:	002b      	movs	r3, r5
 8009d3c:	9a04      	ldr	r2, [sp, #16]
 8009d3e:	3314      	adds	r3, #20
 8009d40:	1899      	adds	r1, r3, r2
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	1c54      	adds	r4, r2, #1
 8009d46:	d01c      	beq.n	8009d82 <__gethex+0x3aa>
 8009d48:	3201      	adds	r2, #1
 8009d4a:	601a      	str	r2, [r3, #0]
 8009d4c:	002b      	movs	r3, r5
 8009d4e:	3314      	adds	r3, #20
 8009d50:	2e02      	cmp	r6, #2
 8009d52:	d13f      	bne.n	8009dd4 <__gethex+0x3fc>
 8009d54:	9a01      	ldr	r2, [sp, #4]
 8009d56:	9900      	ldr	r1, [sp, #0]
 8009d58:	6812      	ldr	r2, [r2, #0]
 8009d5a:	3a01      	subs	r2, #1
 8009d5c:	428a      	cmp	r2, r1
 8009d5e:	d109      	bne.n	8009d74 <__gethex+0x39c>
 8009d60:	000a      	movs	r2, r1
 8009d62:	201f      	movs	r0, #31
 8009d64:	4010      	ands	r0, r2
 8009d66:	2201      	movs	r2, #1
 8009d68:	4082      	lsls	r2, r0
 8009d6a:	1149      	asrs	r1, r1, #5
 8009d6c:	0089      	lsls	r1, r1, #2
 8009d6e:	58cb      	ldr	r3, [r1, r3]
 8009d70:	4213      	tst	r3, r2
 8009d72:	d13d      	bne.n	8009df0 <__gethex+0x418>
 8009d74:	2320      	movs	r3, #32
 8009d76:	431e      	orrs	r6, r3
 8009d78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d7a:	601d      	str	r5, [r3, #0]
 8009d7c:	9b07      	ldr	r3, [sp, #28]
 8009d7e:	601f      	str	r7, [r3, #0]
 8009d80:	e6b4      	b.n	8009aec <__gethex+0x114>
 8009d82:	c301      	stmia	r3!, {r0}
 8009d84:	4299      	cmp	r1, r3
 8009d86:	d8dc      	bhi.n	8009d42 <__gethex+0x36a>
 8009d88:	68ab      	ldr	r3, [r5, #8]
 8009d8a:	9a02      	ldr	r2, [sp, #8]
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	db18      	blt.n	8009dc2 <__gethex+0x3ea>
 8009d90:	6869      	ldr	r1, [r5, #4]
 8009d92:	9803      	ldr	r0, [sp, #12]
 8009d94:	3101      	adds	r1, #1
 8009d96:	f7fd fdd7 	bl	8007948 <_Balloc>
 8009d9a:	1e04      	subs	r4, r0, #0
 8009d9c:	d104      	bne.n	8009da8 <__gethex+0x3d0>
 8009d9e:	0022      	movs	r2, r4
 8009da0:	2184      	movs	r1, #132	@ 0x84
 8009da2:	4b1d      	ldr	r3, [pc, #116]	@ (8009e18 <__gethex+0x440>)
 8009da4:	481d      	ldr	r0, [pc, #116]	@ (8009e1c <__gethex+0x444>)
 8009da6:	e6c4      	b.n	8009b32 <__gethex+0x15a>
 8009da8:	0029      	movs	r1, r5
 8009daa:	692a      	ldr	r2, [r5, #16]
 8009dac:	310c      	adds	r1, #12
 8009dae:	3202      	adds	r2, #2
 8009db0:	0092      	lsls	r2, r2, #2
 8009db2:	300c      	adds	r0, #12
 8009db4:	f7ff fd4c 	bl	8009850 <memcpy>
 8009db8:	0029      	movs	r1, r5
 8009dba:	9803      	ldr	r0, [sp, #12]
 8009dbc:	f7fd fe08 	bl	80079d0 <_Bfree>
 8009dc0:	0025      	movs	r5, r4
 8009dc2:	692b      	ldr	r3, [r5, #16]
 8009dc4:	1c5a      	adds	r2, r3, #1
 8009dc6:	612a      	str	r2, [r5, #16]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	3304      	adds	r3, #4
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	18eb      	adds	r3, r5, r3
 8009dd0:	605a      	str	r2, [r3, #4]
 8009dd2:	e7bb      	b.n	8009d4c <__gethex+0x374>
 8009dd4:	692a      	ldr	r2, [r5, #16]
 8009dd6:	9902      	ldr	r1, [sp, #8]
 8009dd8:	428a      	cmp	r2, r1
 8009dda:	dd0b      	ble.n	8009df4 <__gethex+0x41c>
 8009ddc:	2101      	movs	r1, #1
 8009dde:	0028      	movs	r0, r5
 8009de0:	f7ff fd91 	bl	8009906 <rshift>
 8009de4:	9b01      	ldr	r3, [sp, #4]
 8009de6:	3701      	adds	r7, #1
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	42bb      	cmp	r3, r7
 8009dec:	da00      	bge.n	8009df0 <__gethex+0x418>
 8009dee:	e6df      	b.n	8009bb0 <__gethex+0x1d8>
 8009df0:	2601      	movs	r6, #1
 8009df2:	e7bf      	b.n	8009d74 <__gethex+0x39c>
 8009df4:	221f      	movs	r2, #31
 8009df6:	9c00      	ldr	r4, [sp, #0]
 8009df8:	9900      	ldr	r1, [sp, #0]
 8009dfa:	4014      	ands	r4, r2
 8009dfc:	4211      	tst	r1, r2
 8009dfe:	d0f7      	beq.n	8009df0 <__gethex+0x418>
 8009e00:	9a04      	ldr	r2, [sp, #16]
 8009e02:	189b      	adds	r3, r3, r2
 8009e04:	3b04      	subs	r3, #4
 8009e06:	6818      	ldr	r0, [r3, #0]
 8009e08:	f7fd fe96 	bl	8007b38 <__hi0bits>
 8009e0c:	2320      	movs	r3, #32
 8009e0e:	1b1b      	subs	r3, r3, r4
 8009e10:	4298      	cmp	r0, r3
 8009e12:	dbe3      	blt.n	8009ddc <__gethex+0x404>
 8009e14:	e7ec      	b.n	8009df0 <__gethex+0x418>
 8009e16:	46c0      	nop			@ (mov r8, r8)
 8009e18:	0800a345 	.word	0x0800a345
 8009e1c:	0800a65e 	.word	0x0800a65e

08009e20 <L_shift>:
 8009e20:	2308      	movs	r3, #8
 8009e22:	b570      	push	{r4, r5, r6, lr}
 8009e24:	2520      	movs	r5, #32
 8009e26:	1a9a      	subs	r2, r3, r2
 8009e28:	0092      	lsls	r2, r2, #2
 8009e2a:	1aad      	subs	r5, r5, r2
 8009e2c:	6843      	ldr	r3, [r0, #4]
 8009e2e:	6804      	ldr	r4, [r0, #0]
 8009e30:	001e      	movs	r6, r3
 8009e32:	40ae      	lsls	r6, r5
 8009e34:	40d3      	lsrs	r3, r2
 8009e36:	4334      	orrs	r4, r6
 8009e38:	6004      	str	r4, [r0, #0]
 8009e3a:	6043      	str	r3, [r0, #4]
 8009e3c:	3004      	adds	r0, #4
 8009e3e:	4288      	cmp	r0, r1
 8009e40:	d3f4      	bcc.n	8009e2c <L_shift+0xc>
 8009e42:	bd70      	pop	{r4, r5, r6, pc}

08009e44 <__match>:
 8009e44:	b530      	push	{r4, r5, lr}
 8009e46:	6803      	ldr	r3, [r0, #0]
 8009e48:	780c      	ldrb	r4, [r1, #0]
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	2c00      	cmp	r4, #0
 8009e4e:	d102      	bne.n	8009e56 <__match+0x12>
 8009e50:	6003      	str	r3, [r0, #0]
 8009e52:	2001      	movs	r0, #1
 8009e54:	bd30      	pop	{r4, r5, pc}
 8009e56:	781a      	ldrb	r2, [r3, #0]
 8009e58:	0015      	movs	r5, r2
 8009e5a:	3d41      	subs	r5, #65	@ 0x41
 8009e5c:	2d19      	cmp	r5, #25
 8009e5e:	d800      	bhi.n	8009e62 <__match+0x1e>
 8009e60:	3220      	adds	r2, #32
 8009e62:	3101      	adds	r1, #1
 8009e64:	42a2      	cmp	r2, r4
 8009e66:	d0ef      	beq.n	8009e48 <__match+0x4>
 8009e68:	2000      	movs	r0, #0
 8009e6a:	e7f3      	b.n	8009e54 <__match+0x10>

08009e6c <__hexnan>:
 8009e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e6e:	680b      	ldr	r3, [r1, #0]
 8009e70:	b08b      	sub	sp, #44	@ 0x2c
 8009e72:	9201      	str	r2, [sp, #4]
 8009e74:	9901      	ldr	r1, [sp, #4]
 8009e76:	115a      	asrs	r2, r3, #5
 8009e78:	0092      	lsls	r2, r2, #2
 8009e7a:	188a      	adds	r2, r1, r2
 8009e7c:	9202      	str	r2, [sp, #8]
 8009e7e:	0019      	movs	r1, r3
 8009e80:	221f      	movs	r2, #31
 8009e82:	4011      	ands	r1, r2
 8009e84:	9008      	str	r0, [sp, #32]
 8009e86:	9106      	str	r1, [sp, #24]
 8009e88:	4213      	tst	r3, r2
 8009e8a:	d002      	beq.n	8009e92 <__hexnan+0x26>
 8009e8c:	9b02      	ldr	r3, [sp, #8]
 8009e8e:	3304      	adds	r3, #4
 8009e90:	9302      	str	r3, [sp, #8]
 8009e92:	9b02      	ldr	r3, [sp, #8]
 8009e94:	2500      	movs	r5, #0
 8009e96:	1f1f      	subs	r7, r3, #4
 8009e98:	003e      	movs	r6, r7
 8009e9a:	003c      	movs	r4, r7
 8009e9c:	9b08      	ldr	r3, [sp, #32]
 8009e9e:	603d      	str	r5, [r7, #0]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	9507      	str	r5, [sp, #28]
 8009ea4:	9305      	str	r3, [sp, #20]
 8009ea6:	9503      	str	r5, [sp, #12]
 8009ea8:	9b05      	ldr	r3, [sp, #20]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eae:	9b05      	ldr	r3, [sp, #20]
 8009eb0:	785b      	ldrb	r3, [r3, #1]
 8009eb2:	9304      	str	r3, [sp, #16]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d028      	beq.n	8009f0a <__hexnan+0x9e>
 8009eb8:	9804      	ldr	r0, [sp, #16]
 8009eba:	f7ff fd77 	bl	80099ac <__hexdig_fun>
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	d155      	bne.n	8009f6e <__hexnan+0x102>
 8009ec2:	9b04      	ldr	r3, [sp, #16]
 8009ec4:	2b20      	cmp	r3, #32
 8009ec6:	d819      	bhi.n	8009efc <__hexnan+0x90>
 8009ec8:	9b03      	ldr	r3, [sp, #12]
 8009eca:	9a07      	ldr	r2, [sp, #28]
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	dd12      	ble.n	8009ef6 <__hexnan+0x8a>
 8009ed0:	42b4      	cmp	r4, r6
 8009ed2:	d206      	bcs.n	8009ee2 <__hexnan+0x76>
 8009ed4:	2d07      	cmp	r5, #7
 8009ed6:	dc04      	bgt.n	8009ee2 <__hexnan+0x76>
 8009ed8:	002a      	movs	r2, r5
 8009eda:	0031      	movs	r1, r6
 8009edc:	0020      	movs	r0, r4
 8009ede:	f7ff ff9f 	bl	8009e20 <L_shift>
 8009ee2:	9b01      	ldr	r3, [sp, #4]
 8009ee4:	2508      	movs	r5, #8
 8009ee6:	429c      	cmp	r4, r3
 8009ee8:	d905      	bls.n	8009ef6 <__hexnan+0x8a>
 8009eea:	1f26      	subs	r6, r4, #4
 8009eec:	2500      	movs	r5, #0
 8009eee:	0034      	movs	r4, r6
 8009ef0:	9b03      	ldr	r3, [sp, #12]
 8009ef2:	6035      	str	r5, [r6, #0]
 8009ef4:	9307      	str	r3, [sp, #28]
 8009ef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ef8:	9305      	str	r3, [sp, #20]
 8009efa:	e7d5      	b.n	8009ea8 <__hexnan+0x3c>
 8009efc:	9b04      	ldr	r3, [sp, #16]
 8009efe:	2b29      	cmp	r3, #41	@ 0x29
 8009f00:	d15a      	bne.n	8009fb8 <__hexnan+0x14c>
 8009f02:	9b05      	ldr	r3, [sp, #20]
 8009f04:	9a08      	ldr	r2, [sp, #32]
 8009f06:	3302      	adds	r3, #2
 8009f08:	6013      	str	r3, [r2, #0]
 8009f0a:	9b03      	ldr	r3, [sp, #12]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d053      	beq.n	8009fb8 <__hexnan+0x14c>
 8009f10:	42b4      	cmp	r4, r6
 8009f12:	d206      	bcs.n	8009f22 <__hexnan+0xb6>
 8009f14:	2d07      	cmp	r5, #7
 8009f16:	dc04      	bgt.n	8009f22 <__hexnan+0xb6>
 8009f18:	002a      	movs	r2, r5
 8009f1a:	0031      	movs	r1, r6
 8009f1c:	0020      	movs	r0, r4
 8009f1e:	f7ff ff7f 	bl	8009e20 <L_shift>
 8009f22:	9b01      	ldr	r3, [sp, #4]
 8009f24:	429c      	cmp	r4, r3
 8009f26:	d936      	bls.n	8009f96 <__hexnan+0x12a>
 8009f28:	001a      	movs	r2, r3
 8009f2a:	0023      	movs	r3, r4
 8009f2c:	cb02      	ldmia	r3!, {r1}
 8009f2e:	c202      	stmia	r2!, {r1}
 8009f30:	429f      	cmp	r7, r3
 8009f32:	d2fb      	bcs.n	8009f2c <__hexnan+0xc0>
 8009f34:	9b02      	ldr	r3, [sp, #8]
 8009f36:	1c61      	adds	r1, r4, #1
 8009f38:	1eda      	subs	r2, r3, #3
 8009f3a:	2304      	movs	r3, #4
 8009f3c:	4291      	cmp	r1, r2
 8009f3e:	d805      	bhi.n	8009f4c <__hexnan+0xe0>
 8009f40:	9b02      	ldr	r3, [sp, #8]
 8009f42:	3b04      	subs	r3, #4
 8009f44:	1b1b      	subs	r3, r3, r4
 8009f46:	089b      	lsrs	r3, r3, #2
 8009f48:	3301      	adds	r3, #1
 8009f4a:	009b      	lsls	r3, r3, #2
 8009f4c:	9a01      	ldr	r2, [sp, #4]
 8009f4e:	18d3      	adds	r3, r2, r3
 8009f50:	2200      	movs	r2, #0
 8009f52:	c304      	stmia	r3!, {r2}
 8009f54:	429f      	cmp	r7, r3
 8009f56:	d2fc      	bcs.n	8009f52 <__hexnan+0xe6>
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d104      	bne.n	8009f68 <__hexnan+0xfc>
 8009f5e:	9b01      	ldr	r3, [sp, #4]
 8009f60:	429f      	cmp	r7, r3
 8009f62:	d127      	bne.n	8009fb4 <__hexnan+0x148>
 8009f64:	2301      	movs	r3, #1
 8009f66:	603b      	str	r3, [r7, #0]
 8009f68:	2005      	movs	r0, #5
 8009f6a:	b00b      	add	sp, #44	@ 0x2c
 8009f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f6e:	9b03      	ldr	r3, [sp, #12]
 8009f70:	3501      	adds	r5, #1
 8009f72:	3301      	adds	r3, #1
 8009f74:	9303      	str	r3, [sp, #12]
 8009f76:	2d08      	cmp	r5, #8
 8009f78:	dd06      	ble.n	8009f88 <__hexnan+0x11c>
 8009f7a:	9b01      	ldr	r3, [sp, #4]
 8009f7c:	429c      	cmp	r4, r3
 8009f7e:	d9ba      	bls.n	8009ef6 <__hexnan+0x8a>
 8009f80:	2300      	movs	r3, #0
 8009f82:	2501      	movs	r5, #1
 8009f84:	3c04      	subs	r4, #4
 8009f86:	6023      	str	r3, [r4, #0]
 8009f88:	220f      	movs	r2, #15
 8009f8a:	6823      	ldr	r3, [r4, #0]
 8009f8c:	4010      	ands	r0, r2
 8009f8e:	011b      	lsls	r3, r3, #4
 8009f90:	4303      	orrs	r3, r0
 8009f92:	6023      	str	r3, [r4, #0]
 8009f94:	e7af      	b.n	8009ef6 <__hexnan+0x8a>
 8009f96:	9b06      	ldr	r3, [sp, #24]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d0dd      	beq.n	8009f58 <__hexnan+0xec>
 8009f9c:	2320      	movs	r3, #32
 8009f9e:	9a06      	ldr	r2, [sp, #24]
 8009fa0:	9902      	ldr	r1, [sp, #8]
 8009fa2:	1a9b      	subs	r3, r3, r2
 8009fa4:	2201      	movs	r2, #1
 8009fa6:	4252      	negs	r2, r2
 8009fa8:	40da      	lsrs	r2, r3
 8009faa:	3904      	subs	r1, #4
 8009fac:	680b      	ldr	r3, [r1, #0]
 8009fae:	4013      	ands	r3, r2
 8009fb0:	600b      	str	r3, [r1, #0]
 8009fb2:	e7d1      	b.n	8009f58 <__hexnan+0xec>
 8009fb4:	3f04      	subs	r7, #4
 8009fb6:	e7cf      	b.n	8009f58 <__hexnan+0xec>
 8009fb8:	2004      	movs	r0, #4
 8009fba:	e7d6      	b.n	8009f6a <__hexnan+0xfe>

08009fbc <__ascii_mbtowc>:
 8009fbc:	b082      	sub	sp, #8
 8009fbe:	2900      	cmp	r1, #0
 8009fc0:	d100      	bne.n	8009fc4 <__ascii_mbtowc+0x8>
 8009fc2:	a901      	add	r1, sp, #4
 8009fc4:	1e10      	subs	r0, r2, #0
 8009fc6:	d006      	beq.n	8009fd6 <__ascii_mbtowc+0x1a>
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d006      	beq.n	8009fda <__ascii_mbtowc+0x1e>
 8009fcc:	7813      	ldrb	r3, [r2, #0]
 8009fce:	600b      	str	r3, [r1, #0]
 8009fd0:	7810      	ldrb	r0, [r2, #0]
 8009fd2:	1e43      	subs	r3, r0, #1
 8009fd4:	4198      	sbcs	r0, r3
 8009fd6:	b002      	add	sp, #8
 8009fd8:	4770      	bx	lr
 8009fda:	2002      	movs	r0, #2
 8009fdc:	4240      	negs	r0, r0
 8009fde:	e7fa      	b.n	8009fd6 <__ascii_mbtowc+0x1a>

08009fe0 <_realloc_r>:
 8009fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fe2:	0006      	movs	r6, r0
 8009fe4:	000c      	movs	r4, r1
 8009fe6:	0015      	movs	r5, r2
 8009fe8:	2900      	cmp	r1, #0
 8009fea:	d105      	bne.n	8009ff8 <_realloc_r+0x18>
 8009fec:	0011      	movs	r1, r2
 8009fee:	f7fd fc1b 	bl	8007828 <_malloc_r>
 8009ff2:	0004      	movs	r4, r0
 8009ff4:	0020      	movs	r0, r4
 8009ff6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009ff8:	2a00      	cmp	r2, #0
 8009ffa:	d103      	bne.n	800a004 <_realloc_r+0x24>
 8009ffc:	f7fd fb9e 	bl	800773c <_free_r>
 800a000:	2400      	movs	r4, #0
 800a002:	e7f7      	b.n	8009ff4 <_realloc_r+0x14>
 800a004:	f000 f83f 	bl	800a086 <_malloc_usable_size_r>
 800a008:	0007      	movs	r7, r0
 800a00a:	4285      	cmp	r5, r0
 800a00c:	d802      	bhi.n	800a014 <_realloc_r+0x34>
 800a00e:	0843      	lsrs	r3, r0, #1
 800a010:	42ab      	cmp	r3, r5
 800a012:	d3ef      	bcc.n	8009ff4 <_realloc_r+0x14>
 800a014:	0029      	movs	r1, r5
 800a016:	0030      	movs	r0, r6
 800a018:	f7fd fc06 	bl	8007828 <_malloc_r>
 800a01c:	9001      	str	r0, [sp, #4]
 800a01e:	2800      	cmp	r0, #0
 800a020:	d0ee      	beq.n	800a000 <_realloc_r+0x20>
 800a022:	002a      	movs	r2, r5
 800a024:	42bd      	cmp	r5, r7
 800a026:	d900      	bls.n	800a02a <_realloc_r+0x4a>
 800a028:	003a      	movs	r2, r7
 800a02a:	0021      	movs	r1, r4
 800a02c:	9801      	ldr	r0, [sp, #4]
 800a02e:	f7ff fc0f 	bl	8009850 <memcpy>
 800a032:	0021      	movs	r1, r4
 800a034:	0030      	movs	r0, r6
 800a036:	f7fd fb81 	bl	800773c <_free_r>
 800a03a:	9c01      	ldr	r4, [sp, #4]
 800a03c:	e7da      	b.n	8009ff4 <_realloc_r+0x14>

0800a03e <__ascii_wctomb>:
 800a03e:	0003      	movs	r3, r0
 800a040:	1e08      	subs	r0, r1, #0
 800a042:	d005      	beq.n	800a050 <__ascii_wctomb+0x12>
 800a044:	2aff      	cmp	r2, #255	@ 0xff
 800a046:	d904      	bls.n	800a052 <__ascii_wctomb+0x14>
 800a048:	228a      	movs	r2, #138	@ 0x8a
 800a04a:	2001      	movs	r0, #1
 800a04c:	601a      	str	r2, [r3, #0]
 800a04e:	4240      	negs	r0, r0
 800a050:	4770      	bx	lr
 800a052:	2001      	movs	r0, #1
 800a054:	700a      	strb	r2, [r1, #0]
 800a056:	e7fb      	b.n	800a050 <__ascii_wctomb+0x12>

0800a058 <fiprintf>:
 800a058:	b40e      	push	{r1, r2, r3}
 800a05a:	b517      	push	{r0, r1, r2, r4, lr}
 800a05c:	4c05      	ldr	r4, [pc, #20]	@ (800a074 <fiprintf+0x1c>)
 800a05e:	ab05      	add	r3, sp, #20
 800a060:	cb04      	ldmia	r3!, {r2}
 800a062:	0001      	movs	r1, r0
 800a064:	6820      	ldr	r0, [r4, #0]
 800a066:	9301      	str	r3, [sp, #4]
 800a068:	f7ff f95e 	bl	8009328 <_vfiprintf_r>
 800a06c:	bc1e      	pop	{r1, r2, r3, r4}
 800a06e:	bc08      	pop	{r3}
 800a070:	b003      	add	sp, #12
 800a072:	4718      	bx	r3
 800a074:	20000018 	.word	0x20000018

0800a078 <abort>:
 800a078:	2006      	movs	r0, #6
 800a07a:	b510      	push	{r4, lr}
 800a07c:	f000 f834 	bl	800a0e8 <raise>
 800a080:	2001      	movs	r0, #1
 800a082:	f7f9 f820 	bl	80030c6 <_exit>

0800a086 <_malloc_usable_size_r>:
 800a086:	1f0b      	subs	r3, r1, #4
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	1f18      	subs	r0, r3, #4
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	da01      	bge.n	800a094 <_malloc_usable_size_r+0xe>
 800a090:	580b      	ldr	r3, [r1, r0]
 800a092:	18c0      	adds	r0, r0, r3
 800a094:	4770      	bx	lr

0800a096 <_raise_r>:
 800a096:	b570      	push	{r4, r5, r6, lr}
 800a098:	0004      	movs	r4, r0
 800a09a:	000d      	movs	r5, r1
 800a09c:	291f      	cmp	r1, #31
 800a09e:	d904      	bls.n	800a0aa <_raise_r+0x14>
 800a0a0:	2316      	movs	r3, #22
 800a0a2:	6003      	str	r3, [r0, #0]
 800a0a4:	2001      	movs	r0, #1
 800a0a6:	4240      	negs	r0, r0
 800a0a8:	bd70      	pop	{r4, r5, r6, pc}
 800a0aa:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d004      	beq.n	800a0ba <_raise_r+0x24>
 800a0b0:	008a      	lsls	r2, r1, #2
 800a0b2:	189b      	adds	r3, r3, r2
 800a0b4:	681a      	ldr	r2, [r3, #0]
 800a0b6:	2a00      	cmp	r2, #0
 800a0b8:	d108      	bne.n	800a0cc <_raise_r+0x36>
 800a0ba:	0020      	movs	r0, r4
 800a0bc:	f000 f830 	bl	800a120 <_getpid_r>
 800a0c0:	002a      	movs	r2, r5
 800a0c2:	0001      	movs	r1, r0
 800a0c4:	0020      	movs	r0, r4
 800a0c6:	f000 f819 	bl	800a0fc <_kill_r>
 800a0ca:	e7ed      	b.n	800a0a8 <_raise_r+0x12>
 800a0cc:	2a01      	cmp	r2, #1
 800a0ce:	d009      	beq.n	800a0e4 <_raise_r+0x4e>
 800a0d0:	1c51      	adds	r1, r2, #1
 800a0d2:	d103      	bne.n	800a0dc <_raise_r+0x46>
 800a0d4:	2316      	movs	r3, #22
 800a0d6:	6003      	str	r3, [r0, #0]
 800a0d8:	2001      	movs	r0, #1
 800a0da:	e7e5      	b.n	800a0a8 <_raise_r+0x12>
 800a0dc:	2100      	movs	r1, #0
 800a0de:	0028      	movs	r0, r5
 800a0e0:	6019      	str	r1, [r3, #0]
 800a0e2:	4790      	blx	r2
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	e7df      	b.n	800a0a8 <_raise_r+0x12>

0800a0e8 <raise>:
 800a0e8:	b510      	push	{r4, lr}
 800a0ea:	4b03      	ldr	r3, [pc, #12]	@ (800a0f8 <raise+0x10>)
 800a0ec:	0001      	movs	r1, r0
 800a0ee:	6818      	ldr	r0, [r3, #0]
 800a0f0:	f7ff ffd1 	bl	800a096 <_raise_r>
 800a0f4:	bd10      	pop	{r4, pc}
 800a0f6:	46c0      	nop			@ (mov r8, r8)
 800a0f8:	20000018 	.word	0x20000018

0800a0fc <_kill_r>:
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	b570      	push	{r4, r5, r6, lr}
 800a100:	4d06      	ldr	r5, [pc, #24]	@ (800a11c <_kill_r+0x20>)
 800a102:	0004      	movs	r4, r0
 800a104:	0008      	movs	r0, r1
 800a106:	0011      	movs	r1, r2
 800a108:	602b      	str	r3, [r5, #0]
 800a10a:	f7f8 ffcc 	bl	80030a6 <_kill>
 800a10e:	1c43      	adds	r3, r0, #1
 800a110:	d103      	bne.n	800a11a <_kill_r+0x1e>
 800a112:	682b      	ldr	r3, [r5, #0]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d000      	beq.n	800a11a <_kill_r+0x1e>
 800a118:	6023      	str	r3, [r4, #0]
 800a11a:	bd70      	pop	{r4, r5, r6, pc}
 800a11c:	200003fc 	.word	0x200003fc

0800a120 <_getpid_r>:
 800a120:	b510      	push	{r4, lr}
 800a122:	f7f8 ffba 	bl	800309a <_getpid>
 800a126:	bd10      	pop	{r4, pc}

0800a128 <_init>:
 800a128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a12a:	46c0      	nop			@ (mov r8, r8)
 800a12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a12e:	bc08      	pop	{r3}
 800a130:	469e      	mov	lr, r3
 800a132:	4770      	bx	lr

0800a134 <_fini>:
 800a134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a136:	46c0      	nop			@ (mov r8, r8)
 800a138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a13a:	bc08      	pop	{r3}
 800a13c:	469e      	mov	lr, r3
 800a13e:	4770      	bx	lr
