Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 22 23:46:38 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.235        0.000                      0                   21        0.152        0.000                      0                   21        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         197.235        0.000                      0                   17        0.152        0.000                      0                   17       13.360        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  new_clk            new_clk                197.716        0.000                      0                    4        0.499        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.235ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.671%)  route 1.595ns (73.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.724     6.343    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.812     7.611    Debouncer_inst/p_1_in
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     7.735 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.783     8.517    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.605   205.992    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                197.235    

Slack (MET) :             197.235ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.671%)  route 1.595ns (73.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.724     6.343    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.812     7.611    Debouncer_inst/p_1_in
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     7.735 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.783     8.517    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.605   205.992    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[1]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                197.235    

Slack (MET) :             197.235ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.671%)  route 1.595ns (73.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.724     6.343    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.812     7.611    Debouncer_inst/p_1_in
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     7.735 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.783     8.517    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.605   205.992    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[2]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                197.235    

Slack (MET) :             197.235ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.671%)  route 1.595ns (73.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.724     6.343    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.812     7.611    Debouncer_inst/p_1_in
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     7.735 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.783     8.517    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.605   205.992    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                197.235    

Slack (MET) :             197.235ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.671%)  route 1.595ns (73.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.724     6.343    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.812     7.611    Debouncer_inst/p_1_in
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     7.735 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.783     8.517    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.605   205.992    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                197.235    

Slack (MET) :             197.542ns  (required time - arrival time)
  Source:                 Debouncer_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.045ns (44.898%)  route 1.283ns (55.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.725     6.344    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     6.763 f  Debouncer_inst/counter_reg[1]/Q
                         net (fo=5, routed)           0.481     7.243    Debouncer_inst/counter_reg__0[1]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.294     7.537 r  Debouncer_inst/button_debounced/O
                         net (fo=1, routed)           0.802     8.339    Debouncer_inst/button_debounced_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I2_O)        0.332     8.671 r  Debouncer_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     8.671    Debouncer_inst/button_debounced_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.605   205.992    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
                         clock pessimism              0.330   206.322    
                         clock uncertainty           -0.138   206.184    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.029   206.213    Debouncer_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                        206.213    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                197.542    

Slack (MET) :             198.085ns  (required time - arrival time)
  Source:                 ConstCounter_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.606ns (33.213%)  route 1.219ns (66.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 205.976 - 200.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.710     6.328    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     6.784 r  ConstCounter_inst/counter_reg[3]/Q
                         net (fo=9, routed)           1.219     8.003    ConstCounter_inst/Q[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.150     8.153 r  ConstCounter_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.153    ConstCounter_inst/p_0_in[3]
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.590   205.976    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.352   206.328    
                         clock uncertainty           -0.138   206.190    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.047   206.237    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        206.237    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                198.085    

Slack (MET) :             198.093ns  (required time - arrival time)
  Source:                 ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.580ns (32.226%)  route 1.220ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 205.976 - 200.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.710     6.328    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     6.784 r  ConstCounter_inst/counter_reg[0]/Q
                         net (fo=12, routed)          1.220     8.004    ConstCounter_inst/Q[0]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  ConstCounter_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.128    ConstCounter_inst/p_0_in[1]
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.590   205.976    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.352   206.328    
                         clock uncertainty           -0.138   206.190    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.031   206.221    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        206.221    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                198.093    

Slack (MET) :             198.108ns  (required time - arrival time)
  Source:                 ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.609ns (33.300%)  route 1.220ns (66.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 205.976 - 200.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.710     6.328    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     6.784 r  ConstCounter_inst/counter_reg[0]/Q
                         net (fo=12, routed)          1.220     8.004    ConstCounter_inst/Q[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.153     8.157 r  ConstCounter_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.157    ConstCounter_inst/counter[2]_i_1__0_n_0
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.590   205.976    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.352   206.328    
                         clock uncertainty           -0.138   206.190    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.075   206.265    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        206.265    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                198.108    

Slack (MET) :             198.163ns  (required time - arrival time)
  Source:                 Debouncer_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.745ns (41.991%)  route 1.029ns (58.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.725     6.344    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     6.763 r  Debouncer_inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.029     7.792    Debouncer_inst/counter_reg__0[4]
    SLICE_X1Y93          LUT5 (Prop_lut5_I4_O)        0.326     8.118 r  Debouncer_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     8.118    Debouncer_inst/p_0_in[4]
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.605   205.992    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism              0.352   206.344    
                         clock uncertainty           -0.138   206.206    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075   206.281    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        206.281    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                198.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  Debouncer_inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.070     2.079    Debouncer_inst/counter_reg__0[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.045     2.124 r  Debouncer_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     2.124    Debouncer_inst/button_debounced_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.877     2.420    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
                         clock pessimism             -0.538     1.881    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.091     1.972    Debouncer_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/FF_wire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.433%)  route 0.133ns (48.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.603     1.867    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.133     2.141    Debouncer_inst/p_1_in
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/FF_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.877     2.420    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/FF_wire_reg[2]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.075     1.959    Debouncer_inst/FF_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.192ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.158     2.168    Debouncer_inst/counter_reg__0[0]
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.051     2.219 r  Debouncer_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.219    Debouncer_inst/p_0_in[4]
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.877     2.420    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.107     1.975    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Debouncer_inst/FF_wire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/FF_wire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.603     1.867    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  Debouncer_inst/FF_wire_reg[0]/Q
                         net (fo=1, routed)           0.174     2.182    Debouncer_inst/p_0_in__0[1]
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.876     2.419    Debouncer_inst/CLK
    SLICE_X0Y91          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.066     1.933    Debouncer_inst/FF_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.158     2.168    Debouncer_inst/counter_reg__0[0]
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.045     2.213 r  Debouncer_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.213    Debouncer_inst/p_0_in[3]
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.877     2.420    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.960    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.189    Debouncer_inst/counter_reg__0[0]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.042     2.231 r  Debouncer_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.231    Debouncer_inst/p_0_in[1]
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.877     2.420    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[1]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.107     1.975    Debouncer_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ConstCounter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.229ns (61.397%)  route 0.144ns (38.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.599     1.863    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.128     1.991 r  ConstCounter_inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.144     2.135    ConstCounter_inst/Q[2]
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.101     2.236 r  ConstCounter_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.236    ConstCounter_inst/p_0_in[3]
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.872     2.415    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.551     1.863    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105     1.968    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 f  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.189    Debouncer_inst/counter_reg__0[0]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  Debouncer_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.234    Debouncer_inst/p_0_in[0]
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.877     2.420    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091     1.959    Debouncer_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.191    Debouncer_inst/counter_reg__0[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.045     2.236 r  Debouncer_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.236    Debouncer_inst/counter[2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.877     2.420    Debouncer_inst/CLK
    SLICE_X1Y93          FDRE                                         r  Debouncer_inst/counter_reg[2]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.960    Debouncer_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.599     1.863    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     2.004 f  ConstCounter_inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.185     2.190    ConstCounter_inst/Q[0]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     2.235 r  ConstCounter_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.235    ConstCounter_inst/counter[0]_i_1__0_n_0
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.872     2.415    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.551     1.863    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.092     1.955    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     ConstCounter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     ConstCounter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     ConstCounter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     ConstCounter_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      Debouncer_inst/FF_wire_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      Debouncer_inst/FF_wire_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      Debouncer_inst/FF_wire_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      Debouncer_inst/button_debounced_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      Debouncer_inst/FF_wire_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      Debouncer_inst/FF_wire_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      Debouncer_inst/FF_wire_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      Debouncer_inst/button_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      Debouncer_inst/FF_wire_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      Debouncer_inst/button_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      Debouncer_inst/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     ConstCounter_inst/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.716ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.404%)  route 1.149ns (71.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 205.976 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.725     6.344    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     6.800 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           1.149     7.949    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.590   205.976    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.232   206.208    
                         clock uncertainty           -0.138   206.070    
    SLICE_X0Y101         FDCE (Recov_fdce_C_CLR)     -0.405   205.665    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.665    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                197.716    

Slack (MET) :             197.716ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.404%)  route 1.149ns (71.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 205.976 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.725     6.344    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     6.800 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           1.149     7.949    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.590   205.976    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.232   206.208    
                         clock uncertainty           -0.138   206.070    
    SLICE_X0Y101         FDCE (Recov_fdce_C_CLR)     -0.405   205.665    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.665    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                197.716    

Slack (MET) :             197.716ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.404%)  route 1.149ns (71.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 205.976 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.725     6.344    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     6.800 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           1.149     7.949    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.590   205.976    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.232   206.208    
                         clock uncertainty           -0.138   206.070    
    SLICE_X0Y101         FDCE (Recov_fdce_C_CLR)     -0.405   205.665    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.665    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                197.716    

Slack (MET) :             197.716ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.404%)  route 1.149ns (71.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 205.976 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.725     6.344    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     6.800 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           1.149     7.949    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          1.590   205.976    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.232   206.208    
                         clock uncertainty           -0.138   206.070    
    SLICE_X0Y101         FDCE (Recov_fdce_C_CLR)     -0.405   205.665    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.665    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                197.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.907%)  route 0.533ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           0.533     2.543    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.872     2.415    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X0Y101         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.907%)  route 0.533ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           0.533     2.543    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.872     2.415    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X0Y101         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.907%)  route 0.533ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           0.533     2.543    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.872     2.415    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X0Y101         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.907%)  route 0.533ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.604     1.868    Debouncer_inst/CLK
    SLICE_X0Y93          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=5, routed)           0.533     2.543    ConstCounter_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=13, routed)          0.872     2.415    ConstCounter_inst/CLK
    SLICE_X0Y101         FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X0Y101         FDCE (Remov_fdce_C_CLR)     -0.092     2.044    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.499    





