# EYRC'22 Swatchhta Bot

. ## Task - 1
_Objective_: To understand Verilog HDL basics and design methodologies. 

. ## Task - 2
_Objective_: To study ADC, UART communication protocol, and path planning algorithm. 
