#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f311602620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f3116e2960_0 .net "PC", 31 0, v000001f3116d8a70_0;  1 drivers
v000001f3116e14c0_0 .var "clk", 0 0;
v000001f3116e2500_0 .net "clkout", 0 0, L_000001f3116e3490;  1 drivers
v000001f3116e28c0_0 .net "cycles_consumed", 31 0, v000001f3116e1880_0;  1 drivers
v000001f3116e1560_0 .var "rst", 0 0;
S_000001f3115a4520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f311602620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f31161f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f31161f718 .param/l "add" 0 4 5, C4<100000>;
P_000001f31161f750 .param/l "addi" 0 4 8, C4<001000>;
P_000001f31161f788 .param/l "addu" 0 4 5, C4<100001>;
P_000001f31161f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f31161f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f31161f830 .param/l "beq" 0 4 10, C4<000100>;
P_000001f31161f868 .param/l "bne" 0 4 10, C4<000101>;
P_000001f31161f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f31161f8d8 .param/l "j" 0 4 12, C4<000010>;
P_000001f31161f910 .param/l "jal" 0 4 12, C4<000011>;
P_000001f31161f948 .param/l "jr" 0 4 6, C4<001000>;
P_000001f31161f980 .param/l "lw" 0 4 8, C4<100011>;
P_000001f31161f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f31161f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f31161fa28 .param/l "ori" 0 4 8, C4<001101>;
P_000001f31161fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f31161fa98 .param/l "sll" 0 4 6, C4<000000>;
P_000001f31161fad0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f31161fb08 .param/l "slti" 0 4 8, C4<101010>;
P_000001f31161fb40 .param/l "srl" 0 4 6, C4<000010>;
P_000001f31161fb78 .param/l "sub" 0 4 5, C4<100010>;
P_000001f31161fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f31161fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f31161fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f31161fc58 .param/l "xori" 0 4 8, C4<001110>;
L_000001f3116e3960 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e31f0 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e3ab0 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e30a0 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e2ee0 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e2e70 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e3420 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e3340 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e3490 .functor OR 1, v000001f3116e14c0_0, v000001f311609e30_0, C4<0>, C4<0>;
L_000001f3116e3810 .functor OR 1, L_000001f31172d490, L_000001f31172be10, C4<0>, C4<0>;
L_000001f3116e33b0 .functor AND 1, L_000001f31172bff0, L_000001f31172c950, C4<1>, C4<1>;
L_000001f3116e3570 .functor NOT 1, v000001f3116e1560_0, C4<0>, C4<0>, C4<0>;
L_000001f3116e35e0 .functor OR 1, L_000001f31172c270, L_000001f31172d030, C4<0>, C4<0>;
L_000001f3116e3730 .functor OR 1, L_000001f3116e35e0, L_000001f31172d0d0, C4<0>, C4<0>;
L_000001f3116e2d20 .functor OR 1, L_000001f31172d990, L_000001f31173ec90, C4<0>, C4<0>;
L_000001f3116e2f50 .functor AND 1, L_000001f31172dad0, L_000001f3116e2d20, C4<1>, C4<1>;
L_000001f3116e3650 .functor OR 1, L_000001f31173e6f0, L_000001f31173e790, C4<0>, C4<0>;
L_000001f3116e3880 .functor AND 1, L_000001f31173df70, L_000001f3116e3650, C4<1>, C4<1>;
L_000001f3116e37a0 .functor NOT 1, L_000001f3116e3490, C4<0>, C4<0>, C4<0>;
v000001f3116d8c50_0 .net "ALUOp", 3 0, v000001f31160a5b0_0;  1 drivers
v000001f3116d8cf0_0 .net "ALUResult", 31 0, v000001f3116da190_0;  1 drivers
v000001f3116d8d90_0 .net "ALUSrc", 0 0, v000001f3116097f0_0;  1 drivers
v000001f31163bd80_0 .net "ALUin2", 31 0, L_000001f31173f4b0;  1 drivers
v000001f31163d360_0 .net "MemReadEn", 0 0, v000001f311609d90_0;  1 drivers
v000001f31163d2c0_0 .net "MemWriteEn", 0 0, v000001f31160aab0_0;  1 drivers
v000001f31163c280_0 .net "MemtoReg", 0 0, v000001f31160a510_0;  1 drivers
v000001f31163d400_0 .net "PC", 31 0, v000001f3116d8a70_0;  alias, 1 drivers
v000001f31163d9a0_0 .net "PCPlus1", 31 0, L_000001f31172d210;  1 drivers
v000001f31163c140_0 .net "PCsrc", 0 0, v000001f3116d9790_0;  1 drivers
v000001f31163d7c0_0 .net "RegDst", 0 0, v000001f31160a330_0;  1 drivers
v000001f31163c780_0 .net "RegWriteEn", 0 0, v000001f311609890_0;  1 drivers
v000001f31163ca00_0 .net "WriteRegister", 4 0, L_000001f31172bcd0;  1 drivers
v000001f31163c1e0_0 .net *"_ivl_0", 0 0, L_000001f3116e3960;  1 drivers
L_000001f3116e3cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f31163d040_0 .net/2u *"_ivl_10", 4 0, L_000001f3116e3cc0;  1 drivers
L_000001f3116e40b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163d5e0_0 .net *"_ivl_101", 15 0, L_000001f3116e40b0;  1 drivers
v000001f31163d720_0 .net *"_ivl_102", 31 0, L_000001f31172beb0;  1 drivers
L_000001f3116e40f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163c460_0 .net *"_ivl_105", 25 0, L_000001f3116e40f8;  1 drivers
L_000001f3116e4140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163be20_0 .net/2u *"_ivl_106", 31 0, L_000001f3116e4140;  1 drivers
v000001f31163da40_0 .net *"_ivl_108", 0 0, L_000001f31172bff0;  1 drivers
L_000001f3116e4188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f31163dae0_0 .net/2u *"_ivl_110", 5 0, L_000001f3116e4188;  1 drivers
v000001f31163cf00_0 .net *"_ivl_112", 0 0, L_000001f31172c950;  1 drivers
v000001f31163c500_0 .net *"_ivl_115", 0 0, L_000001f3116e33b0;  1 drivers
v000001f31163bec0_0 .net *"_ivl_116", 47 0, L_000001f31172d170;  1 drivers
L_000001f3116e41d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163ce60_0 .net *"_ivl_119", 15 0, L_000001f3116e41d0;  1 drivers
L_000001f3116e3d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f31163d4a0_0 .net/2u *"_ivl_12", 5 0, L_000001f3116e3d08;  1 drivers
v000001f31163bf60_0 .net *"_ivl_120", 47 0, L_000001f31172cef0;  1 drivers
L_000001f3116e4218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163c5a0_0 .net *"_ivl_123", 15 0, L_000001f3116e4218;  1 drivers
v000001f31163db80_0 .net *"_ivl_125", 0 0, L_000001f31172c090;  1 drivers
v000001f31163c820_0 .net *"_ivl_126", 31 0, L_000001f31172d670;  1 drivers
v000001f31163c320_0 .net *"_ivl_128", 47 0, L_000001f31172c130;  1 drivers
v000001f31163cfa0_0 .net *"_ivl_130", 47 0, L_000001f31172c450;  1 drivers
v000001f31163d540_0 .net *"_ivl_132", 47 0, L_000001f31172c6d0;  1 drivers
v000001f31163c000_0 .net *"_ivl_134", 47 0, L_000001f31172cbd0;  1 drivers
v000001f31163c0a0_0 .net *"_ivl_14", 0 0, L_000001f3116e0de0;  1 drivers
v000001f31163cc80_0 .net *"_ivl_140", 0 0, L_000001f3116e3570;  1 drivers
L_000001f3116e42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163dc20_0 .net/2u *"_ivl_142", 31 0, L_000001f3116e42a8;  1 drivers
L_000001f3116e4380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f31163c3c0_0 .net/2u *"_ivl_146", 5 0, L_000001f3116e4380;  1 drivers
v000001f31163d680_0 .net *"_ivl_148", 0 0, L_000001f31172c270;  1 drivers
L_000001f3116e43c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f31163d220_0 .net/2u *"_ivl_150", 5 0, L_000001f3116e43c8;  1 drivers
v000001f31163c8c0_0 .net *"_ivl_152", 0 0, L_000001f31172d030;  1 drivers
v000001f31163d860_0 .net *"_ivl_155", 0 0, L_000001f3116e35e0;  1 drivers
L_000001f3116e4410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f31163d0e0_0 .net/2u *"_ivl_156", 5 0, L_000001f3116e4410;  1 drivers
v000001f31163d900_0 .net *"_ivl_158", 0 0, L_000001f31172d0d0;  1 drivers
L_000001f3116e3d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f31163d180_0 .net/2u *"_ivl_16", 4 0, L_000001f3116e3d50;  1 drivers
v000001f31163c640_0 .net *"_ivl_161", 0 0, L_000001f3116e3730;  1 drivers
L_000001f3116e4458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163c6e0_0 .net/2u *"_ivl_162", 15 0, L_000001f3116e4458;  1 drivers
v000001f31163c960_0 .net *"_ivl_164", 31 0, L_000001f31172d350;  1 drivers
v000001f31163caa0_0 .net *"_ivl_167", 0 0, L_000001f31172d530;  1 drivers
v000001f31163cb40_0 .net *"_ivl_168", 15 0, L_000001f31172c310;  1 drivers
v000001f31163cbe0_0 .net *"_ivl_170", 31 0, L_000001f31172d8f0;  1 drivers
v000001f31163cd20_0 .net *"_ivl_174", 31 0, L_000001f31172d850;  1 drivers
L_000001f3116e44a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f31163cdc0_0 .net *"_ivl_177", 25 0, L_000001f3116e44a0;  1 drivers
L_000001f3116e44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116ded30_0 .net/2u *"_ivl_178", 31 0, L_000001f3116e44e8;  1 drivers
v000001f3116e0090_0 .net *"_ivl_180", 0 0, L_000001f31172dad0;  1 drivers
L_000001f3116e4530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f3116e0130_0 .net/2u *"_ivl_182", 5 0, L_000001f3116e4530;  1 drivers
v000001f3116dfaf0_0 .net *"_ivl_184", 0 0, L_000001f31172d990;  1 drivers
L_000001f3116e4578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f3116dee70_0 .net/2u *"_ivl_186", 5 0, L_000001f3116e4578;  1 drivers
v000001f3116df550_0 .net *"_ivl_188", 0 0, L_000001f31173ec90;  1 drivers
v000001f3116df230_0 .net *"_ivl_19", 4 0, L_000001f3116e0e80;  1 drivers
v000001f3116df690_0 .net *"_ivl_191", 0 0, L_000001f3116e2d20;  1 drivers
v000001f3116e08b0_0 .net *"_ivl_193", 0 0, L_000001f3116e2f50;  1 drivers
L_000001f3116e45c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f3116dfc30_0 .net/2u *"_ivl_194", 5 0, L_000001f3116e45c0;  1 drivers
v000001f3116dfeb0_0 .net *"_ivl_196", 0 0, L_000001f31173e470;  1 drivers
L_000001f3116e4608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f3116dfcd0_0 .net/2u *"_ivl_198", 31 0, L_000001f3116e4608;  1 drivers
L_000001f3116e3c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f3116e0810_0 .net/2u *"_ivl_2", 5 0, L_000001f3116e3c78;  1 drivers
v000001f3116e09f0_0 .net *"_ivl_20", 4 0, L_000001f3116e0f20;  1 drivers
v000001f3116e01d0_0 .net *"_ivl_200", 31 0, L_000001f31173e5b0;  1 drivers
v000001f3116dfb90_0 .net *"_ivl_204", 31 0, L_000001f31173f0f0;  1 drivers
L_000001f3116e4650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116df910_0 .net *"_ivl_207", 25 0, L_000001f3116e4650;  1 drivers
L_000001f3116e4698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116df050_0 .net/2u *"_ivl_208", 31 0, L_000001f3116e4698;  1 drivers
v000001f3116df0f0_0 .net *"_ivl_210", 0 0, L_000001f31173df70;  1 drivers
L_000001f3116e46e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f3116dec90_0 .net/2u *"_ivl_212", 5 0, L_000001f3116e46e0;  1 drivers
v000001f3116e0270_0 .net *"_ivl_214", 0 0, L_000001f31173e6f0;  1 drivers
L_000001f3116e4728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f3116dfd70_0 .net/2u *"_ivl_216", 5 0, L_000001f3116e4728;  1 drivers
v000001f3116df190_0 .net *"_ivl_218", 0 0, L_000001f31173e790;  1 drivers
v000001f3116df5f0_0 .net *"_ivl_221", 0 0, L_000001f3116e3650;  1 drivers
v000001f3116dfe10_0 .net *"_ivl_223", 0 0, L_000001f3116e3880;  1 drivers
L_000001f3116e4770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f3116df7d0_0 .net/2u *"_ivl_224", 5 0, L_000001f3116e4770;  1 drivers
v000001f3116def10_0 .net *"_ivl_226", 0 0, L_000001f31173fb90;  1 drivers
v000001f3116e0950_0 .net *"_ivl_228", 31 0, L_000001f31173f5f0;  1 drivers
v000001f3116df2d0_0 .net *"_ivl_24", 0 0, L_000001f3116e3ab0;  1 drivers
L_000001f3116e3d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f3116defb0_0 .net/2u *"_ivl_26", 4 0, L_000001f3116e3d98;  1 drivers
v000001f3116dff50_0 .net *"_ivl_29", 4 0, L_000001f3116e1100;  1 drivers
v000001f3116df4b0_0 .net *"_ivl_32", 0 0, L_000001f3116e30a0;  1 drivers
L_000001f3116e3de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f3116dfff0_0 .net/2u *"_ivl_34", 4 0, L_000001f3116e3de0;  1 drivers
v000001f3116e0310_0 .net *"_ivl_37", 4 0, L_000001f3116e12e0;  1 drivers
v000001f3116df730_0 .net *"_ivl_40", 0 0, L_000001f3116e2ee0;  1 drivers
L_000001f3116e3e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116e0a90_0 .net/2u *"_ivl_42", 15 0, L_000001f3116e3e28;  1 drivers
v000001f3116e03b0_0 .net *"_ivl_45", 15 0, L_000001f31172db70;  1 drivers
v000001f3116e0b30_0 .net *"_ivl_48", 0 0, L_000001f3116e2e70;  1 drivers
v000001f3116df370_0 .net *"_ivl_5", 5 0, L_000001f3116e2aa0;  1 drivers
L_000001f3116e3e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116e0450_0 .net/2u *"_ivl_50", 36 0, L_000001f3116e3e70;  1 drivers
L_000001f3116e3eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116dedd0_0 .net/2u *"_ivl_52", 31 0, L_000001f3116e3eb8;  1 drivers
v000001f3116e04f0_0 .net *"_ivl_55", 4 0, L_000001f31172cf90;  1 drivers
v000001f3116e0590_0 .net *"_ivl_56", 36 0, L_000001f31172bf50;  1 drivers
v000001f3116df410_0 .net *"_ivl_58", 36 0, L_000001f31172cc70;  1 drivers
v000001f3116df870_0 .net *"_ivl_62", 0 0, L_000001f3116e3420;  1 drivers
L_000001f3116e3f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f3116e0630_0 .net/2u *"_ivl_64", 5 0, L_000001f3116e3f00;  1 drivers
v000001f3116e06d0_0 .net *"_ivl_67", 5 0, L_000001f31172ca90;  1 drivers
v000001f3116e0770_0 .net *"_ivl_70", 0 0, L_000001f3116e3340;  1 drivers
L_000001f3116e3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116df9b0_0 .net/2u *"_ivl_72", 57 0, L_000001f3116e3f48;  1 drivers
L_000001f3116e3f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116dfa50_0 .net/2u *"_ivl_74", 31 0, L_000001f3116e3f90;  1 drivers
v000001f3116e1600_0 .net *"_ivl_77", 25 0, L_000001f31172c770;  1 drivers
v000001f3116e0fc0_0 .net *"_ivl_78", 57 0, L_000001f31172c4f0;  1 drivers
v000001f3116e2780_0 .net *"_ivl_8", 0 0, L_000001f3116e31f0;  1 drivers
v000001f3116e2140_0 .net *"_ivl_80", 57 0, L_000001f31172c590;  1 drivers
L_000001f3116e3fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f3116e1f60_0 .net/2u *"_ivl_84", 31 0, L_000001f3116e3fd8;  1 drivers
L_000001f3116e4020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f3116e26e0_0 .net/2u *"_ivl_88", 5 0, L_000001f3116e4020;  1 drivers
v000001f3116e1b00_0 .net *"_ivl_90", 0 0, L_000001f31172d490;  1 drivers
L_000001f3116e4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f3116e0d40_0 .net/2u *"_ivl_92", 5 0, L_000001f3116e4068;  1 drivers
v000001f3116e1ba0_0 .net *"_ivl_94", 0 0, L_000001f31172be10;  1 drivers
v000001f3116e1a60_0 .net *"_ivl_97", 0 0, L_000001f3116e3810;  1 drivers
v000001f3116e2640_0 .net *"_ivl_98", 47 0, L_000001f31172bd70;  1 drivers
v000001f3116e1740_0 .net "adderResult", 31 0, L_000001f31172c1d0;  1 drivers
v000001f3116e21e0_0 .net "address", 31 0, L_000001f31172c630;  1 drivers
v000001f3116e2820_0 .net "clk", 0 0, L_000001f3116e3490;  alias, 1 drivers
v000001f3116e1880_0 .var "cycles_consumed", 31 0;
v000001f3116e2a00_0 .net "extImm", 31 0, L_000001f31172d3f0;  1 drivers
v000001f3116e16a0_0 .net "funct", 5 0, L_000001f31172c3b0;  1 drivers
v000001f3116e0ca0_0 .net "hlt", 0 0, v000001f311609e30_0;  1 drivers
v000001f3116e11a0_0 .net "imm", 15 0, L_000001f31172d5d0;  1 drivers
v000001f3116e2000_0 .net "immediate", 31 0, L_000001f31173f870;  1 drivers
v000001f3116e25a0_0 .net "input_clk", 0 0, v000001f3116e14c0_0;  1 drivers
v000001f3116e1c40_0 .net "instruction", 31 0, L_000001f31172c9f0;  1 drivers
v000001f3116e19c0_0 .net "memoryReadData", 31 0, v000001f3116d8750_0;  1 drivers
v000001f3116e1e20_0 .net "nextPC", 31 0, L_000001f31172d2b0;  1 drivers
v000001f3116e2b40_0 .net "opcode", 5 0, L_000001f3116e17e0;  1 drivers
v000001f3116e1920_0 .net "rd", 4 0, L_000001f3116e1060;  1 drivers
v000001f3116e1ce0_0 .net "readData1", 31 0, L_000001f3116e3030;  1 drivers
v000001f3116e1420_0 .net "readData1_w", 31 0, L_000001f31173e970;  1 drivers
v000001f3116e20a0_0 .net "readData2", 31 0, L_000001f3116e36c0;  1 drivers
v000001f3116e1d80_0 .net "rs", 4 0, L_000001f3116e1240;  1 drivers
v000001f3116e2280_0 .net "rst", 0 0, v000001f3116e1560_0;  1 drivers
v000001f3116e2320_0 .net "rt", 4 0, L_000001f31172ce50;  1 drivers
v000001f3116e1380_0 .net "shamt", 31 0, L_000001f31172d710;  1 drivers
v000001f3116e1ec0_0 .net "wire_instruction", 31 0, L_000001f3116e3260;  1 drivers
v000001f3116e23c0_0 .net "writeData", 31 0, L_000001f31173dcf0;  1 drivers
v000001f3116e2460_0 .net "zero", 0 0, L_000001f31173e150;  1 drivers
L_000001f3116e2aa0 .part L_000001f31172c9f0, 26, 6;
L_000001f3116e17e0 .functor MUXZ 6, L_000001f3116e2aa0, L_000001f3116e3c78, L_000001f3116e3960, C4<>;
L_000001f3116e0de0 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e3d08;
L_000001f3116e0e80 .part L_000001f31172c9f0, 11, 5;
L_000001f3116e0f20 .functor MUXZ 5, L_000001f3116e0e80, L_000001f3116e3d50, L_000001f3116e0de0, C4<>;
L_000001f3116e1060 .functor MUXZ 5, L_000001f3116e0f20, L_000001f3116e3cc0, L_000001f3116e31f0, C4<>;
L_000001f3116e1100 .part L_000001f31172c9f0, 21, 5;
L_000001f3116e1240 .functor MUXZ 5, L_000001f3116e1100, L_000001f3116e3d98, L_000001f3116e3ab0, C4<>;
L_000001f3116e12e0 .part L_000001f31172c9f0, 16, 5;
L_000001f31172ce50 .functor MUXZ 5, L_000001f3116e12e0, L_000001f3116e3de0, L_000001f3116e30a0, C4<>;
L_000001f31172db70 .part L_000001f31172c9f0, 0, 16;
L_000001f31172d5d0 .functor MUXZ 16, L_000001f31172db70, L_000001f3116e3e28, L_000001f3116e2ee0, C4<>;
L_000001f31172cf90 .part L_000001f31172c9f0, 6, 5;
L_000001f31172bf50 .concat [ 5 32 0 0], L_000001f31172cf90, L_000001f3116e3eb8;
L_000001f31172cc70 .functor MUXZ 37, L_000001f31172bf50, L_000001f3116e3e70, L_000001f3116e2e70, C4<>;
L_000001f31172d710 .part L_000001f31172cc70, 0, 32;
L_000001f31172ca90 .part L_000001f31172c9f0, 0, 6;
L_000001f31172c3b0 .functor MUXZ 6, L_000001f31172ca90, L_000001f3116e3f00, L_000001f3116e3420, C4<>;
L_000001f31172c770 .part L_000001f31172c9f0, 0, 26;
L_000001f31172c4f0 .concat [ 26 32 0 0], L_000001f31172c770, L_000001f3116e3f90;
L_000001f31172c590 .functor MUXZ 58, L_000001f31172c4f0, L_000001f3116e3f48, L_000001f3116e3340, C4<>;
L_000001f31172c630 .part L_000001f31172c590, 0, 32;
L_000001f31172d210 .arith/sum 32, v000001f3116d8a70_0, L_000001f3116e3fd8;
L_000001f31172d490 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e4020;
L_000001f31172be10 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e4068;
L_000001f31172bd70 .concat [ 32 16 0 0], L_000001f31172c630, L_000001f3116e40b0;
L_000001f31172beb0 .concat [ 6 26 0 0], L_000001f3116e17e0, L_000001f3116e40f8;
L_000001f31172bff0 .cmp/eq 32, L_000001f31172beb0, L_000001f3116e4140;
L_000001f31172c950 .cmp/eq 6, L_000001f31172c3b0, L_000001f3116e4188;
L_000001f31172d170 .concat [ 32 16 0 0], L_000001f3116e3030, L_000001f3116e41d0;
L_000001f31172cef0 .concat [ 32 16 0 0], v000001f3116d8a70_0, L_000001f3116e4218;
L_000001f31172c090 .part L_000001f31172d5d0, 15, 1;
LS_000001f31172d670_0_0 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_0_4 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_0_8 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_0_12 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_0_16 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_0_20 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_0_24 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_0_28 .concat [ 1 1 1 1], L_000001f31172c090, L_000001f31172c090, L_000001f31172c090, L_000001f31172c090;
LS_000001f31172d670_1_0 .concat [ 4 4 4 4], LS_000001f31172d670_0_0, LS_000001f31172d670_0_4, LS_000001f31172d670_0_8, LS_000001f31172d670_0_12;
LS_000001f31172d670_1_4 .concat [ 4 4 4 4], LS_000001f31172d670_0_16, LS_000001f31172d670_0_20, LS_000001f31172d670_0_24, LS_000001f31172d670_0_28;
L_000001f31172d670 .concat [ 16 16 0 0], LS_000001f31172d670_1_0, LS_000001f31172d670_1_4;
L_000001f31172c130 .concat [ 16 32 0 0], L_000001f31172d5d0, L_000001f31172d670;
L_000001f31172c450 .arith/sum 48, L_000001f31172cef0, L_000001f31172c130;
L_000001f31172c6d0 .functor MUXZ 48, L_000001f31172c450, L_000001f31172d170, L_000001f3116e33b0, C4<>;
L_000001f31172cbd0 .functor MUXZ 48, L_000001f31172c6d0, L_000001f31172bd70, L_000001f3116e3810, C4<>;
L_000001f31172c1d0 .part L_000001f31172cbd0, 0, 32;
L_000001f31172d2b0 .functor MUXZ 32, L_000001f31172d210, L_000001f31172c1d0, v000001f3116d9790_0, C4<>;
L_000001f31172c9f0 .functor MUXZ 32, L_000001f3116e3260, L_000001f3116e42a8, L_000001f3116e3570, C4<>;
L_000001f31172c270 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e4380;
L_000001f31172d030 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e43c8;
L_000001f31172d0d0 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e4410;
L_000001f31172d350 .concat [ 16 16 0 0], L_000001f31172d5d0, L_000001f3116e4458;
L_000001f31172d530 .part L_000001f31172d5d0, 15, 1;
LS_000001f31172c310_0_0 .concat [ 1 1 1 1], L_000001f31172d530, L_000001f31172d530, L_000001f31172d530, L_000001f31172d530;
LS_000001f31172c310_0_4 .concat [ 1 1 1 1], L_000001f31172d530, L_000001f31172d530, L_000001f31172d530, L_000001f31172d530;
LS_000001f31172c310_0_8 .concat [ 1 1 1 1], L_000001f31172d530, L_000001f31172d530, L_000001f31172d530, L_000001f31172d530;
LS_000001f31172c310_0_12 .concat [ 1 1 1 1], L_000001f31172d530, L_000001f31172d530, L_000001f31172d530, L_000001f31172d530;
L_000001f31172c310 .concat [ 4 4 4 4], LS_000001f31172c310_0_0, LS_000001f31172c310_0_4, LS_000001f31172c310_0_8, LS_000001f31172c310_0_12;
L_000001f31172d8f0 .concat [ 16 16 0 0], L_000001f31172d5d0, L_000001f31172c310;
L_000001f31172d3f0 .functor MUXZ 32, L_000001f31172d8f0, L_000001f31172d350, L_000001f3116e3730, C4<>;
L_000001f31172d850 .concat [ 6 26 0 0], L_000001f3116e17e0, L_000001f3116e44a0;
L_000001f31172dad0 .cmp/eq 32, L_000001f31172d850, L_000001f3116e44e8;
L_000001f31172d990 .cmp/eq 6, L_000001f31172c3b0, L_000001f3116e4530;
L_000001f31173ec90 .cmp/eq 6, L_000001f31172c3b0, L_000001f3116e4578;
L_000001f31173e470 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e45c0;
L_000001f31173e5b0 .functor MUXZ 32, L_000001f31172d3f0, L_000001f3116e4608, L_000001f31173e470, C4<>;
L_000001f31173f870 .functor MUXZ 32, L_000001f31173e5b0, L_000001f31172d710, L_000001f3116e2f50, C4<>;
L_000001f31173f0f0 .concat [ 6 26 0 0], L_000001f3116e17e0, L_000001f3116e4650;
L_000001f31173df70 .cmp/eq 32, L_000001f31173f0f0, L_000001f3116e4698;
L_000001f31173e6f0 .cmp/eq 6, L_000001f31172c3b0, L_000001f3116e46e0;
L_000001f31173e790 .cmp/eq 6, L_000001f31172c3b0, L_000001f3116e4728;
L_000001f31173fb90 .cmp/eq 6, L_000001f3116e17e0, L_000001f3116e4770;
L_000001f31173f5f0 .functor MUXZ 32, L_000001f3116e3030, v000001f3116d8a70_0, L_000001f31173fb90, C4<>;
L_000001f31173e970 .functor MUXZ 32, L_000001f31173f5f0, L_000001f3116e36c0, L_000001f3116e3880, C4<>;
S_000001f3115a46b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f311612c90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f3116e39d0 .functor NOT 1, v000001f3116097f0_0, C4<0>, C4<0>, C4<0>;
v000001f31160a830_0 .net *"_ivl_0", 0 0, L_000001f3116e39d0;  1 drivers
v000001f31160ac90_0 .net "in1", 31 0, L_000001f3116e36c0;  alias, 1 drivers
v000001f311609cf0_0 .net "in2", 31 0, L_000001f31173f870;  alias, 1 drivers
v000001f31160b410_0 .net "out", 31 0, L_000001f31173f4b0;  alias, 1 drivers
v000001f31160abf0_0 .net "s", 0 0, v000001f3116097f0_0;  alias, 1 drivers
L_000001f31173f4b0 .functor MUXZ 32, L_000001f31173f870, L_000001f3116e36c0, L_000001f3116e39d0, C4<>;
S_000001f3116969c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f3116d80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f3116d80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001f3116d8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001f3116d8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001f3116d8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001f3116d81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f3116d81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f3116d8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001f3116d8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f3116d8298 .param/l "j" 0 4 12, C4<000010>;
P_000001f3116d82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f3116d8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001f3116d8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001f3116d8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f3116d83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f3116d83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f3116d8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f3116d8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001f3116d8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001f3116d84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f3116d8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001f3116d8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001f3116d8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001f3116d85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f3116d85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f3116d8618 .param/l "xori" 0 4 8, C4<001110>;
v000001f31160a5b0_0 .var "ALUOp", 3 0;
v000001f3116097f0_0 .var "ALUSrc", 0 0;
v000001f311609d90_0 .var "MemReadEn", 0 0;
v000001f31160aab0_0 .var "MemWriteEn", 0 0;
v000001f31160a510_0 .var "MemtoReg", 0 0;
v000001f31160a330_0 .var "RegDst", 0 0;
v000001f311609890_0 .var "RegWriteEn", 0 0;
v000001f31160add0_0 .net "funct", 5 0, L_000001f31172c3b0;  alias, 1 drivers
v000001f311609e30_0 .var "hlt", 0 0;
v000001f31160afb0_0 .net "opcode", 5 0, L_000001f3116e17e0;  alias, 1 drivers
v000001f31160a010_0 .net "rst", 0 0, v000001f3116e1560_0;  alias, 1 drivers
E_000001f3116132d0 .event anyedge, v000001f31160a010_0, v000001f31160afb0_0, v000001f31160add0_0;
S_000001f311696b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f311612890 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f3116e3260 .functor BUFZ 32, L_000001f31172c810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f311609ed0_0 .net "Data_Out", 31 0, L_000001f3116e3260;  alias, 1 drivers
v000001f311609f70 .array "InstMem", 0 1023, 31 0;
v000001f31160a150_0 .net *"_ivl_0", 31 0, L_000001f31172c810;  1 drivers
v000001f31160a650_0 .net *"_ivl_3", 9 0, L_000001f31172c8b0;  1 drivers
v000001f31160a8d0_0 .net *"_ivl_4", 11 0, L_000001f31172d7b0;  1 drivers
L_000001f3116e4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f31160a6f0_0 .net *"_ivl_7", 1 0, L_000001f3116e4260;  1 drivers
v000001f31160ae70_0 .net "addr", 31 0, v000001f3116d8a70_0;  alias, 1 drivers
v000001f31160a970_0 .var/i "i", 31 0;
L_000001f31172c810 .array/port v000001f311609f70, L_000001f31172d7b0;
L_000001f31172c8b0 .part v000001f3116d8a70_0, 0, 10;
L_000001f31172d7b0 .concat [ 10 2 0 0], L_000001f31172c8b0, L_000001f3116e4260;
S_000001f3115a1bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f3116e3030 .functor BUFZ 32, L_000001f31172cb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f3116e36c0 .functor BUFZ 32, L_000001f31172cd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f31160aa10_0 .net *"_ivl_0", 31 0, L_000001f31172cb30;  1 drivers
v000001f31160b050_0 .net *"_ivl_10", 6 0, L_000001f31172cdb0;  1 drivers
L_000001f3116e4338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f3115e6f80_0 .net *"_ivl_13", 1 0, L_000001f3116e4338;  1 drivers
v000001f3115e7340_0 .net *"_ivl_2", 6 0, L_000001f31172da30;  1 drivers
L_000001f3116e42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f3116d98d0_0 .net *"_ivl_5", 1 0, L_000001f3116e42f0;  1 drivers
v000001f3116d9b50_0 .net *"_ivl_8", 31 0, L_000001f31172cd10;  1 drivers
v000001f3116d9c90_0 .net "clk", 0 0, L_000001f3116e3490;  alias, 1 drivers
v000001f3116d9830_0 .var/i "i", 31 0;
v000001f3116d96f0_0 .net "readData1", 31 0, L_000001f3116e3030;  alias, 1 drivers
v000001f3116da230_0 .net "readData2", 31 0, L_000001f3116e36c0;  alias, 1 drivers
v000001f3116da0f0_0 .net "readRegister1", 4 0, L_000001f3116e1240;  alias, 1 drivers
v000001f3116d9dd0_0 .net "readRegister2", 4 0, L_000001f31172ce50;  alias, 1 drivers
v000001f3116da550 .array "registers", 31 0, 31 0;
v000001f3116d9a10_0 .net "rst", 0 0, v000001f3116e1560_0;  alias, 1 drivers
v000001f3116d91f0_0 .net "we", 0 0, v000001f311609890_0;  alias, 1 drivers
v000001f3116d9ab0_0 .net "writeData", 31 0, L_000001f31173dcf0;  alias, 1 drivers
v000001f3116d86b0_0 .net "writeRegister", 4 0, L_000001f31172bcd0;  alias, 1 drivers
E_000001f311612d10/0 .event negedge, v000001f31160a010_0;
E_000001f311612d10/1 .event posedge, v000001f3116d9c90_0;
E_000001f311612d10 .event/or E_000001f311612d10/0, E_000001f311612d10/1;
L_000001f31172cb30 .array/port v000001f3116da550, L_000001f31172da30;
L_000001f31172da30 .concat [ 5 2 0 0], L_000001f3116e1240, L_000001f3116e42f0;
L_000001f31172cd10 .array/port v000001f3116da550, L_000001f31172cdb0;
L_000001f31172cdb0 .concat [ 5 2 0 0], L_000001f31172ce50, L_000001f3116e4338;
S_000001f3115a1d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f3115a1bc0;
 .timescale 0 0;
v000001f31160ad30_0 .var/i "i", 31 0;
S_000001f31158dd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f311612950 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f3116e3500 .functor NOT 1, v000001f31160a330_0, C4<0>, C4<0>, C4<0>;
v000001f3116d8ed0_0 .net *"_ivl_0", 0 0, L_000001f3116e3500;  1 drivers
v000001f3116d9010_0 .net "in1", 4 0, L_000001f31172ce50;  alias, 1 drivers
v000001f3116d93d0_0 .net "in2", 4 0, L_000001f3116e1060;  alias, 1 drivers
v000001f3116d9bf0_0 .net "out", 4 0, L_000001f31172bcd0;  alias, 1 drivers
v000001f3116d9330_0 .net "s", 0 0, v000001f31160a330_0;  alias, 1 drivers
L_000001f31172bcd0 .functor MUXZ 5, L_000001f3116e1060, L_000001f31172ce50, L_000001f3116e3500, C4<>;
S_000001f31158def0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f311612d50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f3116e3b90 .functor NOT 1, v000001f31160a510_0, C4<0>, C4<0>, C4<0>;
v000001f3116d9970_0 .net *"_ivl_0", 0 0, L_000001f3116e3b90;  1 drivers
v000001f3116d9d30_0 .net "in1", 31 0, v000001f3116da190_0;  alias, 1 drivers
v000001f3116d8bb0_0 .net "in2", 31 0, v000001f3116d8750_0;  alias, 1 drivers
v000001f3116da4b0_0 .net "out", 31 0, L_000001f31173dcf0;  alias, 1 drivers
v000001f3116d9e70_0 .net "s", 0 0, v000001f31160a510_0;  alias, 1 drivers
L_000001f31173dcf0 .functor MUXZ 32, v000001f3116d8750_0, v000001f3116da190_0, L_000001f3116e3b90, C4<>;
S_000001f3115d4a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f3115d4bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f3115d4bf8 .param/l "AND" 0 9 12, C4<0010>;
P_000001f3115d4c30 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f3115d4c68 .param/l "OR" 0 9 12, C4<0011>;
P_000001f3115d4ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f3115d4cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f3115d4d10 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f3115d4d48 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f3115d4d80 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f3115d4db8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f3115d4df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f3115d4e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f3116e47b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f3116d89d0_0 .net/2u *"_ivl_0", 31 0, L_000001f3116e47b8;  1 drivers
v000001f3116d9f10_0 .net "opSel", 3 0, v000001f31160a5b0_0;  alias, 1 drivers
v000001f3116d9290_0 .net "operand1", 31 0, L_000001f31173e970;  alias, 1 drivers
v000001f3116d8f70_0 .net "operand2", 31 0, L_000001f31173f4b0;  alias, 1 drivers
v000001f3116da190_0 .var "result", 31 0;
v000001f3116d9fb0_0 .net "zero", 0 0, L_000001f31173e150;  alias, 1 drivers
E_000001f311613110 .event anyedge, v000001f31160a5b0_0, v000001f3116d9290_0, v000001f31160b410_0;
L_000001f31173e150 .cmp/eq 32, v000001f3116da190_0, L_000001f3116e47b8;
S_000001f3115c0210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f3116da670 .param/l "RType" 0 4 2, C4<000000>;
P_000001f3116da6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001f3116da6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f3116da718 .param/l "addu" 0 4 5, C4<100001>;
P_000001f3116da750 .param/l "and_" 0 4 5, C4<100100>;
P_000001f3116da788 .param/l "andi" 0 4 8, C4<001100>;
P_000001f3116da7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f3116da7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f3116da830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f3116da868 .param/l "j" 0 4 12, C4<000010>;
P_000001f3116da8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f3116da8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f3116da910 .param/l "lw" 0 4 8, C4<100011>;
P_000001f3116da948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f3116da980 .param/l "or_" 0 4 5, C4<100101>;
P_000001f3116da9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f3116da9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f3116daa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001f3116daa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001f3116daa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001f3116daad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f3116dab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001f3116dab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001f3116dab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001f3116dabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f3116dabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001f3116d9790_0 .var "PCsrc", 0 0;
v000001f3116d90b0_0 .net "funct", 5 0, L_000001f31172c3b0;  alias, 1 drivers
v000001f3116da2d0_0 .net "opcode", 5 0, L_000001f3116e17e0;  alias, 1 drivers
v000001f3116da050_0 .net "operand1", 31 0, L_000001f3116e3030;  alias, 1 drivers
v000001f3116da370_0 .net "operand2", 31 0, L_000001f31173f4b0;  alias, 1 drivers
v000001f3116da410_0 .net "rst", 0 0, v000001f3116e1560_0;  alias, 1 drivers
E_000001f311612d90/0 .event anyedge, v000001f31160a010_0, v000001f31160afb0_0, v000001f3116d96f0_0, v000001f31160b410_0;
E_000001f311612d90/1 .event anyedge, v000001f31160add0_0;
E_000001f311612d90 .event/or E_000001f311612d90/0, E_000001f311612d90/1;
S_000001f3115c03a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f3116d9470 .array "DataMem", 0 1023, 31 0;
v000001f3116d9510_0 .net "address", 31 0, v000001f3116da190_0;  alias, 1 drivers
v000001f3116d9150_0 .net "clock", 0 0, L_000001f3116e37a0;  1 drivers
v000001f3116d95b0_0 .net "data", 31 0, L_000001f3116e36c0;  alias, 1 drivers
v000001f3116d9650_0 .var/i "i", 31 0;
v000001f3116d8750_0 .var "q", 31 0;
v000001f3116d87f0_0 .net "rden", 0 0, v000001f311609d90_0;  alias, 1 drivers
v000001f3116d8890_0 .net "wren", 0 0, v000001f31160aab0_0;  alias, 1 drivers
E_000001f311612dd0 .event posedge, v000001f3116d9150_0;
S_000001f311586a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f3115a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f311612f10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f3116d8930_0 .net "PCin", 31 0, L_000001f31172d2b0;  alias, 1 drivers
v000001f3116d8a70_0 .var "PCout", 31 0;
v000001f3116d8e30_0 .net "clk", 0 0, L_000001f3116e3490;  alias, 1 drivers
v000001f3116d8b10_0 .net "rst", 0 0, v000001f3116e1560_0;  alias, 1 drivers
    .scope S_000001f3115c0210;
T_0 ;
    %wait E_000001f311612d90;
    %load/vec4 v000001f3116da410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f3116d9790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f3116da2d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f3116da050_0;
    %load/vec4 v000001f3116da370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f3116da2d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f3116da050_0;
    %load/vec4 v000001f3116da370_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f3116da2d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f3116da2d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f3116da2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f3116d90b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f3116d9790_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f311586a80;
T_1 ;
    %wait E_000001f311612d10;
    %load/vec4 v000001f3116d8b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f3116d8a70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f3116d8930_0;
    %assign/vec4 v000001f3116d8a70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f311696b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f31160a970_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f31160a970_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f31160a970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %load/vec4 v000001f31160a970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f31160a970_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f311609f70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f3116969c0;
T_3 ;
    %wait E_000001f3116132d0;
    %load/vec4 v000001f31160a010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f311609e30_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f311609890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f31160aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f31160a510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f311609d90_0, 0;
    %assign/vec4 v000001f31160a330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f311609e30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f31160a5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f3116097f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f311609890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f31160aab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f31160a510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f311609d90_0, 0, 1;
    %store/vec4 v000001f31160a330_0, 0, 1;
    %load/vec4 v000001f31160afb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609e30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f31160a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %load/vec4 v000001f31160add0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f31160a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f31160a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f311609890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f31160a510_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f31160aab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3116097f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f31160a5b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f3115a1bc0;
T_4 ;
    %wait E_000001f311612d10;
    %fork t_1, S_000001f3115a1d50;
    %jmp t_0;
    .scope S_000001f3115a1d50;
t_1 ;
    %load/vec4 v000001f3116d9a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f31160ad30_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f31160ad30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f31160ad30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116da550, 0, 4;
    %load/vec4 v000001f31160ad30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f31160ad30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f3116d91f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f3116d9ab0_0;
    %load/vec4 v000001f3116d86b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116da550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116da550, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f3115a1bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f3115a1bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3116d9830_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f3116d9830_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f3116d9830_0;
    %ix/getv/s 4, v000001f3116d9830_0;
    %load/vec4a v000001f3116da550, 4;
    %ix/getv/s 4, v000001f3116d9830_0;
    %load/vec4a v000001f3116da550, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f3116d9830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f3116d9830_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f3115d4a30;
T_6 ;
    %wait E_000001f311613110;
    %load/vec4 v000001f3116d9f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f3116d9290_0;
    %load/vec4 v000001f3116d8f70_0;
    %add;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f3116d9290_0;
    %load/vec4 v000001f3116d8f70_0;
    %sub;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f3116d9290_0;
    %load/vec4 v000001f3116d8f70_0;
    %and;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f3116d9290_0;
    %load/vec4 v000001f3116d8f70_0;
    %or;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f3116d9290_0;
    %load/vec4 v000001f3116d8f70_0;
    %xor;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f3116d9290_0;
    %load/vec4 v000001f3116d8f70_0;
    %or;
    %inv;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f3116d9290_0;
    %load/vec4 v000001f3116d8f70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f3116d8f70_0;
    %load/vec4 v000001f3116d9290_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f3116d9290_0;
    %ix/getv 4, v000001f3116d8f70_0;
    %shiftl 4;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f3116d9290_0;
    %ix/getv 4, v000001f3116d8f70_0;
    %shiftr 4;
    %assign/vec4 v000001f3116da190_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f3115c03a0;
T_7 ;
    %wait E_000001f311612dd0;
    %load/vec4 v000001f3116d87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f3116d9510_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f3116d9470, 4;
    %assign/vec4 v000001f3116d8750_0, 0;
T_7.0 ;
    %load/vec4 v000001f3116d8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f3116d95b0_0;
    %ix/getv 3, v000001f3116d9510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f3115c03a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3116d9650_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f3116d9650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f3116d9650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %load/vec4 v000001f3116d9650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f3116d9650_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f3116d9470, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f3115c03a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f3116d9650_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f3116d9650_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f3116d9650_0;
    %load/vec4a v000001f3116d9470, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f3116d9650_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f3116d9650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f3116d9650_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f3115a4520;
T_10 ;
    %wait E_000001f311612d10;
    %load/vec4 v000001f3116e2280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f3116e1880_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f3116e1880_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f3116e1880_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f311602620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3116e14c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3116e1560_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f311602620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f3116e14c0_0;
    %inv;
    %assign/vec4 v000001f3116e14c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f311602620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3116e1560_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3116e1560_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f3116e28c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
