# ‚úÖ –°–æ–∑–¥–∞–Ω –ø–æ–ª–Ω–æ—Ü–µ–Ω–Ω—ã–π .dts —Ñ–∞–π–ª –¥–ª—è LiteX VexRiscv + Zephyr

## –ß—Ç–æ —Å–æ–∑–¥–∞–Ω–æ

### üéØ –ì–ª–∞–≤–Ω—ã–π —Ñ–∞–π–ª: Device Tree Source

**–§–∞–π–ª:** `app/boards/riscv/litex_vexriscv_sdio/litex_vexriscv_sdio.dts`

–ü–æ–ª–Ω–æ–µ –æ–ø–∏—Å–∞–Ω–∏–µ SoC –≤ —Ñ–æ—Ä–º–∞—Ç–µ Device Tree, –≤–∫–ª—é—á–∞—é—â–µ–µ:

#### 1. CPU Configuration
```dts
cpu0: cpu@0 {
    compatible = "riscv";
    riscv,isa = "rv32im";
    clock-frequency = <48000000>;
}
```

#### 2. Memory Regions
```dts
flash0: flash@0 {
    reg = <0x00000000 0x20000>;  // 128 KB ROM
}

sram0: memory@10000000 {
    reg = <0x10000000 0x2000>;   // 8 KB RAM
}
```

#### 3. Peripherals
```dts
uart0: serial@f0001000 {
    compatible = "litex,uart0";
    reg = <0xf0001000 0x100>;
}

timer0: timer@f0000800 {
    compatible = "litex,timer0";
    reg = <0xf0000800 0x40>;
}
```

#### 4. SDIO Controller (–≥–ª–∞–≤–Ω–∞—è —á–∞—Å—Ç—å!)
```dts
sdio0: sdio@80000000 {
    compatible = "litex,sdio";
    reg = <0x80000000 0x10000>;
    
    /* Hardware capabilities */
    max-frequency = <50000000>;
    clock-frequency = <48000000>;
    bus-width = <4>;
    fifo-depth = <512>;
    
    /* Register offsets - –≤—Å–µ 15 —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ */
    litex,reg-main-clk-freq = <0x0000>;
    litex,reg-sd-clk-freq = <0x1000>;
    litex,reg-cmd-index = <0x2000>;
    litex,reg-cmd-argument = <0x3000>;
    litex,reg-data-buffer = <0x4000>;
    litex,reg-send-cmd-op = <0x5000>;
    litex,reg-send-cmd-read-data-op = <0x6000>;
    litex,reg-send-cmd-send-data-op = <0x7000>;
    litex,reg-read-data-op = <0x8000>;
    litex,reg-send-data-op = <0x9000>;
    litex,reg-cmd-busy = <0xA000>;
    litex,reg-data-busy = <0xB000>;
    litex,reg-cmd-status = <0xC000>;
    litex,reg-data-status = <0xD000>;
    litex,reg-data-length = <0xE000>;
}
```

## –ü–æ–ª–Ω–∞—è —Å—Ç—Ä—É–∫—Ç—É—Ä–∞ board

```
app/boards/riscv/litex_vexriscv_sdio/
‚îú‚îÄ‚îÄ litex_vexriscv_sdio.dts            ‚≠ê Device Tree (197 —Å—Ç—Ä–æ–∫)
‚îú‚îÄ‚îÄ litex_vexriscv_sdio_defconfig      ‚Üê Zephyr config
‚îú‚îÄ‚îÄ board.cmake                         ‚Üê Flash/Load —Å–∫—Ä–∏–ø—Ç—ã
‚îú‚îÄ‚îÄ board.yml                           ‚Üê Board metadata
‚îú‚îÄ‚îÄ Kconfig.board                       ‚Üê Kconfig integration
‚îú‚îÄ‚îÄ Kconfig.defconfig                   ‚Üê Default Kconfig
‚îî‚îÄ‚îÄ README.md                           ‚Üê Board –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è
```

## –í—Å–ø–æ–º–æ–≥–∞—Ç–µ–ª—å–Ω—ã–µ —Ñ–∞–π–ª—ã

```
update_dts_from_litex.sh               ‚Üê –ê–≤—Ç–æ–æ–±–Ω–æ–≤–ª–µ–Ω–∏–µ –∞–¥—Ä–µ—Å–æ–≤ –∏–∑ LiteX
HOWTO_USE_DTS.md                       ‚Üê –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è –ø–æ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—é
```

## –ö–∞–∫ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å

### –í–∞—Ä–∏–∞–Ω—Ç 1: –ü–æ–ª–Ω–æ—Ü–µ–Ω–Ω—ã–π board (—Ä–µ–∫–æ–º–µ–Ω–¥—É–µ—Ç—Å—è)

```bash
export BOARD_ROOT=/home/arnurloq/sdio_zephyr/app
cd app/
west build -b litex_vexriscv_sdio .
```

### –í–∞—Ä–∏–∞–Ω—Ç 2: –¢–æ–ª—å–∫–æ .dts –∫–∞–∫ overlay

```bash
west build -b litex_vexriscv . -- \
    -DDTC_OVERLAY_FILE="boards/riscv/litex_vexriscv_sdio/litex_vexriscv_sdio.dts"
```

## –ê–¥—Ä–µ—Å–∞ –≤ DTS

| –ö–æ–º–ø–æ–Ω–µ–Ω—Ç | –ê–¥—Ä–µ—Å | –†–∞–∑–º–µ—Ä | –ö–æ–º–º–µ–Ω—Ç–∞—Ä–∏–π |
|-----------|-------|--------|-------------|
| ROM/Flash | 0x00000000 | 128 KB | Bootloader |
| SRAM | 0x10000000 | 8 KB | Main RAM |
| UART | 0xf0001000 | 256 B | –ü—Ä–æ–≤–µ—Ä–∏—Ç—å –∏–∑ LiteX |
| Timer | 0xf0000800 | 64 B | –ü—Ä–æ–≤–µ—Ä–∏—Ç—å –∏–∑ LiteX |
| **SDIO** | **0x80000000** | **64 KB** | **–§–∏–∫—Å–∏—Ä–æ–≤–∞–Ω** |

**–í–ê–ñ–ù–û:** –ê–¥—Ä–µ—Å–∞ UART –∏ Timer –º–æ–≥—É—Ç –∏–∑–º–µ–Ω–∏—Ç—å—Å—è –ø—Ä–∏ –ø–µ—Ä–µ—Å–±–æ—Ä–∫–µ LiteX!
–ê–¥—Ä–µ—Å SDIO (0x80000000) —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω –≤ sipeed_tang_primer_20k.py:247.

## –ü—Ä–æ–≤–µ—Ä–∫–∞ –ø–æ—Å–ª–µ —Å–±–æ—Ä–∫–∏ LiteX

```bash
# 1. –°–æ–±–µ—Ä–∏—Ç–µ LiteX
cd litex/
python3 sipeed_tang_primer_20k.py --build --csr-csv=build/csr.csv

# 2. –ü—Ä–æ–≤–µ—Ä—å—Ç–µ –∞–¥—Ä–µ—Å–∞
cat build/csr.csv

# –î–æ–ª–∂–Ω–æ –±—ã—Ç—å –ø—Ä–∏–º–µ—Ä–Ω–æ:
# csr_base,uart,0xf0001000,
# csr_base,timer0,0xf0000800,
# csr_base,my_slave,0x80000000,

# 3. –ï—Å–ª–∏ –∞–¥—Ä–µ—Å–∞ –∏–∑–º–µ–Ω–∏–ª–∏—Å—å, –æ–±–Ω–æ–≤–∏—Ç–µ DTS
cd ..
./update_dts_from_litex.sh
```

## –ß—Ç–æ –æ–ø–∏—Å–∞–Ω–æ –≤ .dts

‚úÖ **CPU**: VexRiscv RV32IM @ 48 MHz  
‚úÖ **Memory Map**: Flash, SRAM —Å –ø—Ä–∞–≤–∏–ª—å–Ω—ã–º–∏ –∞–¥—Ä–µ—Å–∞–º–∏  
‚úÖ **Peripherals**: UART, Timer —Å LiteX –∞–¥—Ä–µ—Å–∞–º–∏  
‚úÖ **SDIO Controller**: –ü–æ–ª–Ω–æ–µ –æ–ø–∏—Å–∞–Ω–∏–µ —Å 15 —Ä–µ–≥–∏—Å—Ç—Ä–∞–º–∏  
‚úÖ **Chosen nodes**: Console, Shell, RAM, Flash  
‚úÖ **Properties**: –í—Å–µ –Ω–µ–æ–±—Ö–æ–¥–∏–º—ã–µ —Å–≤–æ–π—Å—Ç–≤–∞ –¥–ª—è Zephyr  

## –°–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç—å

- ‚úÖ Zephyr 3.x+
- ‚úÖ LiteX (–ª—é–±–∞—è –≤–µ—Ä—Å–∏—è —Å VexRiscv)
- ‚úÖ Sipeed Tang Primer 20K FPGA
- ‚úÖ VexRiscv standard variant
- ‚úÖ –ö–∞—Å—Ç–æ–º–Ω—ã–µ Wishbone –ø–µ—Ä–∏—Ñ–µ—Ä–∏–π–Ω—ã–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞

## –ü—Ä–∏–º–µ—Ä—ã –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è –≤ –∫–æ–¥–µ

### –î–æ—Å—Ç—É–ø —á–µ—Ä–µ–∑ Device Tree API

```c
#include <zephyr/devicetree.h>

#define SDIO_NODE DT_NODELABEL(sdio0)
#define SDIO_BASE DT_REG_ADDR(SDIO_NODE)
#define SDIO_SIZE DT_REG_SIZE(SDIO_NODE)
#define SDIO_MAX_FREQ DT_PROP(SDIO_NODE, max_frequency)

printk("SDIO: 0x%08x (%d bytes)\n", SDIO_BASE, SDIO_SIZE);
printk("Max freq: %d Hz\n", SDIO_MAX_FREQ);
```

### –ü—Ä—è–º–æ–π –¥–æ—Å—Ç—É–ø (—Å–æ–≤–º–µ—Å—Ç–∏–º–æ —Å HAL)

```c
#define SDIO_BASE 0x80000000
#include "sdio_hal.h"

sdio_init(48000000, 100000);
```

## –°–ª–µ–¥—É—é—â–∏–µ —à–∞–≥–∏

1. ‚úÖ **DTS —Å–æ–∑–¥–∞–Ω**
2. ‚è≠Ô∏è –°–æ–±—Ä–∞—Ç—å LiteX: `python3 sipeed_tang_primer_20k.py --build`
3. ‚è≠Ô∏è –û–±–Ω–æ–≤–∏—Ç—å –∞–¥—Ä–µ—Å–∞: `./update_dts_from_litex.sh`
4. ‚è≠Ô∏è –°–æ–±—Ä–∞—Ç—å Zephyr: `west build -b litex_vexriscv_sdio`
5. ‚è≠Ô∏è –ü—Ä–æ—à–∏—Ç—å FPGA: `python3 sipeed_tang_primer_20k.py --load`
6. ‚è≠Ô∏è –ó–∞–≥—Ä—É–∑–∏—Ç—å firmware: `litex_term --kernel zephyr.bin`

## –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è

–ß–∏—Ç–∞–π—Ç–µ –≤ –ø–æ—Ä—è–¥–∫–µ:

1. **HOWTO_USE_DTS.md** ‚≠ê –ö–∞–∫ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å DTS
2. **app/boards/.../README.md** - Board –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è
3. **QUICKSTART_LITEX_ZEPHYR.md** - –®–ø–∞—Ä–≥–∞–ª–∫–∞
4. **ZEPHYR_LITEX_INTEGRATION.md** - –ü–æ–ª–Ω–æ–µ —Ä—É–∫–æ–≤–æ–¥—Å—Ç–≤–æ

## –í–∞–∂–Ω—ã–µ –∑–∞–º–µ—á–∞–Ω–∏—è

### –ê–¥—Ä–µ—Å–∞ UART/Timer –º–æ–≥—É—Ç –∏–∑–º–µ–Ω–∏—Ç—å—Å—è!

–ï—Å–ª–∏ –≤—ã –¥–æ–±–∞–≤–∏—Ç–µ/—É–¥–∞–ª–∏—Ç–µ –ø–µ—Ä–∏—Ñ–µ—Ä–∏—é –≤ LiteX:
```python
# sipeed_tang_primer_20k.py
self.add_spi_flash()  # ‚Üê –î–æ–±–∞–≤–∏–ª–∏ SPI
```

–ê–¥—Ä–µ—Å–∞ CSR —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ –º–æ–≥—É—Ç —Å–¥–≤–∏–Ω—É—Ç—å—Å—è! –í—Å–µ–≥–¥–∞ –ø—Ä–æ–≤–µ—Ä—è–π—Ç–µ `csr.csv` –ø–æ—Å–ª–µ —Å–±–æ—Ä–∫–∏.

### SDIO –∞–¥—Ä–µ—Å —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω

–ê–¥—Ä–µ—Å `0x80000000` –∑–∞–¥–∞–Ω —è–≤–Ω–æ –≤ Python —Å–∫—Ä–∏–ø—Ç–µ:
```python
region=SoCRegion(origin=0x8000_0000, ...)
```

–û–Ω –Ω–µ –∏–∑–º–µ–Ω–∏—Ç—Å—è, –ø–æ–∫–∞ –≤—ã –Ω–µ –∏–∑–º–µ–Ω–∏—Ç–µ –µ–≥–æ –≤—Ä—É—á–Ω—É—é.

## –§–∞–π–ª—ã –¥–ª—è —Å–ø—Ä–∞–≤–∫–∏

| –§–∞–π–ª | –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ |
|------|-----------|
| `litex_vexriscv_sdio.dts` | Device Tree - –æ–ø–∏—Å–∞–Ω–∏–µ hardware |
| `*_defconfig` | Default Kconfig - –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏—è Zephyr |
| `board.cmake` | Build —Å–∏—Å—Ç–µ–º–∞ - flash/load –∫–æ–º–∞–Ω–¥—ã |
| `Kconfig.board` | Kconfig entry - –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è –≤ menuconfig |
| `board.yml` | –ú–µ—Ç–∞–¥–∞–Ω–Ω—ã–µ - arch, vendor, RAM/Flash |
| `README.md` | –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è board |

---

**–°–æ–∑–¥–∞–Ω–æ –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ –¥–ª—è –ø—Ä–æ–µ–∫—Ç–∞ sdio_zephyr**  
**LiteX VexRiscv + SDIO Controller + Zephyr RTOS**
