Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri May 31 12:00:36 2019
| Host         : travis-job-9709fb59-a388-484e-916b-4cd8a3c6a2d2 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.409        0.000                      0                10290        0.035        0.000                      0                10288        0.264        0.000                       0                  3463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.598        0.000                      0                   13        0.213        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.409        0.000                      0                10275        0.035        0.000                      0                10275        3.750        0.000                       0                  3365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.668        0.000                      0                    1                                                                        
                sys_clk               2.360        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.718ns (33.476%)  route 1.427ns (66.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    soc_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.529     8.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.718ns (33.476%)  route 1.427ns (66.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    soc_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.529     8.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.718ns (33.476%)  route 1.427ns (66.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    soc_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.529     8.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.718ns (33.476%)  route 1.427ns (66.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.520    soc_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     7.819 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.529     8.349    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.750%)  route 0.923ns (56.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.923     7.553    clk200_rst
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.852 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.852    soc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    11.156    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.712%)  route 0.562ns (57.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.562     7.192    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.712%)  route 0.562ns (57.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.562     7.192    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.712%)  route 0.562ns (57.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.562     7.192    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.712%)  route 0.562ns (57.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.419     6.630 r  FDPE_3/Q
                         net (fo=5, routed)           0.562     7.192    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.746ns (45.673%)  route 0.887ns (54.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.419     6.623 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.887     7.510    soc_reset_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.327     7.837 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.837    soc_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.075    11.226    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  3.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.828%)  route 0.130ns (41.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.130     2.130    soc_reset_counter[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.175 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.175    soc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.484%)  route 0.185ns (44.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.172    soc_reset_counter[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.103     2.275 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.275    soc_reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.053%)  route 0.185ns (44.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.172    soc_reset_counter[1]
    SLICE_X65Y26         LUT3 (Prop_lut3_I0_O)        0.099     2.271 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.271    soc_reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.092     1.950    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.183ns (37.489%)  route 0.305ns (62.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.305     2.305    soc_reset_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.042     2.347 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.347    soc_reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.871%)  route 0.305ns (62.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.305     2.305    soc_reset_counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.350 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.350    soc_reset_counter0[0]
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.091     1.949    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.783%)  route 0.220ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.220     2.211    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.783%)  route 0.220ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.220     2.211    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.783%)  route 0.220ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.220     2.211    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.783%)  route 0.220ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.991 r  FDPE_3/Q
                         net (fo=5, routed)           0.220     2.211    clk200_rst
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.226ns (43.845%)  route 0.289ns (56.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.102    soc_reset_counter[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.098     2.200 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.173     2.374    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 4.218ns (47.225%)  route 4.714ns (52.775%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.105     5.156    picorv32/tag_mem_reg[3]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.280 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.280    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.830    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.944 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.680     6.624    picorv32/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.748 r  picorv32/vns_basesoc_count[0]_i_9/O
                         net (fo=1, routed)           0.444     7.192    picorv32/vns_basesoc_count[0]_i_9_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.316 r  picorv32/vns_basesoc_count[0]_i_4/O
                         net (fo=3, routed)           0.161     7.477    picorv32/vns_basesoc_count[0]_i_4_n_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.689     8.290    picorv32/mem_rdata_q[24]_i_2_n_0
    SLICE_X45Y31         LUT3 (Prop_lut3_I1_O)        0.153     8.443 f  picorv32/mem_rdata_q[29]_i_1/O
                         net (fo=3, routed)           0.820     9.263    picorv32/p_0_in__0[4]
    SLICE_X45Y30         LUT5 (Prop_lut5_I1_O)        0.327     9.590 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.321     9.911    picorv32/instr_retirq_i_4_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.035 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.493    10.529    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.439    11.439    picorv32/clk100
    SLICE_X42Y29         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X42Y29         FDRE (Setup_fdre_C_R)       -0.524    10.938    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[11]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[11]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[1]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[1]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[2]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[4]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[4]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[5]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[5]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[6]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[6]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[7]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[7]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.478ns (5.477%)  route 8.249ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2117, routed)        8.249    10.358    sys_rst
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[8]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.600    10.869    soc_basesoc_sdram_bankmachine4_row_reg[8]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 4.454ns (47.605%)  route 4.902ns (52.395%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        1.597     1.597    sys_clk
    RAMB18_X1Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.051 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.105     5.156    picorv32/tag_mem_reg[3]
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.280 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.280    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.830    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.944 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.680     6.624    picorv32/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.748 r  picorv32/vns_basesoc_count[0]_i_9/O
                         net (fo=1, routed)           0.444     7.192    picorv32/vns_basesoc_count[0]_i_9_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.316 r  picorv32/vns_basesoc_count[0]_i_4/O
                         net (fo=3, routed)           0.161     7.477    picorv32/vns_basesoc_count[0]_i_4_n_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.601 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.801     8.402    picorv32/mem_rdata_q[24]_i_2_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.153     8.555 f  picorv32/instr_auipc_i_2/O
                         net (fo=8, routed)           1.102     9.657    picorv32/instr_auipc_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.355    10.012 r  picorv32/instr_jal_i_2/O
                         net (fo=3, routed)           0.610    10.621    picorv32/instr_jal_i_2_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.332    10.953 r  picorv32/is_beq_bne_blt_bge_bltu_bgeu_i_1/O
                         net (fo=1, routed)           0.000    10.953    picorv32/is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3365, routed)        1.444    11.444    picorv32/clk100
    SLICE_X44Y33         FDRE                                         r  picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.029    11.496    picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  0.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.919    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.831     0.831    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.563     0.563    sys_clk
    SLICE_X51Y50         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y50         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.833     0.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y50         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X50Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.563     0.563    sys_clk
    SLICE_X51Y50         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.921    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y50         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3365, routed)        0.833     0.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y50         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.576    
    SLICE_X50Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   data_mem_grain11_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11  data_mem_grain7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16  data_mem_grain12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19  data_mem_grain8_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   mem_1_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   memadr_reg_6/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y15  storage_6_reg_0_7_18_21/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13  storage_6_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y24  picorv32/cpuregs_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y24  picorv32/cpuregs_reg_r1_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y31         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.863    clk200_clk
    SLICE_X65Y31         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty           -0.125     3.739    
    SLICE_X65Y31         FDPE (Setup_fdpe_C_D)       -0.005     3.734    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.734    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.668    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y32         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3365, routed)        0.591     2.591    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X64Y32         FDPE (Setup_fdpe_C_D)       -0.035     2.426    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.426    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.360    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100    | cpu_reset        | FDPE           | -        |     0.157 (r) | FAST    |     1.975 (r) | SLOW    | soc_pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.299 (r) | SLOW    |    -0.645 (r) | FAST    |                |
sys_clk   | serial_rx        | FDRE           | -        |     3.789 (r) | SLOW    |    -0.990 (r) | FAST    |                |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     3.278 (r) | SLOW    |    -0.398 (r) | FAST    |                |
sys_clk   | user_btn0        | FDRE           | -        |     6.280 (r) | SLOW    |    -1.638 (r) | FAST    |                |
sys_clk   | user_btn1        | FDRE           | -        |     6.021 (r) | SLOW    |    -1.699 (r) | FAST    |                |
sys_clk   | user_btn2        | FDRE           | -        |     6.220 (r) | SLOW    |    -1.620 (r) | FAST    |                |
sys_clk   | user_btn3        | FDRE           | -        |     6.310 (r) | SLOW    |    -1.677 (r) | FAST    |                |
sys_clk   | user_sw0         | FDRE           | -        |     5.226 (r) | SLOW    |    -1.508 (r) | FAST    |                |
sys_clk   | user_sw1         | FDRE           | -        |     4.963 (r) | SLOW    |    -1.419 (r) | FAST    |                |
sys_clk   | user_sw2         | FDRE           | -        |     4.642 (r) | SLOW    |    -1.195 (r) | FAST    |                |
sys_clk   | user_sw3         | FDRE           | -        |     4.846 (r) | SLOW    |    -1.363 (r) | FAST    |                |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.252 (r) | SLOW    |      1.854 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.716 (r) | SLOW    |      2.073 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.856 (r) | SLOW    |      2.127 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.100 (r) | SLOW    |      1.786 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.404 (r) | SLOW    |      1.927 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.859 (r) | SLOW    |      2.147 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.249 (r) | SLOW    |      1.853 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.392 (r) | SLOW    |      1.913 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.657 (r) | SLOW    |      1.648 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.970 (r) | SLOW    |      1.752 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.646 (r) | SLOW    |      1.645 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.797 (r) | SLOW    |      1.698 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.796 (r) | SLOW    |      1.696 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.817 (r) | SLOW    |      1.700 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.496 (r) | SLOW    |      1.579 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.957 (r) | SLOW    |      1.754 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.556 (r) | SLOW    |      1.979 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.354 (r) | SLOW    |      1.480 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.557 (r) | SLOW    |      1.986 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.355 (r) | SLOW    |      1.475 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |      9.929 (r) | SLOW    |      3.310 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.897 (r) | SLOW    |      3.079 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |      9.772 (r) | SLOW    |      3.154 (r) | FAST    |                   |
sys_clk   | user_led0        | FDRE           | -     |      8.275 (r) | SLOW    |      2.610 (r) | FAST    |                   |
sys_clk   | user_led1        | FDRE           | -     |      8.493 (r) | SLOW    |      2.689 (r) | FAST    |                   |
sys_clk   | user_led2        | FDRE           | -     |      9.479 (r) | SLOW    |      3.214 (r) | FAST    |                   |
sys_clk   | user_led3        | FDRE           | -     |      9.751 (r) | SLOW    |      3.294 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.402 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.591 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.363 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.252 (r) | SLOW    |   1.854 (r) | FAST    |    0.756 |
ddram_dq[1]        |   7.716 (r) | SLOW    |   2.073 (r) | FAST    |    1.221 |
ddram_dq[2]        |   7.856 (r) | SLOW    |   2.127 (r) | FAST    |    1.361 |
ddram_dq[3]        |   7.100 (r) | SLOW    |   1.786 (r) | FAST    |    0.604 |
ddram_dq[4]        |   7.404 (r) | SLOW    |   1.927 (r) | FAST    |    0.909 |
ddram_dq[5]        |   7.859 (r) | SLOW    |   2.147 (r) | FAST    |    1.363 |
ddram_dq[6]        |   7.249 (r) | SLOW    |   1.853 (r) | FAST    |    0.754 |
ddram_dq[7]        |   7.392 (r) | SLOW    |   1.913 (r) | FAST    |    0.896 |
ddram_dq[8]        |   6.657 (r) | SLOW    |   1.648 (r) | FAST    |    0.161 |
ddram_dq[9]        |   6.970 (r) | SLOW    |   1.752 (r) | FAST    |    0.475 |
ddram_dq[10]       |   6.646 (r) | SLOW    |   1.645 (r) | FAST    |    0.151 |
ddram_dq[11]       |   6.797 (r) | SLOW    |   1.698 (r) | FAST    |    0.301 |
ddram_dq[12]       |   6.796 (r) | SLOW    |   1.696 (r) | FAST    |    0.301 |
ddram_dq[13]       |   6.817 (r) | SLOW    |   1.700 (r) | FAST    |    0.322 |
ddram_dq[14]       |   6.496 (r) | SLOW    |   1.579 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.957 (r) | SLOW    |   1.754 (r) | FAST    |    0.462 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.859 (r) | SLOW    |   1.579 (r) | FAST    |    1.363 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.202 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.556 (r) | SLOW    |   1.979 (r) | FAST    |    1.201 |
ddram_dqs_n[1]     |   6.354 (r) | SLOW    |   1.480 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.557 (r) | SLOW    |   1.986 (r) | FAST    |    1.202 |
ddram_dqs_p[1]     |   6.355 (r) | SLOW    |   1.475 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.557 (r) | SLOW    |   1.475 (r) | FAST    |    1.202 |
-------------------+-------------+---------+-------------+---------+----------+




