
ubuntu-preinstalled/uuidparse:     file format elf32-littlearm


Disassembly of section .init:

000011a4 <.init>:
    11a4:	push	{r3, lr}
    11a8:	bl	1b28 <__assert_fail@plt+0x5e0>
    11ac:	pop	{r3, pc}

Disassembly of section .plt:

000011b0 <raise@plt-0x14>:
    11b0:	push	{lr}		; (str lr, [sp, #-4]!)
    11b4:	ldr	lr, [pc, #4]	; 11c0 <raise@plt-0x4>
    11b8:	add	lr, pc, lr
    11bc:	ldr	pc, [lr, #8]!
    11c0:	ldrdeq	r4, [r1], -r0

000011c4 <raise@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #20, 20	; 0x14000
    11cc:	ldr	pc, [ip, #3280]!	; 0xcd0

000011d0 <gmtime_r@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #20, 20	; 0x14000
    11d8:	ldr	pc, [ip, #3272]!	; 0xcc8

000011dc <scols_line_refer_data@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #20, 20	; 0x14000
    11e4:	ldr	pc, [ip, #3264]!	; 0xcc0

000011e8 <strcmp@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #20, 20	; 0x14000
    11f0:	ldr	pc, [ip, #3256]!	; 0xcb8

000011f4 <__cxa_finalize@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #20, 20	; 0x14000
    11fc:	ldr	pc, [ip, #3248]!	; 0xcb0

00001200 <strtol@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #20, 20	; 0x14000
    1208:	ldr	pc, [ip, #3240]!	; 0xca8

0000120c <strcspn@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #20, 20	; 0x14000
    1214:	ldr	pc, [ip, #3232]!	; 0xca0

00001218 <scols_table_set_name@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #20, 20	; 0x14000
    1220:	ldr	pc, [ip, #3224]!	; 0xc98

00001224 <scols_table_enable_noheadings@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #20, 20	; 0x14000
    122c:	ldr	pc, [ip, #3216]!	; 0xc90

00001230 <scols_table_new_column@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #20, 20	; 0x14000
    1238:	ldr	pc, [ip, #3208]!	; 0xc88

0000123c <mktime@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #20, 20	; 0x14000
    1244:	ldr	pc, [ip, #3200]!	; 0xc80

00001248 <free@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #20, 20	; 0x14000
    1250:	ldr	pc, [ip, #3192]!	; 0xc78

00001254 <scols_table_enable_raw@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #20, 20	; 0x14000
    125c:	ldr	pc, [ip, #3184]!	; 0xc70

00001260 <ferror@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #20, 20	; 0x14000
    1268:	ldr	pc, [ip, #3176]!	; 0xc68

0000126c <strndup@plt>:
    126c:			; <UNDEFINED> instruction: 0xe7fd4778
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #20, 20	; 0x14000
    1278:	ldr	pc, [ip, #3164]!	; 0xc5c

0000127c <_exit@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #20, 20	; 0x14000
    1284:	ldr	pc, [ip, #3156]!	; 0xc54

00001288 <memcpy@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #20, 20	; 0x14000
    1290:	ldr	pc, [ip, #3148]!	; 0xc4c

00001294 <__strtoull_internal@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #20, 20	; 0x14000
    129c:	ldr	pc, [ip, #3140]!	; 0xc44

000012a0 <time@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #20, 20	; 0x14000
    12a8:	ldr	pc, [ip, #3132]!	; 0xc3c

000012ac <dcgettext@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #20, 20	; 0x14000
    12b4:	ldr	pc, [ip, #3124]!	; 0xc34

000012b8 <strdup@plt>:
    12b8:			; <UNDEFINED> instruction: 0xe7fd4778
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #20, 20	; 0x14000
    12c4:	ldr	pc, [ip, #3112]!	; 0xc28

000012c8 <__stack_chk_fail@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #20, 20	; 0x14000
    12d0:	ldr	pc, [ip, #3104]!	; 0xc20

000012d4 <strptime@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #20, 20	; 0x14000
    12dc:	ldr	pc, [ip, #3096]!	; 0xc18

000012e0 <localtime_r@plt>:
    12e0:	add	ip, pc, #0, 12
    12e4:	add	ip, ip, #20, 20	; 0x14000
    12e8:	ldr	pc, [ip, #3088]!	; 0xc10

000012ec <textdomain@plt>:
    12ec:	add	ip, pc, #0, 12
    12f0:	add	ip, ip, #20, 20	; 0x14000
    12f4:	ldr	pc, [ip, #3080]!	; 0xc08

000012f8 <err@plt>:
    12f8:	add	ip, pc, #0, 12
    12fc:	add	ip, ip, #20, 20	; 0x14000
    1300:	ldr	pc, [ip, #3072]!	; 0xc00

00001304 <strtoll@plt>:
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #20, 20	; 0x14000
    130c:	ldr	pc, [ip, #3064]!	; 0xbf8

00001310 <scols_new_table@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #20, 20	; 0x14000
    1318:	ldr	pc, [ip, #3056]!	; 0xbf0

0000131c <gettimeofday@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #20, 20	; 0x14000
    1324:	ldr	pc, [ip, #3048]!	; 0xbe8

00001328 <__fpending@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #20, 20	; 0x14000
    1330:	ldr	pc, [ip, #3040]!	; 0xbe0

00001334 <uuid_variant@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #20, 20	; 0x14000
    133c:	ldr	pc, [ip, #3032]!	; 0xbd8

00001340 <puts@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #20, 20	; 0x14000
    1348:	ldr	pc, [ip, #3024]!	; 0xbd0

0000134c <malloc@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #20, 20	; 0x14000
    1354:	ldr	pc, [ip, #3016]!	; 0xbc8

00001358 <__libc_start_main@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #20, 20	; 0x14000
    1360:	ldr	pc, [ip, #3008]!	; 0xbc0

00001364 <scols_table_new_line@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #20, 20	; 0x14000
    136c:	ldr	pc, [ip, #3000]!	; 0xbb8

00001370 <strftime@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #20, 20	; 0x14000
    1378:	ldr	pc, [ip, #2992]!	; 0xbb0

0000137c <scols_unref_table@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #20, 20	; 0x14000
    1384:	ldr	pc, [ip, #2984]!	; 0xba8

00001388 <__gmon_start__@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #20, 20	; 0x14000
    1390:	ldr	pc, [ip, #2976]!	; 0xba0

00001394 <getopt_long@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #20, 20	; 0x14000
    139c:	ldr	pc, [ip, #2968]!	; 0xb98

000013a0 <__ctype_b_loc@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #20, 20	; 0x14000
    13a8:	ldr	pc, [ip, #2960]!	; 0xb90

000013ac <exit@plt>:
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #20, 20	; 0x14000
    13b4:	ldr	pc, [ip, #2952]!	; 0xb88

000013b8 <feof@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #20, 20	; 0x14000
    13c0:	ldr	pc, [ip, #2944]!	; 0xb80

000013c4 <strtoul@plt>:
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #20, 20	; 0x14000
    13cc:	ldr	pc, [ip, #2936]!	; 0xb78

000013d0 <strlen@plt>:
    13d0:	add	ip, pc, #0, 12
    13d4:	add	ip, ip, #20, 20	; 0x14000
    13d8:	ldr	pc, [ip, #2928]!	; 0xb70

000013dc <strchr@plt>:
    13dc:	add	ip, pc, #0, 12
    13e0:	add	ip, ip, #20, 20	; 0x14000
    13e4:	ldr	pc, [ip, #2920]!	; 0xb68

000013e8 <warnx@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #20, 20	; 0x14000
    13f0:	ldr	pc, [ip, #2912]!	; 0xb60

000013f4 <__errno_location@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #20, 20	; 0x14000
    13fc:	ldr	pc, [ip, #2904]!	; 0xb58

00001400 <strncasecmp@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #20, 20	; 0x14000
    1408:	ldr	pc, [ip, #2896]!	; 0xb50

0000140c <__cxa_atexit@plt>:
    140c:			; <UNDEFINED> instruction: 0xe7fd4778
    1410:	add	ip, pc, #0, 12
    1414:	add	ip, ip, #20, 20	; 0x14000
    1418:	ldr	pc, [ip, #2884]!	; 0xb44

0000141c <__vasprintf_chk@plt>:
    141c:	add	ip, pc, #0, 12
    1420:	add	ip, ip, #20, 20	; 0x14000
    1424:	ldr	pc, [ip, #2876]!	; 0xb3c

00001428 <fgetc@plt>:
    1428:	add	ip, pc, #0, 12
    142c:	add	ip, ip, #20, 20	; 0x14000
    1430:	ldr	pc, [ip, #2868]!	; 0xb34

00001434 <__printf_chk@plt>:
    1434:	add	ip, pc, #0, 12
    1438:	add	ip, ip, #20, 20	; 0x14000
    143c:	ldr	pc, [ip, #2860]!	; 0xb2c

00001440 <strtod@plt>:
    1440:	add	ip, pc, #0, 12
    1444:	add	ip, ip, #20, 20	; 0x14000
    1448:	ldr	pc, [ip, #2852]!	; 0xb24

0000144c <scols_table_enable_json@plt>:
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #20, 20	; 0x14000
    1454:	ldr	pc, [ip, #2844]!	; 0xb1c

00001458 <__fprintf_chk@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #20, 20	; 0x14000
    1460:	ldr	pc, [ip, #2836]!	; 0xb14

00001464 <fclose@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #20, 20	; 0x14000
    146c:	ldr	pc, [ip, #2828]!	; 0xb0c

00001470 <uuid_time@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #20, 20	; 0x14000
    1478:	ldr	pc, [ip, #2820]!	; 0xb04

0000147c <uuid_type@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #20, 20	; 0x14000
    1484:	ldr	pc, [ip, #2812]!	; 0xafc

00001488 <setlocale@plt>:
    1488:	add	ip, pc, #0, 12
    148c:	add	ip, ip, #20, 20	; 0x14000
    1490:	ldr	pc, [ip, #2804]!	; 0xaf4

00001494 <errx@plt>:
    1494:	add	ip, pc, #0, 12
    1498:	add	ip, ip, #20, 20	; 0x14000
    149c:	ldr	pc, [ip, #2796]!	; 0xaec

000014a0 <warn@plt>:
    14a0:	add	ip, pc, #0, 12
    14a4:	add	ip, ip, #20, 20	; 0x14000
    14a8:	ldr	pc, [ip, #2788]!	; 0xae4

000014ac <scols_print_table@plt>:
    14ac:	add	ip, pc, #0, 12
    14b0:	add	ip, ip, #20, 20	; 0x14000
    14b4:	ldr	pc, [ip, #2780]!	; 0xadc

000014b8 <uuid_parse@plt>:
    14b8:	add	ip, pc, #0, 12
    14bc:	add	ip, ip, #20, 20	; 0x14000
    14c0:	ldr	pc, [ip, #2772]!	; 0xad4

000014c4 <fputc@plt>:
    14c4:	add	ip, pc, #0, 12
    14c8:	add	ip, ip, #20, 20	; 0x14000
    14cc:	ldr	pc, [ip, #2764]!	; 0xacc

000014d0 <localeconv@plt>:
    14d0:	add	ip, pc, #0, 12
    14d4:	add	ip, ip, #20, 20	; 0x14000
    14d8:	ldr	pc, [ip, #2756]!	; 0xac4

000014dc <__isoc99_scanf@plt>:
    14dc:	add	ip, pc, #0, 12
    14e0:	add	ip, ip, #20, 20	; 0x14000
    14e4:	ldr	pc, [ip, #2748]!	; 0xabc

000014e8 <__strtoll_internal@plt>:
    14e8:	add	ip, pc, #0, 12
    14ec:	add	ip, ip, #20, 20	; 0x14000
    14f0:	ldr	pc, [ip, #2740]!	; 0xab4

000014f4 <bindtextdomain@plt>:
    14f4:	add	ip, pc, #0, 12
    14f8:	add	ip, ip, #20, 20	; 0x14000
    14fc:	ldr	pc, [ip, #2732]!	; 0xaac

00001500 <fputs@plt>:
    1500:	add	ip, pc, #0, 12
    1504:	add	ip, ip, #20, 20	; 0x14000
    1508:	ldr	pc, [ip, #2724]!	; 0xaa4

0000150c <strncmp@plt>:
    150c:	add	ip, pc, #0, 12
    1510:	add	ip, ip, #20, 20	; 0x14000
    1514:	ldr	pc, [ip, #2716]!	; 0xa9c

00001518 <abort@plt>:
    1518:	add	ip, pc, #0, 12
    151c:	add	ip, ip, #20, 20	; 0x14000
    1520:	ldr	pc, [ip, #2708]!	; 0xa94

00001524 <__snprintf_chk@plt>:
    1524:	add	ip, pc, #0, 12
    1528:	add	ip, ip, #20, 20	; 0x14000
    152c:	ldr	pc, [ip, #2700]!	; 0xa8c

00001530 <scols_init_debug@plt>:
    1530:	add	ip, pc, #0, 12
    1534:	add	ip, ip, #20, 20	; 0x14000
    1538:	ldr	pc, [ip, #2692]!	; 0xa84

0000153c <strspn@plt>:
    153c:	add	ip, pc, #0, 12
    1540:	add	ip, ip, #20, 20	; 0x14000
    1544:	ldr	pc, [ip, #2684]!	; 0xa7c

00001548 <__assert_fail@plt>:
    1548:	add	ip, pc, #0, 12
    154c:	add	ip, ip, #20, 20	; 0x14000
    1550:	ldr	pc, [ip, #2676]!	; 0xa74

Disassembly of section .text:

00001558 <.text>:
    1558:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    155c:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1560:	push	{r1, r3, r4, r5, r6, sl, lr}
    1564:			; <UNDEFINED> instruction: 0x460d4ff0
    1568:	strtne	pc, [ip], #2271	; 0x8df
    156c:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
    1570:			; <UNDEFINED> instruction: 0xf8df4607
    1574:	ldrbtmi	r4, [r9], #-1192	; 0xfffffb58
    1578:	ldmdavs	fp, {r1, r2, sp}
    157c:			; <UNDEFINED> instruction: 0xf04f9313
    1580:	strcs	r0, [r0], -r0, lsl #6
    1584:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    1588:			; <UNDEFINED> instruction: 0xf7ff6607
    158c:			; <UNDEFINED> instruction: 0xf8dfef7e
    1590:			; <UNDEFINED> instruction: 0x46201490
    1594:	strge	pc, [ip], #2271	; 0x8df
    1598:			; <UNDEFINED> instruction: 0xf8df4479
    159c:			; <UNDEFINED> instruction: 0xf7ff848c
    15a0:	strtmi	lr, [r0], -sl, lsr #31
    15a4:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    15a8:	streq	pc, [r0], #2271	; 0x8df
    15ac:	strls	pc, [r0], #2271	; 0x8df
    15b0:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
    15b4:			; <UNDEFINED> instruction: 0xf00244f8
    15b8:			; <UNDEFINED> instruction: 0xf8dffe9d
    15bc:	ldrbtmi	r3, [r9], #1144	; 0x478
    15c0:	strvs	lr, [r3], -sp, asr #19
    15c4:			; <UNDEFINED> instruction: 0x9602447b
    15c8:	bleq	183d9dc <__assert_fail@plt+0x183c494>
    15cc:	strcs	r4, [r0], #-1627	; 0xfffff9a5
    15d0:			; <UNDEFINED> instruction: 0x46294652
    15d4:	strls	r4, [r0], #-1592	; 0xfffff9c8
    15d8:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
    15dc:			; <UNDEFINED> instruction: 0xf0001c43
    15e0:	stmdacs	r9, {r0, r2, r5, r7, pc}^
    15e4:			; <UNDEFINED> instruction: 0xf108bfc4
    15e8:	movtcs	r0, #41524	; 0xa234
    15ec:	addsmi	sp, r8, #12, 26	; 0x300
    15f0:			; <UNDEFINED> instruction: 0xf852d055
    15f4:	addsmi	r3, r8, #4, 30
    15f8:			; <UNDEFINED> instruction: 0x2100bfb4
    15fc:	blcs	9a08 <__assert_fail@plt+0x84c0>
    1600:	tstcs	r0, r8, lsl #30
    1604:	mvnsle	r2, r0, lsl #18
    1608:	stmdacs	r8!, {r1, r3, r6, fp, ip, sp}
    160c:	tsthi	r3, r0, lsl #4	; <UNPREDICTABLE>
    1610:			; <UNDEFINED> instruction: 0xf010e8df
    1614:	tsteq	r1, r2, asr #32
    1618:	tsteq	r1, r1, lsl r1
    161c:	tsteq	r1, r1, lsl r1
    1620:	tsteq	r1, r1, lsl r1
    1624:	tsteq	r1, r1, lsl r1
    1628:	tsteq	r1, r1, lsl r1
    162c:	tsteq	r1, pc, lsr #32
    1630:	tsteq	r1, r1, lsl r1
    1634:	tsteq	r1, r1, lsl r1
    1638:	tsteq	r1, r1, lsl r1
    163c:	tsteq	r1, r1, lsl r1
    1640:	tsteq	r1, r1, lsl r1
    1644:	tsteq	r1, r1, lsl r1
    1648:	tsteq	r1, r1, lsl r1
    164c:	tsteq	r1, r1, lsl r1
    1650:	tsteq	r1, r7, lsr #2
    1654:	tsteq	r1, r1, lsl r1
    1658:	tsteq	r1, r1, lsl r1
    165c:	eoreq	r0, r9, r9, lsl #1
    1660:	tsteq	r1, r1, lsl r1
    1664:	blmi	ffd01888 <__assert_fail@plt+0xffd00340>
    1668:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    166c:	movwls	r6, #10267	; 0x281b
    1670:	ldmibmi	r2!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    1674:	andcs	r2, r0, r5, lsl #4
    1678:			; <UNDEFINED> instruction: 0xf7ff4479
    167c:	bmi	ffc3cee4 <__assert_fail@plt+0xffc3b99c>
    1680:			; <UNDEFINED> instruction: 0xf8594bf0
    1684:	ldrbtmi	r2, [fp], #-2
    1688:			; <UNDEFINED> instruction: 0x46016812
    168c:			; <UNDEFINED> instruction: 0xf7ff2001
    1690:	ldrdcs	lr, [r0], -r2
    1694:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1698:	movwls	r2, #13057	; 0x3301
    169c:	blls	1fb4fc <__assert_fail@plt+0x1f9fb4>
    16a0:	andls	fp, r7, fp, lsl #18
    16a4:	addsmi	lr, r8, #176, 14	; 0x2c00000
    16a8:	blmi	ff9f5968 <__assert_fail@plt+0xff9f4420>
    16ac:	stmibmi	r7!, {r0, r2, r9, sp}^
    16b0:			; <UNDEFINED> instruction: 0xf8df2000
    16b4:	strcs	r8, [pc], #-924	; 16bc <__assert_fail@plt+0x174>
    16b8:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    16bc:	svcmi	0x00e54479
    16c0:	ldmdavs	r5!, {r3, r4, r5, r6, r7, sl, lr}
    16c4:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    16c8:	ldrdcs	r4, [r1, -sp]
    16cc:			; <UNDEFINED> instruction: 0xf859447f
    16d0:			; <UNDEFINED> instruction: 0xf8df3003
    16d4:	ldmdavs	fp, {r2, r7, r8, r9, ip, pc}
    16d8:			; <UNDEFINED> instruction: 0x460244f9
    16dc:			; <UNDEFINED> instruction: 0xf7ff4628
    16e0:	ldclmi	14, cr14, [lr, #752]	; 0x2f0
    16e4:	ldrcc	r4, [r4, #-1149]!	; 0xfffffb83
    16e8:	bleq	13f844 <__assert_fail@plt+0x13e2fc>
    16ec:			; <UNDEFINED> instruction: 0xf108b190
    16f0:	ldrtmi	r0, [fp], -r0, ror #4
    16f4:			; <UNDEFINED> instruction: 0xf852e004
    16f8:	blcs	11340 <__assert_fail@plt+0xfdf8>
    16fc:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    1700:	addmi	r6, r8, #13697024	; 0xd10000
    1704:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1708:	tstcs	r1, sl, asr #12
    170c:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1710:	mvnle	r3, r1, lsl #24
    1714:	andcs	r6, sl, r1, lsr r8
    1718:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    171c:			; <UNDEFINED> instruction: 0xf7ff2001
    1720:	strcs	lr, [r1], -r6, asr #28
    1724:	movwcs	lr, #5970	; 0x1752
    1728:	strb	r9, [pc, -r4, lsl #6]
    172c:	andcs	r4, r2, ip, asr #19
    1730:			; <UNDEFINED> instruction: 0xf8594bcc
    1734:	ldrbtmi	r1, [fp], #-1
    1738:	tstls	r5, sl, lsl r8
    173c:	andsvs	r1, r9, r1, lsl sp
    1740:	bl	e7b5c <__assert_fail@plt+0xe6614>
    1744:	bls	85154 <__assert_fail@plt+0x83c0c>
    1748:	andmi	pc, r4, lr, asr #17
    174c:	ldrdhi	pc, [r0], -r1
    1750:	andeq	pc, ip, lr, asr #17
    1754:	streq	lr, [r8], #-2983	; 0xfffff459
    1758:	strcs	r9, [r1], #-1029	; 0xfffffbfb
    175c:	andmi	pc, r8, lr, asr #17
    1760:			; <UNDEFINED> instruction: 0xf8ce2403
    1764:	cmplt	r2, r0, lsl r0
    1768:	ldcne	12, cr4, [r9, #-764]	; 0xfffffd04
    176c:	andcs	r9, r8, #131072	; 0x20000
    1770:	strls	r4, [r0], #-1148	; 0xfffffb84
    1774:	stc2l	0, cr15, [r2], #4
    1778:	vmlal.s8	q9, d0, d0
    177c:	andcs	r8, r0, sl, lsl r1
    1780:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
    1784:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    1788:	stmdacs	r0, {r2, r9, sl, lr}
    178c:	teqhi	r6, r0	; <UNPREDICTABLE>
    1790:	blcs	283a4 <__assert_fail@plt+0x26e5c>
    1794:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    1798:	strtmi	r9, [r0], -r4, lsl #18
    179c:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    17a0:			; <UNDEFINED> instruction: 0x46204631
    17a4:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    17a8:	ldrbtmi	r4, [fp], #-2992	; 0xfffff450
    17ac:	mvnslt	r6, fp, lsl r8
    17b0:	adcsge	pc, ip, #14614528	; 0xdf0000
    17b4:	svcmi	0x00af2600
    17b8:	bleq	63d8fc <__assert_fail@plt+0x63c3b4>
    17bc:	ldrbtmi	r4, [pc], #-1274	; 17c4 <__assert_fail@plt+0x27c>
    17c0:			; <UNDEFINED> instruction: 0xf0004630
    17c4:	blx	300022 <__assert_fail@plt+0x2feada>
    17c8:	strtmi	pc, [r0], -r0, lsl #6
    17cc:			; <UNDEFINED> instruction: 0x0c03eb0a
    17d0:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    17d4:	bleq	bce4c <__assert_fail@plt+0xbb904>
    17d8:			; <UNDEFINED> instruction: 0x2010f8dc
    17dc:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    17e0:			; <UNDEFINED> instruction: 0xf0002800
    17e4:	ldmdavs	fp!, {r8, pc}
    17e8:	addsmi	r3, lr, #1048576	; 0x100000
    17ec:	blls	176794 <__assert_fail@plt+0x17524c>
    17f0:			; <UNDEFINED> instruction: 0xf0002b00
    17f4:	blls	161b7c <__assert_fail@plt+0x160634>
    17f8:	bl	15290c <__assert_fail@plt+0x1513c4>
    17fc:	bl	143a24 <__assert_fail@plt+0x1424dc>
    1800:			; <UNDEFINED> instruction: 0xf8580583
    1804:	strtmi	r1, [r0], -r4, lsl #22
    1808:	blx	ff33d810 <__assert_fail@plt+0xff33c2c8>
    180c:	mvnsle	r4, r8, lsr #11
    1810:			; <UNDEFINED> instruction: 0xf7ff4620
    1814:	strtmi	lr, [r0], -ip, asr #28
    1818:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    181c:	bmi	fe589824 <__assert_fail@plt+0xfe5882dc>
    1820:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
    1824:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1828:	subsmi	r9, sl, r3, lsl fp
    182c:	rschi	pc, r4, r0, asr #32
    1830:	pop	{r0, r2, r4, ip, sp, pc}
    1834:	blmi	fe1257fc <__assert_fail@plt+0xfe1242b4>
    1838:	ldmibmi	r0, {r0, r2, r9, sp}
    183c:			; <UNDEFINED> instruction: 0xf8592000
    1840:	ldrbtmi	r3, [r9], #-3
    1844:			; <UNDEFINED> instruction: 0xf7ff681c
    1848:	blmi	1f7cd18 <__assert_fail@plt+0x1f7b7d0>
    184c:			; <UNDEFINED> instruction: 0xf8592101
    1850:	ldmdavs	fp, {r0, r1, ip, sp}
    1854:	strtmi	r4, [r0], -r2, lsl #12
    1858:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    185c:			; <UNDEFINED> instruction: 0xf7ff2001
    1860:	stmibmi	r7, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    1864:	andcs	r2, r0, r5, lsl #4
    1868:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    186c:			; <UNDEFINED> instruction: 0xf7ff4d85
    1870:	blmi	fe17ccf0 <__assert_fail@plt+0xfe17b7a8>
    1874:	ldrbtmi	r4, [sp], #-3973	; 0xfffff07b
    1878:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    187c:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    1880:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
    1884:	andcs	r4, r5, #2129920	; 0x208000
    1888:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    188c:	ldrdhi	pc, [r0], -r4
    1890:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1894:	tstcs	r1, sl, ror #22
    1898:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    189c:			; <UNDEFINED> instruction: 0x4602681b
    18a0:			; <UNDEFINED> instruction: 0xf7ff4640
    18a4:	ldmdbmi	fp!, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    18a8:	ldrtmi	r2, [r0], -r5, lsl #4
    18ac:	sxtabmi	r4, r0, r9, ror #8
    18b0:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    18b4:			; <UNDEFINED> instruction: 0xf7ff6821
    18b8:	ldmdbmi	r7!, {r2, r5, r9, sl, fp, sp, lr, pc}^
    18bc:	ldrtmi	r2, [r0], -r5, lsl #4
    18c0:			; <UNDEFINED> instruction: 0xf7ff4479
    18c4:			; <UNDEFINED> instruction: 0xf7ffecf4
    18c8:	ldmdbmi	r4!, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    18cc:	ldrtmi	r2, [r0], -r5, lsl #4
    18d0:			; <UNDEFINED> instruction: 0xf7ff4479
    18d4:			; <UNDEFINED> instruction: 0xf7ffecec
    18d8:	ldmdbmi	r1!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    18dc:	ldrtmi	r2, [r0], -r5, lsl #4
    18e0:			; <UNDEFINED> instruction: 0xf7ff4479
    18e4:			; <UNDEFINED> instruction: 0xf7ffece4
    18e8:	stmdbmi	lr!, {r2, r3, r5, r8, sl, fp, sp, lr, pc}^
    18ec:	ldrtmi	r2, [r0], -r5, lsl #4
    18f0:			; <UNDEFINED> instruction: 0xf7ff4479
    18f4:			; <UNDEFINED> instruction: 0xf7ffecdc
    18f8:	stmdbmi	fp!, {r2, r5, r8, sl, fp, sp, lr, pc}^
    18fc:	ldrtmi	r2, [r0], -r5, lsl #4
    1900:			; <UNDEFINED> instruction: 0xf7ff4479
    1904:	stmdbmi	r9!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    1908:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    190c:	ldrtmi	r4, [r0], -r3, lsl #12
    1910:			; <UNDEFINED> instruction: 0xf7ff9302
    1914:	stmdbmi	r6!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    1918:	ldrbtmi	r4, [r9], #-2662	; 0xfffff59a
    191c:	stmdbmi	r6!, {r8, ip, pc}^
    1920:	blls	92b10 <__assert_fail@plt+0x915c8>
    1924:	andls	r4, r1, r9, ror r4
    1928:			; <UNDEFINED> instruction: 0xf7ff2001
    192c:	stmdbmi	r3!, {r2, r7, r8, sl, fp, sp, lr, pc}^
    1930:	ldrtmi	r2, [r0], -r5, lsl #4
    1934:			; <UNDEFINED> instruction: 0xf7ff4479
    1938:	stmdavs	r1!, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    193c:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    1940:	andcs	r6, r5, #2818048	; 0x2b0000
    1944:	andcs	r6, r0, r9, ror #18
    1948:	ldrdmi	pc, [r0], -r8
    194c:	movwls	r3, #9729	; 0x2601
    1950:	stc	7, cr15, [ip], #1020	; 0x3fc
    1954:	ldrtmi	r9, [sl], -r2, lsl #22
    1958:	ldrcc	r2, [r8, #-257]	; 0xfffffeff
    195c:	strtmi	r9, [r0], -r0
    1960:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1964:	mvnle	r2, r4, lsl #28
    1968:	andcs	r4, r5, #1392640	; 0x154000
    196c:	ldrbtmi	r2, [r9], #-0
    1970:	ldc	7, cr15, [ip], {255}	; 0xff
    1974:	ldrbtmi	r4, [sl], #-2643	; 0xfffff5ad
    1978:	andcs	r4, r1, r1, lsl #12
    197c:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1980:			; <UNDEFINED> instruction: 0xf7ff2000
    1984:			; <UNDEFINED> instruction: 0xf1a0ed14
    1988:	blcs	1742614 <__assert_fail@plt+0x17410cc>
    198c:	mcrge	6, 6, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    1990:	strmi	r4, [r3], -sp, asr #20
    1994:	ldmdavs	r0!, {r0, r8, sp}
    1998:			; <UNDEFINED> instruction: 0xf7ff447a
    199c:	ssat	lr, #24, lr, asr #26
    19a0:			; <UNDEFINED> instruction: 0xf7ff2101
    19a4:	stmdbmi	r9, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
    19a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    19ac:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    19b0:	strdcs	lr, [r1], -r2
    19b4:	mcrmi	7, 2, lr, cr6, cr3, {1}
    19b8:	ldrbtmi	sl, [lr], #-3337	; 0xfffff2f7
    19bc:	blmi	11799f4 <__assert_fail@plt+0x11784ac>
    19c0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    19c4:			; <UNDEFINED> instruction: 0xf7ff6818
    19c8:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    19cc:	svcge	0x0020f47f
    19d0:	strtmi	r4, [r0], -r9, lsr #12
    19d4:			; <UNDEFINED> instruction: 0xf9e6f000
    19d8:	ldrtmi	r4, [r0], -r9, lsr #12
    19dc:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    19e0:	mvnle	r2, r0, lsl #16
    19e4:	ldmdbmi	ip!, {r2, r4, r8, r9, sl, sp, lr, pc}
    19e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    19ec:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    19f0:	andcs	r4, r1, r1, lsl #12
    19f4:	stc	7, cr15, [r0], {255}	; 0xff
    19f8:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    19fc:	andcs	r4, r5, #901120	; 0xdc000
    1a00:			; <UNDEFINED> instruction: 0xf7ff4479
    1a04:			; <UNDEFINED> instruction: 0x4601ec54
    1a08:			; <UNDEFINED> instruction: 0xf7ff2001
    1a0c:	svclt	0x0000ec76
    1a10:	andeq	r4, r1, ip, lsr #18
    1a14:	andeq	r0, r0, r4, asr #2
    1a18:	andeq	r2, r0, r6, asr #30
    1a1c:	ldrdeq	r2, [r0], -ip
    1a20:			; <UNDEFINED> instruction: 0x00002eb4
    1a24:	ldrdeq	r3, [r0], -r4
    1a28:			; <UNDEFINED> instruction: 0x000031b0
    1a2c:	andeq	r0, r0, r3, lsr #14
    1a30:	andeq	r4, r1, lr, asr #17
    1a34:			; <UNDEFINED> instruction: 0x000144b8
    1a38:	andeq	r0, r0, ip, ror #2
    1a3c:	andeq	r2, r0, r0, lsr #28
    1a40:	andeq	r0, r0, r4, ror #2
    1a44:	andeq	r2, r0, lr, lsl lr
    1a48:	andeq	r0, r0, ip, asr #2
    1a4c:			; <UNDEFINED> instruction: 0x00002db0
    1a50:			; <UNDEFINED> instruction: 0x000143bc
    1a54:	andeq	r2, r0, r8, ror sp
    1a58:	andeq	r3, r0, r0, lsl r0
    1a5c:	andeq	r3, r0, r0, lsl #1
    1a60:	andeq	r0, r0, r8, asr #2
    1a64:	ldrdeq	r4, [r1], -r6
    1a68:	ldrdeq	r0, [r0], -r5
    1a6c:	andeq	r4, r1, r2, ror #16
    1a70:	andeq	r4, r1, r0, asr #5
    1a74:	andeq	r4, r1, lr, asr #16
    1a78:	andeq	r4, r1, sl, ror #12
    1a7c:	andeq	r2, r0, sl, lsl lr
    1a80:	andeq	r2, r0, sl, asr #24
    1a84:	andeq	r4, r1, r6, lsl #4
    1a88:	andeq	r0, r0, ip, asr r1
    1a8c:	andeq	r2, r0, r8, lsr #27
    1a90:	andeq	r2, r0, r6, lsr ip
    1a94:	andeq	r2, r0, r0, lsr ip
    1a98:	andeq	r2, r0, r8, lsr #24
    1a9c:	andeq	r2, r0, r8, asr #24
    1aa0:	andeq	r2, r0, r8, ror #24
    1aa4:	muleq	r0, r0, ip
    1aa8:			; <UNDEFINED> instruction: 0x00002cb4
    1aac:			; <UNDEFINED> instruction: 0x00002cbe
    1ab0:	ldrdeq	r2, [r0], -lr
    1ab4:			; <UNDEFINED> instruction: 0x00002cb8
    1ab8:	andeq	r2, r0, r0, asr #25
    1abc:	ldrdeq	r2, [r0], -r4
    1ac0:	andeq	r2, r0, r2, asr #25
    1ac4:	ldrdeq	r2, [r0], -r6
    1ac8:	strdeq	r2, [r0], -r8
    1acc:	andeq	r2, r0, r2, lsl #26
    1ad0:	andeq	r2, r0, lr, lsl sp
    1ad4:	andeq	r0, r0, r4, asr r1
    1ad8:	andeq	r2, r0, sl, asr #25
    1adc:	andeq	r2, r0, ip, lsl #25
    1ae0:	bleq	3dc24 <__assert_fail@plt+0x3c6dc>
    1ae4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ae8:	strbtmi	fp, [sl], -r2, lsl #24
    1aec:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1af0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1af4:	ldrmi	sl, [sl], #776	; 0x308
    1af8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1afc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1b00:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1b04:			; <UNDEFINED> instruction: 0xf85a4b06
    1b08:	stmdami	r6, {r0, r1, ip, sp}
    1b0c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1b10:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1b14:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1b18:	andeq	r4, r1, r8, ror r3
    1b1c:	andeq	r0, r0, r8, lsr r1
    1b20:	andeq	r0, r0, r8, asr r1
    1b24:	andeq	r0, r0, r0, ror #2
    1b28:	ldr	r3, [pc, #20]	; 1b44 <__assert_fail@plt+0x5fc>
    1b2c:	ldr	r2, [pc, #20]	; 1b48 <__assert_fail@plt+0x600>
    1b30:	add	r3, pc, r3
    1b34:	ldr	r2, [r3, r2]
    1b38:	cmp	r2, #0
    1b3c:	bxeq	lr
    1b40:	b	1388 <__gmon_start__@plt>
    1b44:	andeq	r4, r1, r8, asr r3
    1b48:	andeq	r0, r0, r0, asr r1
    1b4c:	blmi	1d3b6c <__assert_fail@plt+0x1d2624>
    1b50:	bmi	1d2d38 <__assert_fail@plt+0x1d17f0>
    1b54:	addmi	r4, r3, #2063597568	; 0x7b000000
    1b58:	andle	r4, r3, sl, ror r4
    1b5c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b60:	ldrmi	fp, [r8, -r3, lsl #2]
    1b64:	svclt	0x00004770
    1b68:			; <UNDEFINED> instruction: 0x000144b8
    1b6c:			; <UNDEFINED> instruction: 0x000144b4
    1b70:	andeq	r4, r1, r4, lsr r3
    1b74:	andeq	r0, r0, r0, asr #2
    1b78:	stmdbmi	r9, {r3, fp, lr}
    1b7c:	bmi	252d64 <__assert_fail@plt+0x25181c>
    1b80:	bne	252d6c <__assert_fail@plt+0x251824>
    1b84:	svceq	0x00cb447a
    1b88:			; <UNDEFINED> instruction: 0x01a1eb03
    1b8c:	andle	r1, r3, r9, asr #32
    1b90:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b94:	ldrmi	fp, [r8, -r3, lsl #2]
    1b98:	svclt	0x00004770
    1b9c:	andeq	r4, r1, ip, lsl #9
    1ba0:	andeq	r4, r1, r8, lsl #9
    1ba4:	andeq	r4, r1, r8, lsl #6
    1ba8:	andeq	r0, r0, r8, ror #2
    1bac:	blmi	2aefd4 <__assert_fail@plt+0x2ada8c>
    1bb0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1bb4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1bb8:	blmi	27016c <__assert_fail@plt+0x26ec24>
    1bbc:	ldrdlt	r5, [r3, -r3]!
    1bc0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1bc4:			; <UNDEFINED> instruction: 0xf7ff6818
    1bc8:			; <UNDEFINED> instruction: 0xf7ffeb16
    1bcc:	blmi	1c1ad0 <__assert_fail@plt+0x1c0588>
    1bd0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1bd4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1bd8:	andeq	r4, r1, r6, asr r4
    1bdc:	ldrdeq	r4, [r1], -r8
    1be0:	andeq	r0, r0, ip, lsr r1
    1be4:	andeq	r4, r1, lr, lsr r4
    1be8:	andeq	r4, r1, r6, lsr r4
    1bec:	svclt	0x0000e7c4
    1bf0:	blmi	3af018 <__assert_fail@plt+0x3adad0>
    1bf4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1bf8:	stmdble	r5, {r1, r7, r9, lr}
    1bfc:	addeq	lr, r0, r3, lsl #22
    1c00:	stmdacs	r3, {r6, fp, sp, lr}
    1c04:	stclt	12, cr13, [r8, #-36]	; 0xffffffdc
    1c08:	addcs	r4, r3, #9216	; 0x2400
    1c0c:	stmdami	sl, {r0, r3, r8, fp, lr}
    1c10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1c14:			; <UNDEFINED> instruction: 0xf7ff4478
    1c18:	blmi	23ce80 <__assert_fail@plt+0x23b938>
    1c1c:	stmdbmi	r8, {r2, r7, r9, sp}
    1c20:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    1c24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1c28:	stc	7, cr15, [lr], {255}	; 0xff
    1c2c:	andeq	r4, r1, r8, lsl r4
    1c30:	andeq	r2, r0, r4, asr fp
    1c34:	strdeq	r2, [r0], -sl
    1c38:	andeq	r2, r0, r0, lsl r7
    1c3c:	andeq	r2, r0, r2, asr #22
    1c40:	andeq	r2, r0, r8, ror #13
    1c44:	andeq	r2, r0, lr, lsl #14
    1c48:	mvnsmi	lr, sp, lsr #18
    1c4c:	ldcmi	3, cr11, [ip, #-416]	; 0xfffffe60
    1c50:			; <UNDEFINED> instruction: 0xf8df460f
    1c54:			; <UNDEFINED> instruction: 0x46068070
    1c58:			; <UNDEFINED> instruction: 0x463a447d
    1c5c:	ldrbtmi	r4, [r8], #1584	; 0x630
    1c60:	strcs	r4, [r0], #-1577	; 0xfffff9d7
    1c64:	bl	ff33fc68 <__assert_fail@plt+0xff33e720>
    1c68:	strbpl	fp, [fp, r8, lsl #18]!
    1c6c:	strcc	fp, [r1], #-475	; 0xfffffe25
    1c70:	andle	r2, fp, r4, lsl #24
    1c74:	svcpl	0x0018f858
    1c78:			; <UNDEFINED> instruction: 0x4630463a
    1c7c:			; <UNDEFINED> instruction: 0xf7ff4629
    1c80:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
    1c84:	strcc	sp, [r1], #-241	; 0xffffff0f
    1c88:	mvnsle	r2, r4, lsl #24
    1c8c:	andcs	r4, r5, #229376	; 0x38000
    1c90:	ldrbtmi	r2, [r9], #-0
    1c94:	bl	2bfc98 <__assert_fail@plt+0x2be750>
    1c98:			; <UNDEFINED> instruction: 0xf7ff4631
    1c9c:			; <UNDEFINED> instruction: 0xf04feba6
    1ca0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    1ca4:			; <UNDEFINED> instruction: 0x462081f0
    1ca8:	blmi	23bc9c <__assert_fail@plt+0x23a754>
    1cac:	stmdbmi	r8, {r1, r2, r4, r5, r6, r9, sp}
    1cb0:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    1cb4:	tstcc	r0, #2030043136	; 0x79000000
    1cb8:			; <UNDEFINED> instruction: 0xf7ff4478
    1cbc:	svclt	0x0000ec46
    1cc0:	andeq	r2, r0, r4, lsl #14
    1cc4:	andeq	r3, r1, lr, lsl lr
    1cc8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1ccc:			; <UNDEFINED> instruction: 0x00002ab2
    1cd0:	andeq	r2, r0, r8, asr r6
    1cd4:	andeq	r2, r0, ip, ror sl
    1cd8:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1cdc:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1ce0:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1ce4:			; <UNDEFINED> instruction: 0xf7ff4620
    1ce8:	strmi	lr, [r7], -r0, lsr #22
    1cec:			; <UNDEFINED> instruction: 0xf7ff4620
    1cf0:			; <UNDEFINED> instruction: 0x4606eab8
    1cf4:			; <UNDEFINED> instruction: 0xf7ff4620
    1cf8:			; <UNDEFINED> instruction: 0x4604ebb6
    1cfc:			; <UNDEFINED> instruction: 0xb128bb66
    1d00:	bl	1e3fd04 <__assert_fail@plt+0x1e3e7bc>
    1d04:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1d08:	tstle	r7, r9, lsl #22
    1d0c:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1d10:			; <UNDEFINED> instruction: 0x4620681c
    1d14:	bl	23fd18 <__assert_fail@plt+0x23e7d0>
    1d18:	strtmi	r4, [r0], -r6, lsl #12
    1d1c:	b	fe83fd20 <__assert_fail@plt+0xfe83e7d8>
    1d20:	strtmi	r4, [r0], -r5, lsl #12
    1d24:	bl	fe7bfd28 <__assert_fail@plt+0xfe7be7e0>
    1d28:	bllt	f53540 <__assert_fail@plt+0xf51ff8>
    1d2c:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1d30:	bl	183fd34 <__assert_fail@plt+0x183e7ec>
    1d34:	blcs	25bd48 <__assert_fail@plt+0x25a800>
    1d38:	ldfltp	f5, [r8, #44]!	; 0x2c
    1d3c:	rscle	r2, r5, r0, lsr #22
    1d40:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1d44:	andcs	r2, r0, r5, lsl #4
    1d48:			; <UNDEFINED> instruction: 0xf7ff4479
    1d4c:			; <UNDEFINED> instruction: 0xf7ffeab0
    1d50:	andcs	lr, r1, r8, lsr #23
    1d54:	b	fe4bfd58 <__assert_fail@plt+0xfe4be810>
    1d58:	bl	133fd5c <__assert_fail@plt+0x133e814>
    1d5c:	stccs	8, cr6, [r0], {3}
    1d60:	blcs	836518 <__assert_fail@plt+0x834fd0>
    1d64:	andvs	fp, r4, r8, lsl pc
    1d68:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1d6c:	andcs	r2, r0, r5, lsl #4
    1d70:			; <UNDEFINED> instruction: 0xf7ff4479
    1d74:			; <UNDEFINED> instruction: 0xf7ffea9c
    1d78:			; <UNDEFINED> instruction: 0xe7eaeb38
    1d7c:	mvnle	r2, r0, lsl #16
    1d80:	bl	e3fd84 <__assert_fail@plt+0xe3e83c>
    1d84:	blcs	81bd98 <__assert_fail@plt+0x81a850>
    1d88:	andvs	fp, r4, r8, lsl pc
    1d8c:	svclt	0x0000e7e1
    1d90:	andeq	r4, r1, lr, lsr #3
    1d94:	andeq	r0, r0, ip, asr r1
    1d98:	andeq	r0, r0, ip, asr #2
    1d9c:	andeq	r2, r0, r0, lsr r6
    1da0:	andeq	r2, r0, r8, lsl #12
    1da4:	blmi	fead4854 <__assert_fail@plt+0xfead330c>
    1da8:	push	{r1, r3, r4, r5, r6, sl, lr}
    1dac:			; <UNDEFINED> instruction: 0xb0954ff0
    1db0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1db4:			; <UNDEFINED> instruction: 0xf04f9313
    1db8:	stmdacs	r0, {r8, r9}
    1dbc:	msrhi	CPSR_fc, r0
    1dc0:	stmdbcs	r0, {r0, r3, r7, r9, sl, lr}
    1dc4:	tsthi	r9, r0	; <UNPREDICTABLE>
    1dc8:			; <UNDEFINED> instruction: 0xf7ff2100
    1dcc:	bmi	fe8bc904 <__assert_fail@plt+0xfe8bb3bc>
    1dd0:	subsvs	r4, r0, #2046820352	; 0x7a000000
    1dd4:			; <UNDEFINED> instruction: 0xf0002800
    1dd8:			; <UNDEFINED> instruction: 0xf10d8126
    1ddc:			; <UNDEFINED> instruction: 0x46480a10
    1de0:			; <UNDEFINED> instruction: 0xf7ff4651
    1de4:	strmi	lr, [r6], -sl, ror #22
    1de8:			; <UNDEFINED> instruction: 0xf0002800
    1dec:			; <UNDEFINED> instruction: 0xf04f80f4
    1df0:			; <UNDEFINED> instruction: 0x260135ff
    1df4:	blmi	fe65389c <__assert_fail@plt+0xfe652354>
    1df8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1dfc:	svcmi	0x0098b1fb
    1e00:			; <UNDEFINED> instruction: 0xf8df2400
    1e04:	blmi	fe62e78c <__assert_fail@plt+0xfe62d244>
    1e08:	ldrbtmi	r4, [fp], #1151	; 0x47f
    1e0c:	movwls	r4, #5243	; 0x147b
    1e10:			; <UNDEFINED> instruction: 0xf7ff4620
    1e14:	stmdacs	r3, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1e18:	mrshi	pc, LR_fiq	; <UNPREDICTABLE>
    1e1c:			; <UNDEFINED> instruction: 0xf000e8df
    1e20:	andseq	r2, fp, #76, 10	; 0x13000000
    1e24:	cmple	r3, r0, lsl #28
    1e28:	svceq	0x0001f1b8
    1e2c:	stccs	15, cr11, [r1, #-32]	; 0xffffffe0
    1e30:	blmi	fe3b5fbc <__assert_fail@plt+0xfe3b4a74>
    1e34:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
    1e38:	adcmi	r6, r3, #1769472	; 0x1b0000
    1e3c:	bmi	fe3381e4 <__assert_fail@plt+0xfe336c9c>
    1e40:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
    1e44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e48:	subsmi	r9, sl, r3, lsl fp
    1e4c:	sbcshi	pc, pc, r0, asr #32
    1e50:	pop	{r0, r2, r4, ip, sp, pc}
    1e54:	mcrcs	15, 0, r8, cr0, cr0, {7}
    1e58:	stfcsd	f5, [r5, #-192]	; 0xffffff40
    1e5c:	rschi	pc, lr, r0, lsl #4
    1e60:			; <UNDEFINED> instruction: 0xf005e8df
    1e64:	ldchi	14, cr9, [r5], {168}	; 0xa8
    1e68:	vmlacs.f32	s14, s1, s6
    1e6c:			; <UNDEFINED> instruction: 0xf1b8d139
    1e70:	subsle	r0, r9, r1, lsl #30
    1e74:	svceq	0x0002f1b8
    1e78:			; <UNDEFINED> instruction: 0xf1b8d066
    1e7c:	subsle	r0, fp, r0, lsl #30
    1e80:	andcs	r4, r5, #124, 18	; 0x1f0000
    1e84:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1e88:	b	43fe8c <__assert_fail@plt+0x43e944>
    1e8c:			; <UNDEFINED> instruction: 0xf7ffb1f0
    1e90:			; <UNDEFINED> instruction: 0x4602ea16
    1e94:	suble	r2, r2, r0, lsl #16
    1e98:			; <UNDEFINED> instruction: 0x46216a78
    1e9c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ea0:	sbcle	r2, r6, r0, lsl #16
    1ea4:	andcs	r4, r5, #116, 18	; 0x1d0000
    1ea8:	ldrbtmi	r2, [r9], #-0
    1eac:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eb0:	andcs	r4, r1, r1, lsl #12
    1eb4:	b	ffbbfeb8 <__assert_fail@plt+0xffbbe970>
    1eb8:	strb	r4, [r8, r8, asr #12]!
    1ebc:	andcs	r4, r5, #1818624	; 0x1bc000
    1ec0:	ldrbtmi	r2, [r9], #-0
    1ec4:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ec8:	mvnle	r2, r0, lsl #16
    1ecc:	strb	r2, [r3, r0, lsl #4]!
    1ed0:	ldrbmi	r2, [r9], -r5, lsl #4
    1ed4:			; <UNDEFINED> instruction: 0xf7ff2000
    1ed8:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    1edc:	andcs	sp, r0, #-1073741771	; 0xc0000035
    1ee0:	stmdbmi	r7!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1ee4:	andcs	r2, r0, r5, lsl #4
    1ee8:			; <UNDEFINED> instruction: 0xf7ff4479
    1eec:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr, pc}
    1ef0:	andcs	sp, r0, #1073741875	; 0x40000033
    1ef4:	stmdbge	r2, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1ef8:	tstls	r0, r0, asr r6
    1efc:	b	fee3ff00 <__assert_fail@plt+0xfee3e9b8>
    1f00:	bge	228308 <__assert_fail@plt+0x226dc0>
    1f04:	andls	r2, r0, #-1476395008	; 0xa8000000
    1f08:	tstcs	r7, r8, lsl #12
    1f0c:			; <UNDEFINED> instruction: 0xffcef001
    1f10:	ldrmi	r9, [r0], -r0, lsl #20
    1f14:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f18:	stmdacs	r0, {r1, r9, sl, lr}
    1f1c:	ldmdbmi	r9, {r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    1f20:	ldrbtmi	r2, [r9], #-1
    1f24:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f28:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
    1f2c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f30:	stmdacs	r0, {r1, r9, sl, lr}
    1f34:			; <UNDEFINED> instruction: 0xe7f2d1b0
    1f38:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    1f3c:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f40:	stmdacs	r0, {r1, r9, sl, lr}
    1f44:	strb	sp, [sl, r8, lsr #3]!
    1f48:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    1f4c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f50:	stmdacs	r0, {r1, r9, sl, lr}
    1f54:	strb	sp, [r2, r0, lsr #3]!
    1f58:	andcs	r4, r5, #1277952	; 0x138000
    1f5c:	ldrbtmi	r2, [r9], #-0
    1f60:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f64:	orrsle	r2, r2, r0, lsl #16
    1f68:	stmdbmi	fp, {r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1f6c:	andcs	r2, r0, r5, lsl #4
    1f70:			; <UNDEFINED> instruction: 0xf7ff4479
    1f74:	stmdacs	r0, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
    1f78:	str	sp, [r7, r9, lsl #3]!
    1f7c:	andcs	r4, r5, #1163264	; 0x11c000
    1f80:	ldrbtmi	r2, [r9], #-0
    1f84:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f88:	orrle	r2, r0, r0, lsl #16
    1f8c:	stmdami	r4, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    1f90:			; <UNDEFINED> instruction: 0xf7ff4478
    1f94:			; <UNDEFINED> instruction: 0x4602e994
    1f98:			; <UNDEFINED> instruction: 0xf47f2800
    1f9c:			; <UNDEFINED> instruction: 0xe7beaf7d
    1fa0:	andcs	r4, r5, #64, 18	; 0x100000
    1fa4:	ldrbtmi	r2, [r9], #-0
    1fa8:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fac:			; <UNDEFINED> instruction: 0xf47f2800
    1fb0:	str	sl, [fp, lr, ror #30]
    1fb4:			; <UNDEFINED> instruction: 0x4648493c
    1fb8:			; <UNDEFINED> instruction: 0xf7ff4479
    1fbc:	andcs	lr, r5, #192, 20	; 0xc0000
    1fc0:	andsle	r2, r1, r4, lsr #16
    1fc4:	andcs	r4, r0, r9, lsr r9
    1fc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1fcc:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr, pc}
    1fd0:	svcge	0x005df47f
    1fd4:			; <UNDEFINED> instruction: 0x4650e77a
    1fd8:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fdc:	ldrbmi	r4, [r0], -r0, lsl #13
    1fe0:	b	133ffe4 <__assert_fail@plt+0x133ea9c>
    1fe4:	str	r4, [r6, -r5, lsl #12]
    1fe8:	andcs	r4, r0, r1, lsr r9
    1fec:			; <UNDEFINED> instruction: 0xf7ff4479
    1ff0:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    1ff4:	svcge	0x004bf47f
    1ff8:	blmi	bbbda0 <__assert_fail@plt+0xbba858>
    1ffc:	stmdbmi	lr!, {r1, r2, r4, r7, r9, sp}
    2000:	ldrbtmi	r4, [fp], #-2094	; 0xfffff7d2
    2004:			; <UNDEFINED> instruction: 0x33244479
    2008:			; <UNDEFINED> instruction: 0xf7ff4478
    200c:			; <UNDEFINED> instruction: 0xf7ffea9e
    2010:	blmi	afc588 <__assert_fail@plt+0xafb040>
    2014:	stmdbmi	fp!, {r0, r2, r4, r7, r9, sp}
    2018:	ldrbtmi	r4, [fp], #-2091	; 0xfffff7d5
    201c:			; <UNDEFINED> instruction: 0x33244479
    2020:			; <UNDEFINED> instruction: 0xf7ff4478
    2024:	stmdbmi	r9!, {r1, r4, r7, r9, fp, sp, lr, pc}
    2028:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    202c:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2030:	andcs	r4, r1, r1, lsl #12
    2034:	b	bc0038 <__assert_fail@plt+0xbbeaf0>
    2038:	b	1bc003c <__assert_fail@plt+0x1bbeaf4>
    203c:	andcs	r9, r5, #16384	; 0x4000
    2040:			; <UNDEFINED> instruction: 0xf7ff2000
    2044:	stmdacs	r0, {r2, r4, r5, r8, fp, sp, lr, pc}
    2048:	svcge	0x0021f47f
    204c:	svclt	0x0000e73e
    2050:	andeq	r4, r1, r4, ror #1
    2054:	andeq	r0, r0, r4, asr #2
    2058:	andeq	r4, r1, ip, lsr r2
    205c:	andeq	r4, r1, r4, lsl r2
    2060:	andeq	r4, r1, r4, lsl #4
    2064:			; <UNDEFINED> instruction: 0x000025be
    2068:	andeq	r2, r0, r8, ror #11
    206c:	ldrdeq	r4, [r1], -r6
    2070:	andeq	r4, r1, sl, asr #32
    2074:	andeq	r2, r0, lr, asr r5
    2078:	andeq	r2, r0, lr, ror r5
    207c:	andeq	r2, r0, r6, lsl #10
    2080:	andeq	r2, r0, r0, ror #9
    2084:	andeq	r2, r0, lr, lsl #9
    2088:	andeq	r2, r0, sl, lsr #9
    208c:	muleq	r0, r6, r4
    2090:	andeq	r2, r0, lr, lsl #9
    2094:			; <UNDEFINED> instruction: 0x000024be
    2098:	andeq	r2, r0, r4, lsr #9
    209c:	andeq	r2, r0, r6, lsl #9
    20a0:	andeq	r2, r0, r4, asr #8
    20a4:	andeq	r2, r0, r6, asr r4
    20a8:	andeq	r2, r0, r4, lsr r4
    20ac:	andeq	r2, r0, ip, lsr #8
    20b0:	andeq	r2, r0, r4, lsl #8
    20b4:	andeq	r2, r0, r2, ror #14
    20b8:	andeq	r2, r0, r8, lsl #6
    20bc:	andeq	r2, r0, r0, lsl #7
    20c0:	andeq	r2, r0, sl, asr #14
    20c4:	strdeq	r2, [r0], -r0
    20c8:	andeq	r2, r0, r4, ror #6
    20cc:	andeq	r2, r0, r6, ror #6
    20d0:	andvs	r2, fp, r0, lsl #6
    20d4:			; <UNDEFINED> instruction: 0xb328b410
    20d8:	mulmi	r0, r0, r9
    20dc:	tstle	ip, pc, lsr #24
    20e0:	mulcc	r1, r0, r9
    20e4:	andcc	r4, r1, r4, lsl #12
    20e8:	rscsle	r2, r9, pc, lsr #22
    20ec:	andvs	r2, fp, r1, lsl #6
    20f0:	mulcc	r1, r4, r9
    20f4:	svclt	0x00182b2f
    20f8:	andle	r2, sl, r0, lsl #22
    20fc:			; <UNDEFINED> instruction: 0xf1c04603
    2100:	ldmdane	sl, {r1}
    2104:			; <UNDEFINED> instruction: 0xf913600a
    2108:	bcs	dd14 <__assert_fail@plt+0xc7cc>
    210c:	bcs	bf1d74 <__assert_fail@plt+0xbf082c>
    2110:			; <UNDEFINED> instruction: 0x4620d1f7
    2114:	blmi	140290 <__assert_fail@plt+0x13ed48>
    2118:	stccs	7, cr4, [r0], {112}	; 0x70
    211c:			; <UNDEFINED> instruction: 0x4604d0f9
    2120:	strb	r3, [r3, r1]!
    2124:	ldrb	r4, [r4, r4, lsl #12]!
    2128:			; <UNDEFINED> instruction: 0x460eb570
    212c:	mulne	r0, r0, r9
    2130:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    2134:	cmplt	r1, r8, lsl #12
    2138:			; <UNDEFINED> instruction: 0x4630295c
    213c:			; <UNDEFINED> instruction: 0xf7ffd008
    2140:	ldmdblt	r8!, {r1, r2, r3, r6, r8, fp, sp, lr, pc}^
    2144:	strpl	r3, [r9, -r1, lsl #8]!
    2148:	stmdbcs	r0, {r5, r9, sl, lr}
    214c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    2150:			; <UNDEFINED> instruction: 0xf993192b
    2154:			; <UNDEFINED> instruction: 0xb12b3001
    2158:	strpl	r3, [r9, -r2, lsl #8]!
    215c:	stmdbcs	r0, {r5, r9, sl, lr}
    2160:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    2164:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2168:	mvnsmi	lr, sp, lsr #18
    216c:	bmi	8d39cc <__assert_fail@plt+0x8d2484>
    2170:	blmi	8ee380 <__assert_fail@plt+0x8ece38>
    2174:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    2178:	strmi	r4, [r8], r4, lsl #12
    217c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2180:			; <UNDEFINED> instruction: 0xf04f9301
    2184:	strls	r0, [r0, -r0, lsl #6]
    2188:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    218c:	tstlt	r4, r7
    2190:	mulcc	r0, r4, r9
    2194:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2198:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    219c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    21a0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    21a4:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21a8:	ldrtmi	r4, [fp], -r5, lsl #12
    21ac:			; <UNDEFINED> instruction: 0x46694632
    21b0:			; <UNDEFINED> instruction: 0xf7ff4620
    21b4:	stmdavs	fp!, {r4, r5, r6, fp, sp, lr, pc}
    21b8:	blls	3080c <__assert_fail@plt+0x2f2c4>
    21bc:	rscle	r4, sl, r3, lsr #5
    21c0:			; <UNDEFINED> instruction: 0xf993b11b
    21c4:	blcs	e1cc <__assert_fail@plt+0xcc84>
    21c8:	bmi	436964 <__assert_fail@plt+0x43541c>
    21cc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    21d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    21d4:	subsmi	r9, sl, r1, lsl #22
    21d8:	andlt	sp, r2, sp, lsl #2
    21dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    21e0:	blcs	894a14 <__assert_fail@plt+0x8934cc>
    21e4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    21e8:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    21ec:	strbmi	r4, [r2], -r3, lsr #12
    21f0:			; <UNDEFINED> instruction: 0xf7ff4479
    21f4:			; <UNDEFINED> instruction: 0xf7ffe882
    21f8:	svclt	0x0000e868
    21fc:	andeq	r3, r1, r6, lsl sp
    2200:	andeq	r0, r0, r4, asr #2
    2204:	andeq	r3, r1, r6, ror #28
    2208:	andeq	r2, r0, r8, ror r6
    220c:			; <UNDEFINED> instruction: 0x00013cbe
    2210:	andeq	r3, r1, r0, lsr #28
    2214:	andeq	r2, r0, r8, lsr #12
    2218:	addlt	fp, r3, r0, lsl #10
    221c:	tstls	r0, r7, lsl #24
    2220:			; <UNDEFINED> instruction: 0xf7ff9001
    2224:	ldrbtmi	lr, [ip], #-2280	; 0xfffff718
    2228:	ldmib	sp, {r1, r5, r8, sp}^
    222c:	andvs	r2, r1, r0, lsl #6
    2230:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    2234:			; <UNDEFINED> instruction: 0xf7ff4479
    2238:	svclt	0x0000e860
    223c:	ldrdeq	r3, [r1], -lr
    2240:	andeq	r2, r0, r4, ror #11
    2244:			; <UNDEFINED> instruction: 0x4604b538
    2248:			; <UNDEFINED> instruction: 0xf7ff460d
    224c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2250:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    2254:	lfmlt	f5, 1, [r8, #-0]
    2258:	strtmi	r4, [r0], -r9, lsr #12
    225c:			; <UNDEFINED> instruction: 0xffdcf7ff
    2260:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2264:			; <UNDEFINED> instruction: 0x47706018
    2268:	andeq	r3, r1, r2, lsr #27
    226c:	svcmi	0x00f0e92d
    2270:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    2274:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    2278:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    227c:			; <UNDEFINED> instruction: 0xf8df2500
    2280:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    2284:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2288:	movwls	r6, #55323	; 0xd81b
    228c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2290:	strmi	lr, [r0, #-2505]	; 0xfffff637
    2294:	strmi	r9, [r5], -r2, lsl #4
    2298:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    229c:	stccs	6, cr4, [r0, #-16]
    22a0:	adchi	pc, r9, r0
    22a4:	mulvs	r0, r5, r9
    22a8:			; <UNDEFINED> instruction: 0xf0002e00
    22ac:			; <UNDEFINED> instruction: 0xf7ff80a4
    22b0:			; <UNDEFINED> instruction: 0x462ae878
    22b4:	strmi	r6, [r2], r1, lsl #16
    22b8:			; <UNDEFINED> instruction: 0xf912e001
    22bc:	rscslt	r6, r3, #1, 30
    22c0:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    22c4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    22c8:	mcrcs	1, 1, sp, cr13, cr7, {7}
    22cc:	addshi	pc, r3, r0
    22d0:	bleq	c3e70c <__assert_fail@plt+0xc3d1c4>
    22d4:	ldrmi	r4, [sl], -r8, lsr #12
    22d8:	ldrbmi	r6, [r9], -r3, lsr #32
    22dc:			; <UNDEFINED> instruction: 0xf7fe930c
    22e0:	mcrls	15, 0, lr, cr12, cr10, {6}
    22e4:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    22e8:	smlabteq	r0, sp, r9, lr
    22ec:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    22f0:			; <UNDEFINED> instruction: 0xf0402d00
    22f4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    22f8:	tsthi	r6, r0	; <UNPREDICTABLE>
    22fc:	mulpl	r0, r6, r9
    2300:			; <UNDEFINED> instruction: 0xf0002d00
    2304:	andcs	r8, r0, #12, 2
    2308:	cdp	3, 0, cr2, cr8, cr0, {0}
    230c:			; <UNDEFINED> instruction: 0x4657ba10
    2310:	andsls	pc, r8, sp, asr #17
    2314:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2318:			; <UNDEFINED> instruction: 0x469246b1
    231c:			; <UNDEFINED> instruction: 0xf999469b
    2320:	bcs	1a4a32c <__assert_fail@plt+0x1a48de4>
    2324:	addhi	pc, sp, r0
    2328:	msreq	CPSR_, r2, lsr #32
    232c:			; <UNDEFINED> instruction: 0xf0402942
    2330:			; <UNDEFINED> instruction: 0xf99980e9
    2334:	bcs	a344 <__assert_fail@plt+0x8dfc>
    2338:	bicshi	pc, r3, r0
    233c:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2340:	subsle	r2, r8, r0, lsl #16
    2344:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    2348:			; <UNDEFINED> instruction: 0x4630d055
    234c:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2350:	movweq	lr, #47706	; 0xba5a
    2354:	cmple	lr, r5, lsl #12
    2358:	mulne	r0, r9, r9
    235c:	suble	r2, sl, r0, lsl #18
    2360:			; <UNDEFINED> instruction: 0x462a4630
    2364:			; <UNDEFINED> instruction: 0xf7ff4649
    2368:	stmdacs	r0, {r1, r4, r6, r7, fp, sp, lr, pc}
    236c:			; <UNDEFINED> instruction: 0xf919d143
    2370:	strbmi	ip, [sp], #-5
    2374:	svceq	0x0030f1bc
    2378:			; <UNDEFINED> instruction: 0xf108d10a
    237c:	bl	fea04388 <__assert_fail@plt+0xfea02e40>
    2380:	bl	142f9c <__assert_fail@plt+0x141a54>
    2384:			; <UNDEFINED> instruction: 0xf9150803
    2388:			; <UNDEFINED> instruction: 0xf1bccf01
    238c:	rscsle	r0, r8, r0, lsr pc
    2390:			; <UNDEFINED> instruction: 0xf833683b
    2394:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2398:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    239c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    23a0:	strtmi	r2, [r8], -r0, lsl #6
    23a4:	bne	43dc0c <__assert_fail@plt+0x43c6c4>
    23a8:	eorvs	r4, r3, sl, lsl r6
    23ac:			; <UNDEFINED> instruction: 0xf7fe930c
    23b0:			; <UNDEFINED> instruction: 0xf8ddef72
    23b4:	strmi	r9, [r9, #48]!	; 0x30
    23b8:	strmi	r6, [r2], r5, lsr #16
    23bc:			; <UNDEFINED> instruction: 0xf000468b
    23c0:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    23c4:	adchi	pc, r6, r0
    23c8:	mvnscc	pc, #16, 2
    23cc:			; <UNDEFINED> instruction: 0xf1419304
    23d0:	movwls	r3, #21503	; 0x53ff
    23d4:	ldrdeq	lr, [r4, -sp]
    23d8:	mvnscc	pc, #79	; 0x4f
    23dc:	andeq	pc, r2, #111	; 0x6f
    23e0:	svclt	0x0008428b
    23e4:			; <UNDEFINED> instruction: 0xd3274282
    23e8:	svceq	0x0000f1b9
    23ec:			; <UNDEFINED> instruction: 0xf999d003
    23f0:	bcs	a3f8 <__assert_fail@plt+0x8eb0>
    23f4:	tstcs	r6, #-1073741788	; 0xc0000024
    23f8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    23fc:	bmi	ff49a490 <__assert_fail@plt+0xff498f48>
    2400:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    2404:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2408:	subsmi	r9, sl, sp, lsl #22
    240c:	orrshi	pc, r6, r0, asr #32
    2410:	andlt	r4, pc, r8, lsr #12
    2414:	blhi	bd710 <__assert_fail@plt+0xbc1c8>
    2418:	svchi	0x00f0e8bd
    241c:			; <UNDEFINED> instruction: 0xf1109b01
    2420:			; <UNDEFINED> instruction: 0xf04f37ff
    2424:			; <UNDEFINED> instruction: 0xf06f31ff
    2428:			; <UNDEFINED> instruction: 0xf1430002
    242c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    2430:	adcsmi	fp, r8, #8, 30
    2434:	svcge	0x005ff4bf
    2438:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    243c:	rsbmi	sp, fp, #913408	; 0xdf000
    2440:			; <UNDEFINED> instruction: 0xf999e7dc
    2444:			; <UNDEFINED> instruction: 0xf0222002
    2448:	bcs	1082cd0 <__assert_fail@plt+0x1081788>
    244c:	svcge	0x0076f47f
    2450:	mulcs	r3, r9, r9
    2454:			; <UNDEFINED> instruction: 0xf47f2a00
    2458:			; <UNDEFINED> instruction: 0x464eaf71
    245c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2460:			; <UNDEFINED> instruction: 0x9018f8dd
    2464:	blge	13cba0 <__assert_fail@plt+0x13b658>
    2468:	ldcmi	3, cr9, [r8, #24]!
    246c:	mulne	r0, r6, r9
    2470:			; <UNDEFINED> instruction: 0x4628447d
    2474:			; <UNDEFINED> instruction: 0xf7fe9109
    2478:	stmdbls	r9, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    247c:			; <UNDEFINED> instruction: 0xf0002800
    2480:	blne	10e296c <__assert_fail@plt+0x10e1424>
    2484:			; <UNDEFINED> instruction: 0xf1039309
    2488:			; <UNDEFINED> instruction: 0xf1be0e01
    248c:			; <UNDEFINED> instruction: 0xf0000f00
    2490:	blls	1a29c0 <__assert_fail@plt+0x1a1478>
    2494:	mrscs	r2, (UNDEF: 0)
    2498:	blvc	ff8fcddc <__assert_fail@plt+0xff8fb894>
    249c:	blls	53f0c <__assert_fail@plt+0x529c4>
    24a0:			; <UNDEFINED> instruction: 0xf0402b00
    24a4:	b	142296c <__assert_fail@plt+0x1421424>
    24a8:	cmple	r7, r1, lsl #6
    24ac:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    24b0:	rdfnee	f0, f5, f0
    24b4:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    24b8:	and	r4, r4, ip, lsr #13
    24bc:	movweq	lr, #23124	; 0x5a54
    24c0:	ldfccp	f7, [pc], #48	; 24f8 <__assert_fail@plt+0xfb0>
    24c4:	blx	369a6 <__assert_fail@plt+0x3545e>
    24c8:			; <UNDEFINED> instruction: 0xf1bcf20b
    24cc:	blx	2924d2 <__assert_fail@plt+0x290f8a>
    24d0:	blx	fe80acde <__assert_fail@plt+0xfe809796>
    24d4:	strmi	r0, [sl], #-266	; 0xfffffef6
    24d8:			; <UNDEFINED> instruction: 0xf0004611
    24dc:	strcs	r8, [r0], #-252	; 0xffffff04
    24e0:	bcs	b8e8 <__assert_fail@plt+0xa3a0>
    24e4:	blx	fe836896 <__assert_fail@plt+0xfe83534e>
    24e8:			; <UNDEFINED> instruction: 0xf04f670a
    24ec:	blx	fea85cf6 <__assert_fail@plt+0xfea847ae>
    24f0:	ldrtmi	r2, [lr], -r2, lsl #6
    24f4:	bl	10c8b54 <__assert_fail@plt+0x10c760c>
    24f8:	blcs	3138 <__assert_fail@plt+0x1bf0>
    24fc:	strcs	sp, [r1], #-222	; 0xffffff22
    2500:	ldrb	r2, [fp, r0, lsl #10]
    2504:			; <UNDEFINED> instruction: 0xf47f2a00
    2508:			; <UNDEFINED> instruction: 0xe7a6af19
    250c:			; <UNDEFINED> instruction: 0xf43f2d00
    2510:			; <UNDEFINED> instruction: 0xe791af72
    2514:	movweq	lr, #47706	; 0xba5a
    2518:	svcge	0x0066f47f
    251c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2520:	stmib	r9, {sl, ip, sp}^
    2524:	strb	r3, [sl, -r0, lsl #8]!
    2528:	strcc	lr, [r0], #-2525	; 0xfffff623
    252c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2530:	strb	r3, [r4, -r0, lsl #8]!
    2534:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2538:	smlabteq	r0, sp, r9, lr
    253c:	streq	pc, [r1, #-111]!	; 0xffffff91
    2540:	tstlt	r3, r2, lsl #22
    2544:			; <UNDEFINED> instruction: 0xf8c39b02
    2548:	ldmib	sp, {sp, lr, pc}^
    254c:	strmi	r1, [fp], -r4, lsl #4
    2550:	svclt	0x00144313
    2554:	movwcs	r2, #769	; 0x301
    2558:	svceq	0x0000f1be
    255c:	movwcs	fp, #3848	; 0xf08
    2560:			; <UNDEFINED> instruction: 0xf0002b00
    2564:	blls	262838 <__assert_fail@plt+0x2612f0>
    2568:			; <UNDEFINED> instruction: 0xf8cd2001
    256c:	tstcs	r0, r4, lsr #32
    2570:	ldfccp	f7, [pc], #12	; 2584 <__assert_fail@plt+0x103c>
    2574:	strtmi	r9, [r8], r6, lsl #22
    2578:	b	13e7588 <__assert_fail@plt+0x13e6040>
    257c:	ldrmi	r7, [sl], r3, ror #23
    2580:	b	153a598 <__assert_fail@plt+0x1539050>
    2584:			; <UNDEFINED> instruction: 0xf10c0305
    2588:			; <UNDEFINED> instruction: 0xd11d3cff
    258c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2590:	svccc	0x00fff1bc
    2594:	andcs	pc, r1, #10240	; 0x2800
    2598:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    259c:	ldrmi	r4, [r1], -sl, lsl #8
    25a0:	strcs	sp, [r0], #-18	; 0xffffffee
    25a4:	bcs	b9ac <__assert_fail@plt+0xa464>
    25a8:	blx	fe83695e <__assert_fail@plt+0xfe835416>
    25ac:			; <UNDEFINED> instruction: 0xf04f670a
    25b0:	blx	fea85dba <__assert_fail@plt+0xfea84872>
    25b4:	ldrtmi	r2, [lr], -r2, lsl #6
    25b8:	bl	10c8c18 <__assert_fail@plt+0x10c76d0>
    25bc:	blcs	31fc <__assert_fail@plt+0x1cb4>
    25c0:	strcs	sp, [r1], #-223	; 0xffffff21
    25c4:	ldrb	r2, [ip, r0, lsl #10]
    25c8:	smlabteq	r6, sp, r9, lr
    25cc:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    25d0:			; <UNDEFINED> instruction: 0xf04f0104
    25d4:			; <UNDEFINED> instruction: 0x9c020a0a
    25d8:	bleq	3e71c <__assert_fail@plt+0x3d1d4>
    25dc:			; <UNDEFINED> instruction: 0xf8dd2900
    25e0:	svclt	0x00088024
    25e4:	tstle	r1, #720896	; 0xb0000
    25e8:	movweq	lr, #43802	; 0xab1a
    25ec:	andeq	lr, fp, #76800	; 0x12c00
    25f0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25f4:	movweq	lr, #43795	; 0xab13
    25f8:	andeq	lr, fp, #67584	; 0x10800
    25fc:	beq	fd250 <__assert_fail@plt+0xfbd08>
    2600:	bleq	bd310 <__assert_fail@plt+0xbbdc8>
    2604:	svclt	0x0008458b
    2608:	mvnle	r4, #545259520	; 0x20800000
    260c:	svceq	0x0000f1b8
    2610:	tstcs	r0, r2, lsl r0
    2614:	movweq	lr, #43802	; 0xab1a
    2618:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    261c:	andeq	lr, fp, #76800	; 0x12c00
    2620:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2624:	movweq	lr, #43795	; 0xab13
    2628:	andeq	lr, fp, #67584	; 0x10800
    262c:	beq	fd280 <__assert_fail@plt+0xfbd38>
    2630:	bleq	bd340 <__assert_fail@plt+0xbbdf8>
    2634:	mvnle	r4, r8, lsl #11
    2638:	strcs	r2, [r0, -r1, lsl #12]
    263c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2640:	strmi	lr, [r4, #-2525]	; 0xfffff623
    2644:	andsls	pc, r0, sp, asr #17
    2648:	strtmi	r4, [r9], -r0, lsr #12
    264c:	movwcs	r2, #522	; 0x20a
    2650:	stc2	0, cr15, [r2, #4]
    2654:	strtmi	r4, [r9], -r0, lsr #12
    2658:	strmi	lr, [r2, #-2509]	; 0xfffff633
    265c:			; <UNDEFINED> instruction: 0x46994690
    2660:	movwcs	r2, #522	; 0x20a
    2664:	ldc2l	0, cr15, [r8, #-4]!
    2668:	bl	11c8d3c <__assert_fail@plt+0x11c77f4>
    266c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2670:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2674:	bl	1308ce8 <__assert_fail@plt+0x13077a0>
    2678:	ldrtmi	r0, [r2], -r7, lsl #24
    267c:			; <UNDEFINED> instruction: 0x463b18de
    2680:	streq	lr, [ip, -ip, asr #22]
    2684:	strmi	r4, [sp], -r4, lsl #12
    2688:	svceq	0x0000f1b8
    268c:			; <UNDEFINED> instruction: 0x4650d014
    2690:			; <UNDEFINED> instruction: 0xf0014659
    2694:	strbmi	pc, [r2], -r1, ror #26	; <UNPREDICTABLE>
    2698:			; <UNDEFINED> instruction: 0xf001464b
    269c:			; <UNDEFINED> instruction: 0x460bfd5d
    26a0:	ldmib	sp, {r1, r9, sl, lr}^
    26a4:			; <UNDEFINED> instruction: 0xf0010106
    26a8:	blls	41c0c <__assert_fail@plt+0x406c4>
    26ac:	movwls	r1, #2075	; 0x81b
    26b0:	bl	10692bc <__assert_fail@plt+0x1067d74>
    26b4:	movwls	r0, #4867	; 0x1303
    26b8:	movwcs	lr, #10717	; 0x29dd
    26bc:	svclt	0x00082b00
    26c0:	sbcle	r2, r1, #40960	; 0xa000
    26c4:	strmi	lr, [r9, #-2525]	; 0xfffff623
    26c8:			; <UNDEFINED> instruction: 0x9010f8dd
    26cc:	movwcs	lr, #2525	; 0x9dd
    26d0:	movwcs	lr, #2505	; 0x9c9
    26d4:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    26d8:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    26dc:	smlabteq	r0, sp, r9, lr
    26e0:	strbmi	lr, [lr], -lr, lsr #14
    26e4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    26e8:			; <UNDEFINED> instruction: 0x9018f8dd
    26ec:	blge	13ce28 <__assert_fail@plt+0x13b8e0>
    26f0:	ldrt	r9, [sl], r6, lsl #6
    26f4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    26f8:			; <UNDEFINED> instruction: 0xf7fe4628
    26fc:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2700:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2704:	blls	3c0e8 <__assert_fail@plt+0x3aba0>
    2708:	stcls	7, cr2, [r6, #-0]
    270c:	blx	fe893f7e <__assert_fail@plt+0xfe892a36>
    2710:	ldrmi	r2, [lr], -r5, lsl #6
    2714:	blx	ff8e9322 <__assert_fail@plt+0xff8e7dda>
    2718:	svccs	0x00006705
    271c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2720:	tstcs	r0, r1
    2724:	blls	bc228 <__assert_fail@plt+0xbace0>
    2728:	blcs	14104 <__assert_fail@plt+0x12bbc>
    272c:	svcge	0x000af47f
    2730:	strcc	lr, [r0], #-2525	; 0xfffff623
    2734:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2738:	strbt	r3, [r0], -r0, lsl #8
    273c:	stcl	7, cr15, [r4, #1016]	; 0x3f8
    2740:	andeq	r3, r1, sl, lsl #24
    2744:	andeq	r0, r0, r4, asr #2
    2748:	andeq	r3, r1, sl, lsl #21
    274c:			; <UNDEFINED> instruction: 0x000023b4
    2750:	andeq	r2, r0, sl, lsr r1
    2754:			; <UNDEFINED> instruction: 0xf7ff2200
    2758:	svclt	0x0000bd89
    275c:	mvnsmi	lr, sp, lsr #18
    2760:	strmi	r4, [r7], -r8, lsl #13
    2764:			; <UNDEFINED> instruction: 0x4605b1d8
    2768:			; <UNDEFINED> instruction: 0xf7fee007
    276c:	rsclt	lr, r4, #416	; 0x1a0
    2770:			; <UNDEFINED> instruction: 0xf8336803
    2774:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2778:	strtmi	sp, [lr], -r4, lsl #10
    277c:	blmi	80bd8 <__assert_fail@plt+0x7f690>
    2780:	mvnsle	r2, r0, lsl #24
    2784:	svceq	0x0000f1b8
    2788:			; <UNDEFINED> instruction: 0xf8c8d001
    278c:	adcsmi	r6, lr, #0
    2790:			; <UNDEFINED> instruction: 0xf996d908
    2794:	andcs	r3, r1, r0
    2798:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    279c:	strdlt	r8, [r9, -r0]
    27a0:	andeq	pc, r0, r8, asr #17
    27a4:	ldmfd	sp!, {sp}
    27a8:	svclt	0x000081f0
    27ac:	mvnsmi	lr, sp, lsr #18
    27b0:	strmi	r4, [r7], -r8, lsl #13
    27b4:			; <UNDEFINED> instruction: 0x4605b1d8
    27b8:			; <UNDEFINED> instruction: 0xf7fee007
    27bc:	rsclt	lr, r4, #15488	; 0x3c80
    27c0:			; <UNDEFINED> instruction: 0xf8336803
    27c4:	ldrbeq	r3, [fp], #20
    27c8:	strtmi	sp, [lr], -r4, lsl #10
    27cc:	blmi	80c28 <__assert_fail@plt+0x7f6e0>
    27d0:	mvnsle	r2, r0, lsl #24
    27d4:	svceq	0x0000f1b8
    27d8:			; <UNDEFINED> instruction: 0xf8c8d001
    27dc:	adcsmi	r6, lr, #0
    27e0:			; <UNDEFINED> instruction: 0xf996d908
    27e4:	andcs	r3, r1, r0
    27e8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    27ec:	strdlt	r8, [r9, -r0]
    27f0:	andeq	pc, r0, r8, asr #17
    27f4:	ldmfd	sp!, {sp}
    27f8:	svclt	0x000081f0
    27fc:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2800:	strdlt	fp, [r2], r0
    2804:	bmi	76d428 <__assert_fail@plt+0x76bee0>
    2808:	cfstrsge	mvf4, [sl], {121}	; 0x79
    280c:	blvc	140960 <__assert_fail@plt+0x13f418>
    2810:	stmpl	sl, {r1, r2, r9, sl, lr}
    2814:	andls	r6, r1, #1179648	; 0x120000
    2818:	andeq	pc, r0, #79	; 0x4f
    281c:	and	r9, r5, r0, lsl #6
    2820:	ldrtmi	r4, [r0], -r9, lsr #12
    2824:	stcl	7, cr15, [r0], #1016	; 0x3f8
    2828:	cmnlt	r0, r8, lsl #8
    282c:	stcne	8, cr15, [r8], {84}	; 0x54
    2830:			; <UNDEFINED> instruction: 0xf854b1b1
    2834:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2838:			; <UNDEFINED> instruction: 0x4630b195
    283c:	ldcl	7, cr15, [r4], {254}	; 0xfe
    2840:	mvnle	r2, r0, lsl #16
    2844:	bmi	38a850 <__assert_fail@plt+0x389308>
    2848:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    284c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2850:	subsmi	r9, sl, r1, lsl #22
    2854:	andlt	sp, r2, sp, lsl #2
    2858:	ldrhtmi	lr, [r0], #141	; 0x8d
    285c:	ldrbmi	fp, [r0, -r3]!
    2860:	ldrtmi	r4, [r3], -r8, lsl #16
    2864:	ldrtmi	r4, [sl], -r8, lsl #18
    2868:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    286c:			; <UNDEFINED> instruction: 0xf7fe6800
    2870:			; <UNDEFINED> instruction: 0xf7feee12
    2874:	svclt	0x0000ed2a
    2878:	andeq	r3, r1, r4, lsl #13
    287c:	andeq	r0, r0, r4, asr #2
    2880:	andeq	r3, r1, r2, asr #12
    2884:	muleq	r1, ip, r7
    2888:	andeq	r1, r0, lr, lsr #31
    288c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2890:	subslt	r4, r4, #16777216	; 0x1000000
    2894:	and	r4, r3, r3, lsl #12
    2898:	mulle	r8, r4, r2
    289c:	andle	r4, r5, fp, lsl #5
    28a0:	mulcs	r0, r3, r9
    28a4:	movwcc	r4, #5656	; 0x1618
    28a8:	mvnsle	r2, r0, lsl #20
    28ac:			; <UNDEFINED> instruction: 0xf85d2000
    28b0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    28b4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    28b8:	andcs	fp, sl, #56, 10	; 0xe000000
    28bc:	strmi	r4, [sp], -r4, lsl #12
    28c0:	stc2l	7, cr15, [r0], {255}	; 0xff
    28c4:	svccc	0x0080f5b0
    28c8:	addlt	sp, r0, #268435456	; 0x10000000
    28cc:			; <UNDEFINED> instruction: 0x4629bd38
    28d0:			; <UNDEFINED> instruction: 0xf7ff4620
    28d4:	svclt	0x0000fca1
    28d8:	andscs	fp, r0, #56, 10	; 0xe000000
    28dc:	strmi	r4, [sp], -r4, lsl #12
    28e0:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    28e4:	svccc	0x0080f5b0
    28e8:	addlt	sp, r0, #268435456	; 0x10000000
    28ec:			; <UNDEFINED> instruction: 0x4629bd38
    28f0:			; <UNDEFINED> instruction: 0xf7ff4620
    28f4:	svclt	0x0000fc91
    28f8:	strt	r2, [r3], #522	; 0x20a
    28fc:	strt	r2, [r1], #528	; 0x210
    2900:	blmi	8d5190 <__assert_fail@plt+0x8d3c48>
    2904:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2908:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    290c:	strmi	r2, [r4], -r0, lsl #12
    2910:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2914:			; <UNDEFINED> instruction: 0xf04f9301
    2918:	strls	r0, [r0], -r0, lsl #6
    291c:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2920:	tstlt	r4, r6
    2924:	mulcc	r0, r4, r9
    2928:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    292c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2930:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2934:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2938:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    293c:	ldrtmi	r4, [r3], -r5, lsl #12
    2940:	strbtmi	r2, [r9], -sl, lsl #4
    2944:			; <UNDEFINED> instruction: 0xf7fe4620
    2948:	stmdavs	fp!, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    294c:	blls	30f80 <__assert_fail@plt+0x2fa38>
    2950:	rscle	r4, sl, r3, lsr #5
    2954:			; <UNDEFINED> instruction: 0xf993b11b
    2958:	blcs	e960 <__assert_fail@plt+0xd418>
    295c:	bmi	3f70f8 <__assert_fail@plt+0x3f5bb0>
    2960:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2964:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2968:	subsmi	r9, sl, r1, lsl #22
    296c:	andlt	sp, r3, ip, lsl #2
    2970:	bmi	2f2138 <__assert_fail@plt+0x2f0bf0>
    2974:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2978:	bicsle	r6, r6, r0, lsl r8
    297c:	strtmi	r4, [r3], -r9, lsl #18
    2980:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2984:	ldc	7, cr15, [r8], #1016	; 0x3f8
    2988:	ldc	7, cr15, [lr], {254}	; 0xfe
    298c:	andeq	r3, r1, r8, lsl #11
    2990:	andeq	r0, r0, r4, asr #2
    2994:	ldrdeq	r3, [r1], -r2
    2998:	andeq	r1, r0, r4, ror #29
    299c:	andeq	r3, r1, sl, lsr #10
    29a0:	andeq	r3, r1, lr, lsl #13
    29a4:	muleq	r0, r6, lr
    29a8:			; <UNDEFINED> instruction: 0x4606b5f8
    29ac:			; <UNDEFINED> instruction: 0xf7ff460f
    29b0:			; <UNDEFINED> instruction: 0xf110ffa7
    29b4:			; <UNDEFINED> instruction: 0xf1414400
    29b8:	cfstr32cs	mvfx0, [r1, #-0]
    29bc:	stccs	15, cr11, [r0], {8}
    29c0:	lfmlt	f5, 3, [r8]
    29c4:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    29c8:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    29cc:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    29d0:	andvs	r4, r4, sl, lsr r6
    29d4:	stmdbmi	r3, {r3, fp, sp, lr}
    29d8:			; <UNDEFINED> instruction: 0xf7fe4479
    29dc:	svclt	0x0000ec8e
    29e0:	andeq	r3, r1, r6, lsr r6
    29e4:	andeq	r1, r0, r0, asr #28
    29e8:			; <UNDEFINED> instruction: 0x4605b538
    29ec:			; <UNDEFINED> instruction: 0xf7ff460c
    29f0:			; <UNDEFINED> instruction: 0xf500ffdb
    29f4:			; <UNDEFINED> instruction: 0xf5b34300
    29f8:	andle	r3, r1, #128, 30	; 0x200
    29fc:	lfmlt	f3, 1, [r8, #-0]
    2a00:	ldcl	7, cr15, [r8], #1016	; 0x3f8
    2a04:	strtmi	r4, [r2], -r5, lsl #18
    2a08:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2a0c:	andvs	r4, r4, fp, lsr #12
    2a10:	stmdbmi	r3, {r3, fp, sp, lr}
    2a14:			; <UNDEFINED> instruction: 0xf7fe4479
    2a18:	svclt	0x0000ec70
    2a1c:	strdeq	r3, [r1], -sl
    2a20:	andeq	r1, r0, r4, lsl #28
    2a24:			; <UNDEFINED> instruction: 0xf7ff220a
    2a28:	svclt	0x0000bb9f
    2a2c:			; <UNDEFINED> instruction: 0xf7ff2210
    2a30:	svclt	0x0000bb9b
    2a34:	blmi	8952c0 <__assert_fail@plt+0x893d78>
    2a38:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2a3c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2a40:	strmi	r2, [r4], -r0, lsl #12
    2a44:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2a48:			; <UNDEFINED> instruction: 0xf04f9301
    2a4c:	strls	r0, [r0], -r0, lsl #6
    2a50:	ldcl	7, cr15, [r0], {254}	; 0xfe
    2a54:	tstlt	r4, r6
    2a58:	mulcc	r0, r4, r9
    2a5c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2a60:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2a64:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2a68:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2a6c:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2a70:	strbtmi	r4, [r9], -r5, lsl #12
    2a74:			; <UNDEFINED> instruction: 0xf7fe4620
    2a78:	stmdavs	fp!, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    2a7c:	blls	310b0 <__assert_fail@plt+0x2fb68>
    2a80:	rscle	r4, ip, r3, lsr #5
    2a84:			; <UNDEFINED> instruction: 0xf993b11b
    2a88:	blcs	ea90 <__assert_fail@plt+0xd548>
    2a8c:	bmi	3f7230 <__assert_fail@plt+0x3f5ce8>
    2a90:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2a94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a98:	subsmi	r9, sl, r1, lsl #22
    2a9c:	andlt	sp, r3, ip, lsl #2
    2aa0:	bmi	2f2268 <__assert_fail@plt+0x2f0d20>
    2aa4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2aa8:	bicsle	r6, r8, r0, lsl r8
    2aac:	strtmi	r4, [r3], -r9, lsl #18
    2ab0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2ab4:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    2ab8:	stc	7, cr15, [r6], {254}	; 0xfe
    2abc:	andeq	r3, r1, r4, asr r4
    2ac0:	andeq	r0, r0, r4, asr #2
    2ac4:	muleq	r1, lr, r5
    2ac8:			; <UNDEFINED> instruction: 0x00001db0
    2acc:	strdeq	r3, [r1], -sl
    2ad0:	andeq	r3, r1, lr, asr r5
    2ad4:	andeq	r1, r0, r6, ror #26
    2ad8:	blmi	8d5368 <__assert_fail@plt+0x8d3e20>
    2adc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2ae0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2ae4:	strmi	r2, [r4], -r0, lsl #12
    2ae8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2aec:			; <UNDEFINED> instruction: 0xf04f9301
    2af0:	strls	r0, [r0], -r0, lsl #6
    2af4:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    2af8:	tstlt	r4, r6
    2afc:	mulcc	r0, r4, r9
    2b00:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2b04:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2b08:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2b0c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2b10:	stcl	7, cr15, [r0], {254}	; 0xfe
    2b14:	andcs	r4, sl, #5242880	; 0x500000
    2b18:	strtmi	r4, [r0], -r9, ror #12
    2b1c:	bl	1c40b1c <__assert_fail@plt+0x1c3f5d4>
    2b20:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2b24:	adcmi	r9, r3, #0, 22
    2b28:	tstlt	fp, fp, ror #1
    2b2c:	mulcc	r0, r3, r9
    2b30:	mvnle	r2, r0, lsl #22
    2b34:	blmi	315378 <__assert_fail@plt+0x313e30>
    2b38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b3c:	blls	5cbac <__assert_fail@plt+0x5b664>
    2b40:	qaddle	r4, sl, ip
    2b44:	ldcllt	0, cr11, [r0, #12]!
    2b48:	blcs	89537c <__assert_fail@plt+0x893e34>
    2b4c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2b50:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2b54:	ldrtmi	r4, [sl], -r3, lsr #12
    2b58:			; <UNDEFINED> instruction: 0xf7fe4479
    2b5c:			; <UNDEFINED> instruction: 0xf7feebce
    2b60:	svclt	0x0000ebb4
    2b64:			; <UNDEFINED> instruction: 0x000133b0
    2b68:	andeq	r0, r0, r4, asr #2
    2b6c:	strdeq	r3, [r1], -sl
    2b70:	andeq	r1, r0, ip, lsl #26
    2b74:	andeq	r3, r1, r4, asr r3
    2b78:			; <UNDEFINED> instruction: 0x000134b8
    2b7c:	andeq	r1, r0, r0, asr #25
    2b80:	blmi	8d5410 <__assert_fail@plt+0x8d3ec8>
    2b84:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2b88:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2b8c:	strmi	r2, [r4], -r0, lsl #12
    2b90:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2b94:			; <UNDEFINED> instruction: 0xf04f9301
    2b98:	strls	r0, [r0], -r0, lsl #6
    2b9c:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    2ba0:	tstlt	r4, r6
    2ba4:	mulcc	r0, r4, r9
    2ba8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2bac:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2bb0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2bb4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2bb8:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2bbc:	andcs	r4, sl, #5242880	; 0x500000
    2bc0:	strtmi	r4, [r0], -r9, ror #12
    2bc4:	bl	fffc0bc4 <__assert_fail@plt+0xfffbf67c>
    2bc8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2bcc:	adcmi	r9, r3, #0, 22
    2bd0:	tstlt	fp, fp, ror #1
    2bd4:	mulcc	r0, r3, r9
    2bd8:	mvnle	r2, r0, lsl #22
    2bdc:	blmi	315420 <__assert_fail@plt+0x313ed8>
    2be0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2be4:	blls	5cc54 <__assert_fail@plt+0x5b70c>
    2be8:	qaddle	r4, sl, ip
    2bec:	ldcllt	0, cr11, [r0, #12]!
    2bf0:	blcs	895424 <__assert_fail@plt+0x893edc>
    2bf4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2bf8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2bfc:	ldrtmi	r4, [sl], -r3, lsr #12
    2c00:			; <UNDEFINED> instruction: 0xf7fe4479
    2c04:			; <UNDEFINED> instruction: 0xf7feeb7a
    2c08:	svclt	0x0000eb60
    2c0c:	andeq	r3, r1, r8, lsl #6
    2c10:	andeq	r0, r0, r4, asr #2
    2c14:	andeq	r3, r1, r2, asr r4
    2c18:	andeq	r1, r0, r4, ror #24
    2c1c:	andeq	r3, r1, ip, lsr #5
    2c20:	andeq	r3, r1, r0, lsl r4
    2c24:	andeq	r1, r0, r8, lsl ip
    2c28:	blmi	655490 <__assert_fail@plt+0x653f48>
    2c2c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2c30:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2c34:	strbtmi	r4, [r9], -ip, lsl #12
    2c38:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2c3c:			; <UNDEFINED> instruction: 0xf04f9303
    2c40:			; <UNDEFINED> instruction: 0xf7ff0300
    2c44:	orrslt	pc, r0, r7, lsl #27
    2c48:	bl	ff540c48 <__assert_fail@plt+0xff53f700>
    2c4c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2c50:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2c54:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2c58:	strtmi	r4, [r2], -fp, lsr #12
    2c5c:			; <UNDEFINED> instruction: 0xf7fe4479
    2c60:	stmdbmi	lr, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    2c64:	strtmi	r4, [r2], -fp, lsr #12
    2c68:			; <UNDEFINED> instruction: 0xf7fe4479
    2c6c:	bmi	33dcc4 <__assert_fail@plt+0x33c77c>
    2c70:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2c74:	ldrdeq	lr, [r0, -sp]
    2c78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c7c:	subsmi	r9, sl, r3, lsl #22
    2c80:	andlt	sp, r5, r1, lsl #2
    2c84:			; <UNDEFINED> instruction: 0xf7febd30
    2c88:	svclt	0x0000eb20
    2c8c:	andeq	r3, r1, r0, ror #4
    2c90:	andeq	r0, r0, r4, asr #2
    2c94:			; <UNDEFINED> instruction: 0x000133b6
    2c98:			; <UNDEFINED> instruction: 0x00001bbc
    2c9c:			; <UNDEFINED> instruction: 0x00001bb0
    2ca0:	andeq	r3, r1, sl, lsl r2
    2ca4:			; <UNDEFINED> instruction: 0x460cb510
    2ca8:			; <UNDEFINED> instruction: 0xf7ff4611
    2cac:	ldc	14, cr15, [pc, #780]	; 2fc0 <__assert_fail@plt+0x1a78>
    2cb0:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2cb4:	vcvt.f64.s32	d7, s0
    2cb8:	vstr	d21, [r4, #924]	; 0x39c
    2cbc:	vadd.f32	s14, s0, s0
    2cc0:	vnmul.f64	d0, d0, d5
    2cc4:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2cc8:	vstr	d0, [r4, #768]	; 0x300
    2ccc:	vldrlt	s0, [r0, #-4]
    2cd0:	andeq	r0, r0, r0
    2cd4:	smlawbmi	lr, r0, r4, r8
    2cd8:	rsbsmi	pc, r0, #0, 8
    2cdc:			; <UNDEFINED> instruction: 0xf5b24603
    2ce0:			; <UNDEFINED> instruction: 0xf1014f80
    2ce4:	push	{r2, sl, fp}
    2ce8:	svclt	0x00044ff0
    2cec:			; <UNDEFINED> instruction: 0xf04f460a
    2cf0:			; <UNDEFINED> instruction: 0xf1010a64
    2cf4:			; <UNDEFINED> instruction: 0xf1010901
    2cf8:			; <UNDEFINED> instruction: 0xf1010802
    2cfc:			; <UNDEFINED> instruction: 0xf1010e03
    2d00:			; <UNDEFINED> instruction: 0xf1010705
    2d04:			; <UNDEFINED> instruction: 0xf1010606
    2d08:			; <UNDEFINED> instruction: 0xf1010507
    2d0c:			; <UNDEFINED> instruction: 0xf1010408
    2d10:	svclt	0x00080009
    2d14:	blge	2c0d24 <__assert_fail@plt+0x2bf7dc>
    2d18:			; <UNDEFINED> instruction: 0xf5b2d03f
    2d1c:	svclt	0x00024f20
    2d20:			; <UNDEFINED> instruction: 0xf04f460a
    2d24:			; <UNDEFINED> instruction: 0xf8020a6c
    2d28:	eorsle	sl, r6, sl, lsl #22
    2d2c:	svcpl	0x0000f5b2
    2d30:	strmi	fp, [sl], -r2, lsl #30
    2d34:	beq	18fee78 <__assert_fail@plt+0x18fd930>
    2d38:	blge	2c0d48 <__assert_fail@plt+0x2bf800>
    2d3c:			; <UNDEFINED> instruction: 0xf5b2d02d
    2d40:	svclt	0x00024fc0
    2d44:			; <UNDEFINED> instruction: 0xf04f460a
    2d48:			; <UNDEFINED> instruction: 0xf8020a62
    2d4c:	eorle	sl, r4, sl, lsl #22
    2d50:	svcmi	0x0040f5b2
    2d54:	strmi	fp, [sl], -r2, lsl #30
    2d58:	beq	1cfee9c <__assert_fail@plt+0x1cfd954>
    2d5c:	blge	2c0d6c <__assert_fail@plt+0x2bf824>
    2d60:			; <UNDEFINED> instruction: 0xf5b2d01b
    2d64:	svclt	0x00025f80
    2d68:			; <UNDEFINED> instruction: 0xf04f460a
    2d6c:			; <UNDEFINED> instruction: 0xf8020a70
    2d70:	andsle	sl, r2, sl, lsl #22
    2d74:	svcmi	0x0000f5b2
    2d78:	strmi	fp, [sl], -r2, lsl #30
    2d7c:	beq	b7eec0 <__assert_fail@plt+0xb7d978>
    2d80:	blge	2c0d90 <__assert_fail@plt+0x2bf848>
    2d84:	strmi	sp, [r2], -r9
    2d88:	strtmi	r4, [ip], -r0, lsr #12
    2d8c:			; <UNDEFINED> instruction: 0x463e4635
    2d90:	ldrbtmi	r4, [r4], r7, ror #12
    2d94:	strbmi	r4, [r8], r6, asr #13
    2d98:			; <UNDEFINED> instruction: 0xf4134689
    2d9c:			; <UNDEFINED> instruction: 0xf0037f80
    2da0:	svclt	0x00140a40
    2da4:	bleq	1cbeee8 <__assert_fail@plt+0x1cbd9a0>
    2da8:	bleq	b7eeec <__assert_fail@plt+0xb7d9a4>
    2dac:	svceq	0x0080f013
    2db0:	andlt	pc, r0, r9, lsl #17
    2db4:			; <UNDEFINED> instruction: 0xf04fbf14
    2db8:			; <UNDEFINED> instruction: 0xf04f0977
    2dbc:			; <UNDEFINED> instruction: 0xf413092d
    2dc0:			; <UNDEFINED> instruction: 0xf8886f00
    2dc4:	eorsle	r9, pc, r0
    2dc8:	svceq	0x0000f1ba
    2dcc:			; <UNDEFINED> instruction: 0xf04fbf14
    2dd0:			; <UNDEFINED> instruction: 0xf04f0873
    2dd4:			; <UNDEFINED> instruction: 0xf0130853
    2dd8:			; <UNDEFINED> instruction: 0xf88e0f20
    2ddc:	svclt	0x00148000
    2de0:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2de4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2de8:	svceq	0x0010f013
    2dec:	and	pc, r0, ip, lsl #17
    2df0:	stceq	0, cr15, [r8], {3}
    2df4:			; <UNDEFINED> instruction: 0xf04fbf14
    2df8:			; <UNDEFINED> instruction: 0xf04f0e77
    2dfc:			; <UNDEFINED> instruction: 0xf4130e2d
    2e00:			; <UNDEFINED> instruction: 0xf8876f80
    2e04:	eorsle	lr, r1, r0
    2e08:	svceq	0x0000f1bc
    2e0c:			; <UNDEFINED> instruction: 0x2773bf14
    2e10:			; <UNDEFINED> instruction: 0xf0132753
    2e14:	eorsvc	r0, r7, r4, lsl #30
    2e18:	uhadd16cs	fp, r2, r4
    2e1c:			; <UNDEFINED> instruction: 0xf013262d
    2e20:	eorvc	r0, lr, r2, lsl #30
    2e24:	streq	pc, [r1, #-3]
    2e28:	uhadd16cs	fp, r7, r4
    2e2c:	eorvc	r2, r6, sp, lsr #12
    2e30:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2e34:	svclt	0x00142d00
    2e38:	cmpcs	r4, #116, 6	; 0xd0000001
    2e3c:	movwcs	r7, #3
    2e40:	andsvc	r4, r3, r8, lsl #12
    2e44:	svchi	0x00f0e8bd
    2e48:	svceq	0x0000f1ba
    2e4c:			; <UNDEFINED> instruction: 0xf04fbf14
    2e50:			; <UNDEFINED> instruction: 0xf04f0878
    2e54:	ldr	r0, [lr, sp, lsr #16]!
    2e58:	svclt	0x00142d00
    2e5c:			; <UNDEFINED> instruction: 0x232d2378
    2e60:	movwcs	r7, #3
    2e64:	andsvc	r4, r3, r8, lsl #12
    2e68:	svchi	0x00f0e8bd
    2e6c:	svceq	0x0000f1bc
    2e70:			; <UNDEFINED> instruction: 0x2778bf14
    2e74:	strb	r2, [ip, sp, lsr #14]
    2e78:	svcmi	0x00f0e92d
    2e7c:			; <UNDEFINED> instruction: 0xf04fb097
    2e80:	stmib	sp, {r0, sl, fp}^
    2e84:	bmi	1f8baac <__assert_fail@plt+0x1f8a564>
    2e88:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2e8c:			; <UNDEFINED> instruction: 0x078258d3
    2e90:			; <UNDEFINED> instruction: 0xf10dbf54
    2e94:			; <UNDEFINED> instruction: 0xf10d082c
    2e98:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2e9c:			; <UNDEFINED> instruction: 0xf04f9315
    2ea0:	svclt	0x00450300
    2ea4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2ea8:	strbmi	r2, [r6], r0, lsr #6
    2eac:	eorcc	pc, ip, sp, lsl #17
    2eb0:			; <UNDEFINED> instruction: 0xf1a3230a
    2eb4:			; <UNDEFINED> instruction: 0xf1c30120
    2eb8:	blx	b03740 <__assert_fail@plt+0xb021f8>
    2ebc:	blx	33f6cc <__assert_fail@plt+0x33e184>
    2ec0:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2ec4:	andne	lr, r8, #3620864	; 0x374000
    2ec8:	vst1.8	{d15-d16}, [r3], ip
    2ecc:	svclt	0x000842aa
    2ed0:			; <UNDEFINED> instruction: 0xf0c042a1
    2ed4:	movwcc	r8, #41099	; 0xa08b
    2ed8:	mvnle	r2, r6, asr #22
    2edc:			; <UNDEFINED> instruction: 0xf64c223c
    2ee0:			; <UNDEFINED> instruction: 0xf6cc45cd
    2ee4:			; <UNDEFINED> instruction: 0xf04f45cc
    2ee8:			; <UNDEFINED> instruction: 0xf1a231ff
    2eec:	blx	fe945376 <__assert_fail@plt+0xfe943e2e>
    2ef0:	blx	5c300 <__assert_fail@plt+0x5adb8>
    2ef4:	blx	81f04 <__assert_fail@plt+0x809bc>
    2ef8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2efc:			; <UNDEFINED> instruction: 0x0c09ea4c
    2f00:			; <UNDEFINED> instruction: 0xf1c24c61
    2f04:	svcls	0x00090920
    2f08:			; <UNDEFINED> instruction: 0xf909fa21
    2f0c:	b	1314104 <__assert_fail@plt+0x1312bbc>
    2f10:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2f14:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2f18:	blx	193164 <__assert_fail@plt+0x191c1c>
    2f1c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2f20:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2f24:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2f28:	streq	lr, [r1], #-2598	; 0xfffff5da
    2f2c:			; <UNDEFINED> instruction: 0xf1ba40d6
    2f30:	svclt	0x000c0f42
    2f34:			; <UNDEFINED> instruction: 0xf0002100
    2f38:	bcc	803344 <__assert_fail@plt+0x801dfc>
    2f3c:	streq	lr, [r9], -r6, asr #20
    2f40:	vpmax.s8	d15, d2, d23
    2f44:	andge	pc, r0, lr, lsl #17
    2f48:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2f4c:	addhi	pc, r4, r0
    2f50:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2f54:			; <UNDEFINED> instruction: 0xf88e2269
    2f58:	subcs	r2, r2, #1
    2f5c:	andcs	pc, r2, lr, lsl #17
    2f60:	andvc	r2, sl, r0, lsl #4
    2f64:	andeq	lr, r5, #84, 20	; 0x54000
    2f68:			; <UNDEFINED> instruction: 0xf1a3d04a
    2f6c:			; <UNDEFINED> instruction: 0xf1c30114
    2f70:	blx	904c48 <__assert_fail@plt+0x903700>
    2f74:	blx	17f780 <__assert_fail@plt+0x17e238>
    2f78:	blcc	d40b9c <__assert_fail@plt+0xd3f654>
    2f7c:	blx	953c6c <__assert_fail@plt+0x952724>
    2f80:	blx	97fb94 <__assert_fail@plt+0x97e64c>
    2f84:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2f88:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2f8c:			; <UNDEFINED> instruction: 0xf04f1d50
    2f90:			; <UNDEFINED> instruction: 0xf1410300
    2f94:	andcs	r0, sl, #0, 2
    2f98:			; <UNDEFINED> instruction: 0xf8def001
    2f9c:	movwcs	r2, #522	; 0x20a
    2fa0:	strmi	r4, [fp], r2, lsl #13
    2fa4:			; <UNDEFINED> instruction: 0xf8d8f001
    2fa8:	subsle	r4, r8, r3, lsl r3
    2fac:	movweq	lr, #47706	; 0xba5a
    2fb0:			; <UNDEFINED> instruction: 0xf7fed026
    2fb4:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    2fb8:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2fbc:	subsle	r2, r7, r0, lsl #20
    2fc0:	mulcc	r0, r2, r9
    2fc4:	bmi	c713f8 <__assert_fail@plt+0xc6feb0>
    2fc8:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2fcc:			; <UNDEFINED> instruction: 0x23204d30
    2fd0:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2fd4:	ldrmi	r4, [r9], -r0, lsr #12
    2fd8:			; <UNDEFINED> instruction: 0xf8cd2201
    2fdc:	stmib	sp, {r3, r4, pc}^
    2fe0:	strls	sl, [r1], -r4, lsl #22
    2fe4:			; <UNDEFINED> instruction: 0xf7fe9500
    2fe8:	muls	r5, lr, sl
    2fec:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2ff0:	svcge	0x0075f47f
    2ff4:	movtcs	r9, #11784	; 0x2e08
    2ff8:	andcs	pc, r1, lr, lsl #17
    2ffc:	andcc	pc, r0, lr, lsl #17
    3000:			; <UNDEFINED> instruction: 0xac0d4a24
    3004:	stmib	sp, {r5, r8, r9, sp}^
    3008:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    300c:	andls	r4, r0, #32, 12	; 0x2000000
    3010:	andcs	r4, r1, #26214400	; 0x1900000
    3014:	b	fe1c1014 <__assert_fail@plt+0xfe1bfacc>
    3018:			; <UNDEFINED> instruction: 0xf7fe4620
    301c:	bmi	7bd564 <__assert_fail@plt+0x7bc01c>
    3020:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    3024:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3028:	subsmi	r9, sl, r5, lsl fp
    302c:	andslt	sp, r7, r6, lsr #2
    3030:	svchi	0x00f0e8bd
    3034:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    3038:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    303c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3040:			; <UNDEFINED> instruction: 0xf0012264
    3044:	stmdbcs	r0, {r0, r3, r7, fp, ip, sp, lr, pc}
    3048:	svclt	0x00084682
    304c:	strmi	r2, [fp], sl, lsl #16
    3050:	strcc	fp, [r1], -r8, lsl #30
    3054:	ldrb	sp, [r3, sl, lsr #3]
    3058:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    305c:	ldrbmi	lr, [r0], -r0, lsl #15
    3060:	andcs	r4, sl, #93323264	; 0x5900000
    3064:			; <UNDEFINED> instruction: 0xf0012300
    3068:	sxtab16mi	pc, r2, r7, ror #16	; <UNPREDICTABLE>
    306c:	ldr	r4, [sp, fp, lsl #13]
    3070:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    3074:	bmi	2bcf20 <__assert_fail@plt+0x2bb9d8>
    3078:			; <UNDEFINED> instruction: 0xe7a6447a
    307c:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3080:	andeq	r3, r1, r2
    3084:	andeq	r0, r0, r4, asr #2
    3088:	andeq	r1, r0, r0, lsr r9
    308c:	andeq	r1, r0, ip, ror #19
    3090:	andeq	r1, r0, r2, ror r8
    3094:	andeq	r1, r0, r6, asr #16
    3098:	andeq	r2, r1, sl, ror #28
    309c:	andeq	r1, r0, r2, asr #18
    30a0:	andeq	r1, r0, ip, lsr r9
    30a4:	suble	r2, r5, r0, lsl #16
    30a8:	mvnsmi	lr, #737280	; 0xb4000
    30ac:			; <UNDEFINED> instruction: 0xf9904698
    30b0:	orrlt	r3, r3, #0
    30b4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    30b8:	ldrmi	r4, [r7], -r9, lsl #13
    30bc:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    30c0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    30c4:	svceq	0x0000f1b8
    30c8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    30cc:			; <UNDEFINED> instruction: 0x4605bb1c
    30d0:	strtmi	r2, [lr], -ip, lsr #22
    30d4:	svccs	0x0001f915
    30d8:	bllt	b7140 <__assert_fail@plt+0xb5bf8>
    30dc:	adcsmi	r4, r0, #48234496	; 0x2e00000
    30e0:	bne	c7794c <__assert_fail@plt+0xc76404>
    30e4:	mcrrne	7, 12, r4, r3, cr0
    30e8:			; <UNDEFINED> instruction: 0xf849d015
    30ec:	strcc	r0, [r1], #-36	; 0xffffffdc
    30f0:	mulcc	r0, r6, r9
    30f4:			; <UNDEFINED> instruction: 0xf995b1bb
    30f8:			; <UNDEFINED> instruction: 0xb1a33000
    30fc:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    3100:	strtmi	r2, [r8], -ip, lsr #22
    3104:			; <UNDEFINED> instruction: 0xf915462e
    3108:	mvnle	r2, r1, lsl #30
    310c:	svclt	0x00082a00
    3110:	adcsmi	r4, r0, #48234496	; 0x2e00000
    3114:			; <UNDEFINED> instruction: 0xf04fd3e5
    3118:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    311c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    3120:	ldrmi	sp, [r3], -r4, lsl #18
    3124:			; <UNDEFINED> instruction: 0x4620e7d4
    3128:	mvnshi	lr, #12386304	; 0xbd0000
    312c:	andeq	pc, r1, pc, rrx
    3130:	mvnshi	lr, #12386304	; 0xbd0000
    3134:	rscscc	pc, pc, pc, asr #32
    3138:	svclt	0x00004770
    313c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    3140:			; <UNDEFINED> instruction: 0xf990461c
    3144:	blx	fed5714c <__assert_fail@plt+0xfed55c04>
    3148:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    314c:	svclt	0x00082c00
    3150:	ldmiblt	r3, {r0, r8, r9, sp}
    3154:	addsmi	r6, r6, #2490368	; 0x260000
    3158:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    315c:	eorvs	fp, r3, r1, lsl pc
    3160:	bl	4f16c <__assert_fail@plt+0x4dc24>
    3164:	blne	fe483784 <__assert_fail@plt+0xfe48223c>
    3168:			; <UNDEFINED> instruction: 0xf7ff9b04
    316c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3170:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    3174:	eorvs	r4, r3, r3, lsl #8
    3178:			; <UNDEFINED> instruction: 0xf04fbd70
    317c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3180:	rscscc	pc, pc, pc, asr #32
    3184:	svclt	0x00004770
    3188:	mvnsmi	lr, #737280	; 0xb4000
    318c:			; <UNDEFINED> instruction: 0xf381fab1
    3190:	bcs	5704 <__assert_fail@plt+0x41bc>
    3194:	movwcs	fp, #7944	; 0x1f08
    3198:	svclt	0x00082800
    319c:	blcs	bda8 <__assert_fail@plt+0xa860>
    31a0:			; <UNDEFINED> instruction: 0xf990d13d
    31a4:	strmi	r3, [r0], r0
    31a8:	pkhbtmi	r4, r9, r6, lsl #12
    31ac:	strcs	r4, [r1, -r4, lsl #12]
    31b0:			; <UNDEFINED> instruction: 0x4625b31b
    31b4:			; <UNDEFINED> instruction: 0xf1042b2c
    31b8:	strbmi	r0, [r0], -r1, lsl #8
    31bc:	mulcs	r0, r4, r9
    31c0:	eorle	r4, r1, r0, lsr #13
    31c4:	strtmi	fp, [r5], -r2, ror #19
    31c8:	bl	fe953c70 <__assert_fail@plt+0xfe952728>
    31cc:	eorle	r0, r2, #0, 2
    31d0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    31d4:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    31d8:	rsceq	lr, r0, #323584	; 0x4f000
    31dc:	vpmax.u8	d15, d3, d7
    31e0:			; <UNDEFINED> instruction: 0xf819db0c
    31e4:	movwmi	r1, #45058	; 0xb002
    31e8:	andcc	pc, r2, r9, lsl #16
    31ec:	mulcc	r0, r5, r9
    31f0:			; <UNDEFINED> instruction: 0xf994b11b
    31f4:	blcs	f1fc <__assert_fail@plt+0xdcb4>
    31f8:	ldrdcs	sp, [r0], -fp
    31fc:	mvnshi	lr, #12386304	; 0xbd0000
    3200:	ldrmi	r1, [r3], -ip, ror #24
    3204:	ldrb	r4, [r4, r0, lsl #13]
    3208:	svclt	0x00082a00
    320c:	adcmi	r4, r8, #38797312	; 0x2500000
    3210:	smlatbeq	r0, r5, fp, lr
    3214:			; <UNDEFINED> instruction: 0xf04fd3dc
    3218:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    321c:			; <UNDEFINED> instruction: 0xf06f83f8
    3220:			; <UNDEFINED> instruction: 0xe7eb0015
    3224:			; <UNDEFINED> instruction: 0xf381fab1
    3228:	bcs	579c <__assert_fail@plt+0x4254>
    322c:	movwcs	fp, #7944	; 0x1f08
    3230:	svclt	0x00082800
    3234:	bllt	ff0cbe40 <__assert_fail@plt+0xff0ca8f8>
    3238:	mvnsmi	lr, sp, lsr #18
    323c:			; <UNDEFINED> instruction: 0xf9904606
    3240:	ldrmi	r3, [r7], -r0
    3244:	strmi	r4, [r4], -r8, lsl #13
    3248:	strtmi	fp, [r5], -fp, ror #3
    324c:			; <UNDEFINED> instruction: 0xf1042b2c
    3250:	ldrtmi	r0, [r0], -r1, lsl #8
    3254:	mulcs	r0, r4, r9
    3258:	andsle	r4, fp, r6, lsr #12
    325c:			; <UNDEFINED> instruction: 0x4625b9b2
    3260:	bl	fe953d08 <__assert_fail@plt+0xfe9527c0>
    3264:	andsle	r0, ip, #0, 2
    3268:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    326c:			; <UNDEFINED> instruction: 0xf8d8db0c
    3270:	tstmi	r8, #0
    3274:	andeq	pc, r0, r8, asr #17
    3278:	mulcc	r0, r5, r9
    327c:			; <UNDEFINED> instruction: 0xf994b11b
    3280:	blcs	f288 <__assert_fail@plt+0xdd40>
    3284:	andcs	sp, r0, r1, ror #3
    3288:	ldrhhi	lr, [r0, #141]!	; 0x8d
    328c:	ldrmi	r1, [r3], -ip, ror #24
    3290:	ldrb	r4, [sl, r6, lsl #12]
    3294:	svclt	0x00082a00
    3298:	adcmi	r4, r8, #38797312	; 0x2500000
    329c:	smlatbeq	r0, r5, fp, lr
    32a0:			; <UNDEFINED> instruction: 0xf04fd3e2
    32a4:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    32a8:			; <UNDEFINED> instruction: 0xf06f81f0
    32ac:			; <UNDEFINED> instruction: 0x47700015
    32b0:	mvnsmi	lr, #737280	; 0xb4000
    32b4:	bmi	f54b10 <__assert_fail@plt+0xf535c8>
    32b8:	blmi	f54b38 <__assert_fail@plt+0xf535f0>
    32bc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    32c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    32c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    32c8:			; <UNDEFINED> instruction: 0xf04f9303
    32cc:			; <UNDEFINED> instruction: 0xf8cd0300
    32d0:	tstlt	r8, #8
    32d4:	strmi	r6, [r4], -lr
    32d8:	strmi	r6, [r8], lr, lsr #32
    32dc:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32e0:	andls	pc, r0, r0, asr #17
    32e4:			; <UNDEFINED> instruction: 0xf9944607
    32e8:	blcs	e8f2f0 <__assert_fail@plt+0xe8dda8>
    32ec:	stmdbge	r2, {r1, r5, ip, lr, pc}
    32f0:	strtmi	r2, [r0], -sl, lsl #4
    32f4:			; <UNDEFINED> instruction: 0xf7fd9101
    32f8:			; <UNDEFINED> instruction: 0xf8c8ef84
    32fc:	eorvs	r0, r8, r0
    3300:	bllt	1a1d3e8 <__assert_fail@plt+0x1a1bea0>
    3304:	blcs	29f14 <__assert_fail@plt+0x289cc>
    3308:	adcmi	fp, r3, #24, 30	; 0x60
    330c:			; <UNDEFINED> instruction: 0xf993d028
    3310:	stmdbls	r1, {sp}
    3314:	eorle	r2, r6, sl, lsr sl
    3318:	eorle	r2, r9, sp, lsr #20
    331c:	bmi	94b324 <__assert_fail@plt+0x949ddc>
    3320:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    3324:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3328:	subsmi	r9, sl, r3, lsl #22
    332c:	andlt	sp, r5, fp, lsr r1
    3330:	mvnshi	lr, #12386304	; 0xbd0000
    3334:	stmdbge	r2, {r0, sl, ip, sp}
    3338:	strtmi	r2, [r0], -sl, lsl #4
    333c:	svc	0x0060f7fd
    3340:	ldmdavs	fp!, {r3, r5, sp, lr}
    3344:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    3348:			; <UNDEFINED> instruction: 0xf990b150
    334c:	blne	f354 <__assert_fail@plt+0xde0c>
    3350:			; <UNDEFINED> instruction: 0xf080fab0
    3354:	blcs	585c <__assert_fail@plt+0x4314>
    3358:	andcs	fp, r1, r8, lsl pc
    335c:	sbcsle	r2, sp, r0, lsl #16
    3360:	rscscc	pc, pc, pc, asr #32
    3364:			; <UNDEFINED> instruction: 0xf993e7db
    3368:	stmdblt	sl, {r0, sp}
    336c:	ldrb	r6, [r6, lr, lsr #32]
    3370:	andcs	r1, sl, #92, 24	; 0x5c00
    3374:	eorsvs	r2, fp, r0, lsl #6
    3378:	movwls	r4, #9760	; 0x2620
    337c:	svc	0x0040f7fd
    3380:	ldmdavs	fp!, {r3, r5, sp, lr}
    3384:	mvnle	r2, r0, lsl #22
    3388:	blcs	29f98 <__assert_fail@plt+0x28a50>
    338c:			; <UNDEFINED> instruction: 0xf993d0e8
    3390:	blne	6cb398 <__assert_fail@plt+0x6c9e50>
    3394:			; <UNDEFINED> instruction: 0xf383fab3
    3398:	bcs	590c <__assert_fail@plt+0x43c4>
    339c:	movwcs	fp, #7960	; 0x1f18
    33a0:	adcsle	r2, fp, r0, lsl #22
    33a4:			; <UNDEFINED> instruction: 0xf7fde7dc
    33a8:	svclt	0x0000ef90
    33ac:	andeq	r2, r1, lr, asr #23
    33b0:	andeq	r0, r0, r4, asr #2
    33b4:	andeq	r2, r1, sl, ror #22
    33b8:	mvnsmi	lr, #737280	; 0xb4000
    33bc:	stcmi	14, cr1, [sl], #-12
    33c0:	bmi	aaf5dc <__assert_fail@plt+0xaae094>
    33c4:	movwcs	fp, #7960	; 0x1f18
    33c8:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    33cc:	movwcs	fp, #3848	; 0xf08
    33d0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    33d4:			; <UNDEFINED> instruction: 0xf04f9203
    33d8:	blcs	3be0 <__assert_fail@plt+0x2698>
    33dc:	svcge	0x0001d03f
    33e0:	strmi	sl, [sp], -r2, lsl #28
    33e4:	blx	fed7b438 <__assert_fail@plt+0xfed79ef0>
    33e8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    33ec:	svclt	0x00082c00
    33f0:	strbmi	r2, [r1, #769]	; 0x301
    33f4:			; <UNDEFINED> instruction: 0xf043bf18
    33f8:	bllt	8c4004 <__assert_fail@plt+0x8c2abc>
    33fc:	strtmi	r4, [r9], -sl, asr #12
    3400:			; <UNDEFINED> instruction: 0xf7fe4620
    3404:	ldmiblt	r0!, {r2, r7, fp, sp, lr, pc}^
    3408:	andeq	lr, r9, r4, lsl #22
    340c:	ldrtmi	r4, [r9], -r5, asr #8
    3410:	mrc2	7, 2, pc, cr14, cr14, {7}
    3414:			; <UNDEFINED> instruction: 0x46044631
    3418:			; <UNDEFINED> instruction: 0xf7fe4628
    341c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    3420:	bl	66942c <__assert_fail@plt+0x667ee4>
    3424:	strmi	r0, [r5], -r8, lsl #6
    3428:	blcs	7745c <__assert_fail@plt+0x75f14>
    342c:			; <UNDEFINED> instruction: 0xb11cd1db
    3430:	mulcc	r0, r4, r9
    3434:	andle	r2, r4, pc, lsr #22
    3438:			; <UNDEFINED> instruction: 0xf995b12d
    343c:	blcs	bcf444 <__assert_fail@plt+0xbcdefc>
    3440:	ldrdcs	sp, [r1], -r1
    3444:	andcs	lr, r0, r0
    3448:	blmi	215c74 <__assert_fail@plt+0x21472c>
    344c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3450:	blls	dd4c0 <__assert_fail@plt+0xdbf78>
    3454:	qaddle	r4, sl, r4
    3458:	pop	{r0, r2, ip, sp, pc}
    345c:			; <UNDEFINED> instruction: 0x461883f0
    3460:			; <UNDEFINED> instruction: 0xf7fde7f2
    3464:	svclt	0x0000ef32
    3468:	andeq	r2, r1, r4, asr #21
    346c:	andeq	r0, r0, r4, asr #2
    3470:	andeq	r2, r1, r0, asr #20
    3474:	mvnsmi	lr, #737280	; 0xb4000
    3478:	movweq	lr, #6736	; 0x1a50
    347c:	strmi	sp, [ip], -r5, lsr #32
    3480:			; <UNDEFINED> instruction: 0x46054616
    3484:	cmnlt	r1, #56, 6	; 0xe0000000
    3488:	svc	0x00a2f7fd
    348c:	addsmi	r4, lr, #201326595	; 0xc000003
    3490:	svclt	0x00884607
    3494:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3498:	bl	1b94f0 <__assert_fail@plt+0x1b7fa8>
    349c:			; <UNDEFINED> instruction: 0xf1090900
    34a0:			; <UNDEFINED> instruction: 0xf7fd0001
    34a4:	pkhtbmi	lr, r0, r4, asr #30
    34a8:	strtmi	fp, [r9], -r0, ror #2
    34ac:			; <UNDEFINED> instruction: 0xf7fd463a
    34b0:	bl	23f068 <__assert_fail@plt+0x23db20>
    34b4:	ldrtmi	r0, [r2], -r7
    34b8:			; <UNDEFINED> instruction: 0xf7fd4621
    34bc:	movwcs	lr, #3814	; 0xee6
    34c0:	andcc	pc, r9, r8, lsl #16
    34c4:	pop	{r6, r9, sl, lr}
    34c8:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    34cc:	mvnsmi	lr, #12386304	; 0xbd0000
    34d0:			; <UNDEFINED> instruction: 0xf7fd4478
    34d4:			; <UNDEFINED> instruction: 0x4620bef1
    34d8:	pop	{r0, r4, r9, sl, lr}
    34dc:			; <UNDEFINED> instruction: 0xf7fd43f8
    34e0:	pop	{r0, r2, r6, r7, r9, sl, fp, ip, sp, pc}
    34e4:			; <UNDEFINED> instruction: 0xf7fd43f8
    34e8:	svclt	0x0000bee7
    34ec:	andeq	r0, r0, ip, ror #31
    34f0:			; <UNDEFINED> instruction: 0x460ab538
    34f4:	strmi	r4, [ip], -r5, lsl #12
    34f8:			; <UNDEFINED> instruction: 0x4608b119
    34fc:	svc	0x0068f7fd
    3500:	strtmi	r4, [r1], -r2, lsl #12
    3504:	pop	{r3, r5, r9, sl, lr}
    3508:			; <UNDEFINED> instruction: 0xf7ff4038
    350c:	svclt	0x0000bfb3
    3510:	tstcs	r1, lr, lsl #8
    3514:	addlt	fp, r5, r0, lsl r5
    3518:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    351c:			; <UNDEFINED> instruction: 0xf8dfab07
    3520:	strmi	ip, [r4], -r0, rrx
    3524:			; <UNDEFINED> instruction: 0xf85344fe
    3528:	stmdage	r2, {r2, r8, r9, fp, sp}
    352c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3530:	ldrdgt	pc, [r0], -ip
    3534:	andgt	pc, ip, sp, asr #17
    3538:	stceq	0, cr15, [r0], {79}	; 0x4f
    353c:			; <UNDEFINED> instruction: 0xf7fd9301
    3540:	cdpne	15, 0, cr14, cr2, cr14, {3}
    3544:	strcs	fp, [r0], #-4024	; 0xfffff048
    3548:	strtmi	sp, [r0], -r7, lsl #22
    354c:			; <UNDEFINED> instruction: 0xf7ff9902
    3550:			; <UNDEFINED> instruction: 0x4604ff91
    3554:			; <UNDEFINED> instruction: 0xf7fd9802
    3558:	bmi	2bef40 <__assert_fail@plt+0x2bd9f8>
    355c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3564:	subsmi	r9, sl, r3, lsl #22
    3568:	strtmi	sp, [r0], -r5, lsl #2
    356c:	pop	{r0, r2, ip, sp, pc}
    3570:	andlt	r4, r3, r0, lsl r0
    3574:			; <UNDEFINED> instruction: 0xf7fd4770
    3578:	svclt	0x0000eea8
    357c:	andeq	r2, r1, r8, ror #18
    3580:	andeq	r0, r0, r4, asr #2
    3584:	andeq	r2, r1, lr, lsr #18
    3588:	mvnsmi	lr, #737280	; 0xb4000
    358c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3590:	bmi	d54ffc <__assert_fail@plt+0xd53ab4>
    3594:	blmi	d6f7a8 <__assert_fail@plt+0xd6e260>
    3598:			; <UNDEFINED> instruction: 0xf996447a
    359c:	ldmpl	r3, {lr}^
    35a0:	movwls	r6, #6171	; 0x181b
    35a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    35a8:	eorsle	r2, r4, r0, lsl #24
    35ac:	strmi	r4, [r8], r5, lsl #12
    35b0:			; <UNDEFINED> instruction: 0x46394630
    35b4:	svc	0x00c2f7fd
    35b8:			; <UNDEFINED> instruction: 0x56361834
    35bc:	suble	r2, ip, r0, lsl #28
    35c0:	svceq	0x0000f1b9
    35c4:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    35c8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    35cc:	svc	0x0006f7fd
    35d0:	eorsle	r2, r5, r0, lsl #16
    35d4:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    35d8:	movwcs	r4, #1641	; 0x669
    35dc:	andvs	pc, r0, sp, lsl #17
    35e0:			; <UNDEFINED> instruction: 0xf88d4648
    35e4:			; <UNDEFINED> instruction: 0xf7fe3001
    35e8:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    35ec:	andeq	pc, r0, r8, asr #17
    35f0:	mulcc	r1, r3, r9
    35f4:	svclt	0x00181af6
    35f8:	blcs	ce04 <__assert_fail@plt+0xb8bc>
    35fc:	strcs	fp, [r1], -r8, lsl #30
    3600:	andcc	fp, r2, lr, asr fp
    3604:	strtpl	r1, [r1], -r6, lsr #16
    3608:			; <UNDEFINED> instruction: 0x4638b119
    360c:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3610:			; <UNDEFINED> instruction: 0x464cb318
    3614:	bmi	5db6d4 <__assert_fail@plt+0x5da18c>
    3618:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    361c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3620:	subsmi	r9, sl, r1, lsl #22
    3624:			; <UNDEFINED> instruction: 0x4620d11e
    3628:	pop	{r0, r1, ip, sp, pc}
    362c:			; <UNDEFINED> instruction: 0x463983f0
    3630:			; <UNDEFINED> instruction: 0xf7fd4620
    3634:			; <UNDEFINED> instruction: 0xf8c8edec
    3638:	strtmi	r0, [r0], #-0
    363c:	strb	r6, [sl, r8, lsr #32]!
    3640:			; <UNDEFINED> instruction: 0x46204639
    3644:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3648:	andeq	pc, r0, r8, asr #17
    364c:	strtpl	r1, [r1], -r6, lsr #16
    3650:			; <UNDEFINED> instruction: 0x4638b131
    3654:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3658:	eorvs	fp, ip, r0, lsl r9
    365c:	ldrb	r2, [sl, r0, lsl #8]
    3660:	ldrb	r6, [r8, lr, lsr #32]
    3664:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    3668:	strdeq	r2, [r1], -r4
    366c:	andeq	r0, r0, r4, asr #2
    3670:	andeq	r1, r0, lr, lsl #5
    3674:	andeq	r2, r1, r2, ror r8
    3678:			; <UNDEFINED> instruction: 0x4604b510
    367c:	stmdacs	sl, {r0, sp, lr, pc}
    3680:	strtmi	sp, [r0], -r6
    3684:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    3688:	mvnsle	r1, r3, asr #24
    368c:	ldclt	0, cr2, [r0, #-4]
    3690:	ldclt	0, cr2, [r0, #-0]
    3694:	svcmi	0x00f0e92d
    3698:	blhi	beb54 <__assert_fail@plt+0xbd60c>
    369c:	blmi	1c16060 <__assert_fail@plt+0x1c14b18>
    36a0:	addlt	r4, r9, sl, ror r4
    36a4:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    36a8:	movwls	r6, #30747	; 0x781b
    36ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36b0:			; <UNDEFINED> instruction: 0xf0002800
    36b4:	blmi	1ae39dc <__assert_fail@plt+0x1ae2494>
    36b8:	strcs	r4, [r0, -r6, lsl #12]
    36bc:	strvc	lr, [r3, -sp, asr #19]
    36c0:	mcr	4, 0, r4, cr8, cr11, {3}
    36c4:	blmi	1a11f0c <__assert_fail@plt+0x1a109c4>
    36c8:	mcr	4, 0, r4, cr8, cr11, {3}
    36cc:	vmov	r3, s17
    36d0:			; <UNDEFINED> instruction: 0x46301a10
    36d4:	svc	0x0032f7fd
    36d8:			; <UNDEFINED> instruction: 0x56301835
    36dc:			; <UNDEFINED> instruction: 0xf0002800
    36e0:			; <UNDEFINED> instruction: 0xf7fd80aa
    36e4:			; <UNDEFINED> instruction: 0xf10dee88
    36e8:	smladcs	r0, r8, r8, r0
    36ec:	strbmi	r2, [r1], -sl, lsl #4
    36f0:	andvs	r4, r7, r4, lsl #12
    36f4:			; <UNDEFINED> instruction: 0xf7fd4628
    36f8:	stmdavs	r3!, {r1, r2, r9, sl, fp, sp, lr, pc}
    36fc:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
    3700:	vrhadd.u8	d0, d0, d0
    3704:	ldmib	sp, {r0, r1, r4, r7, pc}^
    3708:	bcs	c310 <__assert_fail@plt+0xadc8>
    370c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    3710:	addhi	pc, lr, r0, asr #5
    3714:			; <UNDEFINED> instruction: 0xf9969e06
    3718:	blcs	b8f720 <__assert_fail@plt+0xb8e1d8>
    371c:	adcsmi	sp, r5, #111	; 0x6f
    3720:	strcs	sp, [r0], #-94	; 0xffffffa2
    3724:	cfmul32	mvfx2, mvfx8, mvfx0
    3728:			; <UNDEFINED> instruction: 0x46301a90
    372c:	svc	0x0006f7fd
    3730:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    3734:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    3738:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    373c:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    3740:			; <UNDEFINED> instruction: 0xf10a465b
    3744:	ssatmi	r0, #28, r0, lsl #20
    3748:	bl	194fcc <__assert_fail@plt+0x193a84>
    374c:			; <UNDEFINED> instruction: 0xf8cd0900
    3750:	svccs	0x00009018
    3754:			; <UNDEFINED> instruction: 0x4638d03a
    3758:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    375c:			; <UNDEFINED> instruction: 0xb3a84606
    3760:	ldrtmi	r4, [r9], -r2, lsl #12
    3764:			; <UNDEFINED> instruction: 0xf7fd4648
    3768:	bllt	1e3f2b8 <__assert_fail@plt+0x1e3dd70>
    376c:	ldrbmi	r4, [pc], -r1, asr #22
    3770:	bl	d4964 <__assert_fail@plt+0xd341c>
    3774:	ldmib	r8, {r3, fp, ip}^
    3778:	blx	125f8a <__assert_fail@plt+0x124a42>
    377c:	blx	2403ae <__assert_fail@plt+0x23ee66>
    3780:	blx	fe91039e <__assert_fail@plt+0xfe90ee56>
    3784:	ldrmi	r4, [sp], #-1288	; 0xfffffaf8
    3788:	strtmi	fp, [r0], -pc, asr #2
    378c:	andcs	r4, sl, #42991616	; 0x2900000
    3790:			; <UNDEFINED> instruction: 0xf0002300
    3794:	svccc	0x0001fce1
    3798:	strmi	r4, [sp], -r4, lsl #12
    379c:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    37a0:	strbmi	r1, [lr], #-512	; 0xfffffe00
    37a4:	blx	4d3b2 <__assert_fail@plt+0x4be6a>
    37a8:	blx	241fda <__assert_fail@plt+0x240a92>
    37ac:	blx	fe86dfbe <__assert_fail@plt+0xfe86ca76>
    37b0:	stmdbls	r3, {r3, r8, fp, pc}
    37b4:	movweq	lr, #19224	; 0x4b18
    37b8:	bl	1254b04 <__assert_fail@plt+0x12535bc>
    37bc:	stmiane	fp, {r0, r2, r9}^
    37c0:	blls	1283d4 <__assert_fail@plt+0x126e8c>
    37c4:	movweq	lr, #15170	; 0x3b42
    37c8:	str	r9, [r0, r4, lsl #6]
    37cc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    37d0:	beq	43fc00 <__assert_fail@plt+0x43e6b8>
    37d4:	svceq	0x001cf1b8
    37d8:			; <UNDEFINED> instruction: 0xf85ad002
    37dc:			; <UNDEFINED> instruction: 0xe7b87c10
    37e0:	andseq	pc, r5, pc, rrx
    37e4:	blmi	79607c <__assert_fail@plt+0x794b34>
    37e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    37ec:	blls	1dd85c <__assert_fail@plt+0x1dc314>
    37f0:	teqle	r1, sl, asr r0
    37f4:	ldc	0, cr11, [sp], #36	; 0x24
    37f8:	pop	{r1, r8, r9, fp, pc}
    37fc:			; <UNDEFINED> instruction: 0xf1068ff0
    3800:	eorvs	r0, r7, r1, lsl #20
    3804:	andcs	r4, sl, #68157440	; 0x4100000
    3808:			; <UNDEFINED> instruction: 0xf7fd4650
    380c:	stmdavs	r3!, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    3810:	strmi	r2, [r4], -r0, lsl #22
    3814:	stcle	6, cr4, [r9], {13}
    3818:			; <UNDEFINED> instruction: 0xf1712800
    381c:	blle	1c4424 <__assert_fail@plt+0x1c2edc>
    3820:	ldrmi	r9, [r2, #3590]!	; 0xe06
    3824:	bl	fe9b7b9c <__assert_fail@plt+0xfe9b6654>
    3828:	ldrb	r0, [ip, -sl, lsl #14]!
    382c:			; <UNDEFINED> instruction: 0xe7d94258
    3830:	eoreq	pc, r1, pc, rrx
    3834:	svccs	0x0000e7d6
    3838:	blls	177b88 <__assert_fail@plt+0x176640>
    383c:	bls	129c50 <__assert_fail@plt+0x128708>
    3840:	subsvs	r6, sl, r9, lsl r0
    3844:	blmi	37d784 <__assert_fail@plt+0x37c23c>
    3848:	stmdbmi	sp, {r0, r2, r3, r6, r9, sp}
    384c:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    3850:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3854:	mrc	7, 3, APSR_nzcv, cr8, cr13, {7}
    3858:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    385c:	andeq	r2, r1, ip, ror #15
    3860:	andeq	r0, r0, r4, asr #2
    3864:			; <UNDEFINED> instruction: 0x000011b4
    3868:	andeq	r1, r0, ip, lsr #3
    386c:	andeq	r1, r0, r0, lsr #2
    3870:	andeq	r2, r1, lr, lsl #8
    3874:	ldrdeq	r2, [r1], -ip
    3878:	andeq	r2, r1, r4, lsr #13
    387c:	andeq	r1, r0, lr, ror #4
    3880:	andeq	r1, r0, r4, lsl r0
    3884:	andeq	r0, r0, lr, asr sp
    3888:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    388c:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    3890:	push	{r1, r3, r4, r5, r6, sl, lr}
    3894:			; <UNDEFINED> instruction: 0xb09e47f0
    3898:	andcs	r5, r0, #13828096	; 0xd30000
    389c:	tstls	sp, #1769472	; 0x1b0000
    38a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38a4:	stmib	sp, {r8, r9, sp}^
    38a8:	stmib	sp, {r1, r8, r9, sp}^
    38ac:	stmdacs	r0, {r2, r8, r9, sp}
    38b0:	mvnhi	pc, r0
    38b4:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    38b8:	bicshi	pc, r7, r0
    38bc:	andcs	r4, r0, r4, lsl #12
    38c0:	stcl	7, cr15, [lr], #1012	; 0x3f4
    38c4:	ldrtmi	sl, [r1], -r7, lsl #28
    38c8:	stmdage	r1, {r0, r1, r9, sl, lr}
    38cc:			; <UNDEFINED> instruction: 0xf7fd9301
    38d0:	ldmibmi	r4!, {r3, r8, sl, fp, sp, lr, pc}^
    38d4:			; <UNDEFINED> instruction: 0xf04f4620
    38d8:	movwls	r3, #62463	; 0xf3ff
    38dc:			; <UNDEFINED> instruction: 0xf7fd4479
    38e0:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
    38e4:	orrhi	pc, r5, r0
    38e8:	strtmi	r4, [r0], -pc, ror #19
    38ec:			; <UNDEFINED> instruction: 0xf7fd4479
    38f0:			; <UNDEFINED> instruction: 0x4603ec7c
    38f4:			; <UNDEFINED> instruction: 0xf0002800
    38f8:	stmibmi	ip!, {r0, r4, r5, r8, pc}^
    38fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3900:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    3904:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3908:	orrhi	pc, sp, r0
    390c:	strtmi	r4, [r0], -r8, ror #19
    3910:			; <UNDEFINED> instruction: 0xf7fd4479
    3914:	strmi	lr, [r3], -sl, ror #24
    3918:			; <UNDEFINED> instruction: 0xf0002800
    391c:			; <UNDEFINED> instruction: 0xf9948170
    3920:	blcs	acf928 <__assert_fail@plt+0xace3e0>
    3924:	orrhi	pc, r5, r0
    3928:			; <UNDEFINED> instruction: 0xf0002b2d
    392c:	strtmi	r8, [r0], -r9, lsl #3
    3930:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3934:	vadd.i8	d18, d0, d3
    3938:	stmdacc	r4, {r1, r3, r7, r8, pc}
    393c:	stcpl	8, cr1, [r3], #-136	; 0xffffff78
    3940:			; <UNDEFINED> instruction: 0xf0002b20
    3944:			; <UNDEFINED> instruction: 0xf8df8138
    3948:			; <UNDEFINED> instruction: 0xf04f836c
    394c:	ldrbtmi	r0, [r8], #2304	; 0x900
    3950:	msrge	SPSR_s, #14614528	; 0xdf0000
    3954:			; <UNDEFINED> instruction: 0xf50a44fa
    3958:			; <UNDEFINED> instruction: 0xf1b87ae0
    395c:			; <UNDEFINED> instruction: 0xf0000f00
    3960:			; <UNDEFINED> instruction: 0x4640815a
    3964:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    3968:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    396c:	cmphi	r3, r0	; <UNPREDICTABLE>
    3970:	strbmi	r4, [r1], -r2, lsl #12
    3974:			; <UNDEFINED> instruction: 0xf7fd4620
    3978:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
    397c:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    3980:	blcs	819914 <__assert_fail@plt+0x8183cc>
    3984:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    3988:	strcc	r4, [r1, -ip, asr #23]
    398c:	ldrbtmi	r4, [fp], #-1084	; 0xfffffbc4
    3990:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    3994:	ldrdhi	pc, [r4, #137]	; 0x89
    3998:			; <UNDEFINED> instruction: 0xf10d46b4
    399c:	ldm	ip!, {r3, r6, r8, fp}
    39a0:	strbmi	r0, [pc], -pc
    39a4:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    39a8:	strgt	r0, [pc, -pc]
    39ac:	muleq	r7, ip, r8
    39b0:	andeq	lr, r7, r7, lsl #17
    39b4:	stmibmi	r2, {r1, r4, r5, r9, sl, lr}^
    39b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    39bc:	stc	7, cr15, [sl], {253}	; 0xfd
    39c0:			; <UNDEFINED> instruction: 0xf990b120
    39c4:	blcs	f9cc <__assert_fail@plt+0xe484>
    39c8:	adcshi	pc, sl, r0
    39cc:	ldrtmi	r4, [r7], -ip, asr #13
    39d0:			; <UNDEFINED> instruction: 0x000fe8bc
    39d4:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    39d8:	strgt	r0, [pc, -pc]
    39dc:	muleq	r7, ip, r8
    39e0:	andeq	lr, r7, r7, lsl #17
    39e4:	ldmibmi	r7!, {r1, r4, r5, r9, sl, lr}
    39e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    39ec:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    39f0:			; <UNDEFINED> instruction: 0xf990b120
    39f4:	blcs	f9fc <__assert_fail@plt+0xe4b4>
    39f8:	adchi	pc, r2, r0
    39fc:	ldrtmi	r4, [r7], -ip, asr #13
    3a00:			; <UNDEFINED> instruction: 0x000fe8bc
    3a04:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    3a08:	strgt	r0, [pc, -pc]
    3a0c:	muleq	r7, ip, r8
    3a10:	andeq	lr, r7, r7, lsl #17
    3a14:	stmibmi	ip!, {r1, r4, r5, r9, sl, lr}
    3a18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3a1c:	mrrc	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    3a20:			; <UNDEFINED> instruction: 0xf990b120
    3a24:	blcs	fa2c <__assert_fail@plt+0xe4e4>
    3a28:	addhi	pc, r8, r0
    3a2c:	ldrtmi	r4, [r7], -ip, asr #13
    3a30:			; <UNDEFINED> instruction: 0x000fe8bc
    3a34:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    3a38:	strgt	r0, [pc, -pc]
    3a3c:	muleq	r7, ip, r8
    3a40:	andeq	lr, r7, r7, lsl #17
    3a44:	stmibmi	r1!, {r1, r4, r5, r9, sl, lr}
    3a48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3a4c:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    3a50:			; <UNDEFINED> instruction: 0xf990b118
    3a54:	blcs	fa5c <__assert_fail@plt+0xe514>
    3a58:	uxtab16mi	sp, ip, r0
    3a5c:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    3a60:	strgt	r0, [pc, -pc]
    3a64:			; <UNDEFINED> instruction: 0x000fe8bc
    3a68:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    3a6c:	stm	r7, {r0, r1, r2}
    3a70:	ldrtmi	r0, [r2], -r7
    3a74:			; <UNDEFINED> instruction: 0x46204996
    3a78:			; <UNDEFINED> instruction: 0xf7fd4479
    3a7c:			; <UNDEFINED> instruction: 0xb120ec2c
    3a80:	mulcc	r0, r0, r9
    3a84:			; <UNDEFINED> instruction: 0xf0002b00
    3a88:	strbmi	r8, [ip], fp, ror #1
    3a8c:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    3a90:	strgt	r0, [pc, -pc]
    3a94:			; <UNDEFINED> instruction: 0x000fe8bc
    3a98:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    3a9c:	stm	r7, {r0, r1, r2}
    3aa0:	ldrtmi	r0, [r2], -r7
    3aa4:	strtmi	r4, [r0], -fp, lsl #19
    3aa8:			; <UNDEFINED> instruction: 0xf7fd4479
    3aac:			; <UNDEFINED> instruction: 0xb120ec14
    3ab0:	mulcc	r0, r0, r9
    3ab4:			; <UNDEFINED> instruction: 0xf0002b00
    3ab8:			; <UNDEFINED> instruction: 0x46cc80d3
    3abc:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    3ac0:	strgt	r0, [pc, -pc]
    3ac4:			; <UNDEFINED> instruction: 0x000fe8bc
    3ac8:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    3acc:	stm	r7, {r0, r1, r2}
    3ad0:	ldrtmi	r0, [r2], -r7
    3ad4:	strtmi	r4, [r0], -r0, lsl #19
    3ad8:			; <UNDEFINED> instruction: 0xf7fd4479
    3adc:			; <UNDEFINED> instruction: 0xb110ebfc
    3ae0:	mulcc	r0, r0, r9
    3ae4:	strbmi	fp, [ip], r3, ror #6
    3ae8:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    3aec:	strgt	r0, [pc, -pc]
    3af0:			; <UNDEFINED> instruction: 0x000fe8bc
    3af4:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    3af8:	stm	r7, {r0, r1, r2}
    3afc:	ldrtmi	r0, [r2], -r7
    3b00:			; <UNDEFINED> instruction: 0x46204976
    3b04:			; <UNDEFINED> instruction: 0xf7fd4479
    3b08:	tstlt	r0, r6, ror #23
    3b0c:	mulcc	r0, r0, r9
    3b10:	ldm	r9!, {r0, r1, r5, r7, r8, ip, sp, pc}
    3b14:	ldrtmi	r0, [r7], -pc
    3b18:	ldm	r9!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    3b1c:	strgt	r0, [pc, -pc]
    3b20:	muleq	r7, r9, r8
    3b24:	andeq	lr, r7, r7, lsl #17
    3b28:	stmdbmi	sp!, {r5, r9, sl, lr}^
    3b2c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    3b30:	bl	ff441b2c <__assert_fail@plt+0xff4405e4>
    3b34:			; <UNDEFINED> instruction: 0xf990b178
    3b38:	stmdblt	r3!, {ip, sp}^
    3b3c:	movwls	r2, #29440	; 0x7300
    3b40:			; <UNDEFINED> instruction: 0xf7fd4630
    3b44:	mcrrne	11, 7, lr, r3, cr12
    3b48:			; <UNDEFINED> instruction: 0xf1b8d005
    3b4c:	blle	347754 <__assert_fail@plt+0x34620c>
    3b50:	strbmi	r9, [r3, #-2829]	; 0xfffff4f3
    3b54:			; <UNDEFINED> instruction: 0xf06fd00a
    3b58:	eor	r0, r0, r5, lsl r4
    3b5c:	stmib	sp, {r4, r5, r9, sl, lr}^
    3b60:	movwls	r3, #29448	; 0x7308
    3b64:	bl	1ac1b60 <__assert_fail@plt+0x1ac0618>
    3b68:	rscsle	r1, r4, r1, asr #24
    3b6c:	movwcs	lr, #10717	; 0x29dd
    3b70:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    3b74:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    3b78:			; <UNDEFINED> instruction: 0x6704e9dd
    3b7c:			; <UNDEFINED> instruction: 0x4613461c
    3b80:	strcc	pc, [r0], #-3009	; 0xfffff43f
    3b84:	svclt	0x000842a7
    3b88:	svclt	0x0024429e
    3b8c:	ldrmi	r2, [r3], -r0, lsl #4
    3b90:	blne	fe6b83a0 <__assert_fail@plt+0xfe6b6e58>
    3b94:	movweq	lr, #31588	; 0x7b64
    3b98:	eorvs	r2, sl, r0, lsl #8
    3b9c:	bmi	145bd50 <__assert_fail@plt+0x145a808>
    3ba0:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    3ba4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ba8:	subsmi	r9, sl, sp, lsl fp
    3bac:			; <UNDEFINED> instruction: 0x4620d171
    3bb0:	pop	{r1, r2, r3, r4, ip, sp, pc}
    3bb4:			; <UNDEFINED> instruction: 0xf81287f0
    3bb8:	blcs	18537c4 <__assert_fail@plt+0x185227c>
    3bbc:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    3bc0:	svccc	0x0001f812
    3bc4:			; <UNDEFINED> instruction: 0xf47f2b67
    3bc8:	ldmdavc	r3, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    3bcc:			; <UNDEFINED> instruction: 0xf47f2b6f
    3bd0:			; <UNDEFINED> instruction: 0x4601aeba
    3bd4:			; <UNDEFINED> instruction: 0xf7fd4620
    3bd8:	strmi	lr, [r7], -ip, asr #22
    3bdc:	subsle	r2, sl, r0, lsl #16
    3be0:			; <UNDEFINED> instruction: 0xf7ffa904
    3be4:			; <UNDEFINED> instruction: 0x4604fd57
    3be8:			; <UNDEFINED> instruction: 0xf7fd4638
    3bec:			; <UNDEFINED> instruction: 0x2c00eb2e
    3bf0:			; <UNDEFINED> instruction: 0x4630dbd5
    3bf4:	bl	8c1bf0 <__assert_fail@plt+0x8c06a8>
    3bf8:			; <UNDEFINED> instruction: 0xd1b71c44
    3bfc:	bls	2bdab0 <__assert_fail@plt+0x2bc568>
    3c00:	stmib	sp, {r4, r5, r9, sl, lr}^
    3c04:	andcc	r3, r1, #8, 6	; 0x20000000
    3c08:	movwls	r9, #29194	; 0x720a
    3c0c:	bl	5c1c08 <__assert_fail@plt+0x5c06c0>
    3c10:			; <UNDEFINED> instruction: 0xd1ab1c42
    3c14:			; <UNDEFINED> instruction: 0xf109e79f
    3c18:			; <UNDEFINED> instruction: 0xf1b90901
    3c1c:	andsle	r0, ip, lr, lsl #30
    3c20:	eorshi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    3c24:	bls	2bd690 <__assert_fail@plt+0x2bc148>
    3c28:	stmib	sp, {r4, r5, r9, sl, lr}^
    3c2c:	bcc	50854 <__assert_fail@plt+0x4f30c>
    3c30:	stclne	7, cr14, [r0], #-936	; 0xfffffc58
    3c34:			; <UNDEFINED> instruction: 0xf7ffa902
    3c38:	cdpne	13, 0, cr15, cr4, cr13, {1}
    3c3c:	sbfx	sp, r9, #21, #15
    3c40:	stmdbge	r4, {r5, r6, sl, fp, ip}
    3c44:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    3c48:	ble	ff48b460 <__assert_fail@plt+0xff489f18>
    3c4c:			; <UNDEFINED> instruction: 0xf8dfe7a7
    3c50:			; <UNDEFINED> instruction: 0xf04f8098
    3c54:	ldrbtmi	r0, [r8], #2304	; 0x900
    3c58:			; <UNDEFINED> instruction: 0xf04fe67a
    3c5c:			; <UNDEFINED> instruction: 0xe69b38ff
    3c60:	stmib	sp, {r8, r9, sp}^
    3c64:	movwls	r3, #29448	; 0x7308
    3c68:	blmi	83da18 <__assert_fail@plt+0x83c4d0>
    3c6c:	stmdbmi	r0!, {r2, r6, r7, r9, sp}
    3c70:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    3c74:	movwcc	r4, #50297	; 0xc479
    3c78:			; <UNDEFINED> instruction: 0xf7fd4478
    3c7c:	blmi	7bee1c <__assert_fail@plt+0x7bd8d4>
    3c80:	ldmdbmi	lr, {r0, r1, r6, r7, r9, sp}
    3c84:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    3c88:	movwcc	r4, #50297	; 0xc479
    3c8c:			; <UNDEFINED> instruction: 0xf7fd4478
    3c90:			; <UNDEFINED> instruction: 0xf7fdec5c
    3c94:			; <UNDEFINED> instruction: 0xf06feb1a
    3c98:	str	r0, [r0, fp, lsl #8]
    3c9c:	strdeq	r2, [r1], -ip
    3ca0:	andeq	r0, r0, r4, asr #2
    3ca4:			; <UNDEFINED> instruction: 0x00000fb0
    3ca8:	andeq	r0, r0, r4, lsr #31
    3cac:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    3cb0:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    3cb4:	andeq	r0, r0, lr, lsr #30
    3cb8:	strdeq	r2, [r1], -r8
    3cbc:			; <UNDEFINED> instruction: 0x000121be
    3cc0:	strdeq	r0, [r0], -lr
    3cc4:	andeq	r0, r0, r2, ror #29
    3cc8:	andeq	r0, r0, r6, asr #29
    3ccc:	andeq	r0, r0, r6, lsr #29
    3cd0:	andeq	r0, r0, r8, lsl #29
    3cd4:	andeq	r0, r0, r4, ror #28
    3cd8:	andeq	r0, r0, r0, asr #28
    3cdc:	andeq	r0, r0, r0, lsr #28
    3ce0:	strdeq	r0, [r0], -lr
    3ce4:	andeq	r2, r1, sl, ror #5
    3ce8:	andeq	r0, r0, r6, lsr #24
    3cec:	andeq	r0, r0, sl, asr #28
    3cf0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3cf4:	andeq	r0, r0, ip, lsl #24
    3cf8:	andeq	r0, r0, r6, lsr lr
    3cfc:	ldrdeq	r0, [r0], -ip
    3d00:	andeq	r0, r0, r4, lsr #18
    3d04:	blcs	1e518 <__assert_fail@plt+0x1cfd0>
    3d08:	bvs	1033bc0 <__assert_fail@plt+0x1032678>
    3d0c:	ldrbmi	r2, [r0, -r0]!
    3d10:	mvnsmi	lr, sp, lsr #18
    3d14:	addlt	r4, r4, sp, lsl r6
    3d18:			; <UNDEFINED> instruction: 0x460707d3
    3d1c:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx8
    3d20:			; <UNDEFINED> instruction: 0xf1004614
    3d24:			; <UNDEFINED> instruction: 0xf0048094
    3d28:	blcs	c493c <__assert_fail@plt+0xc33f4>
    3d2c:	sbfxeq	sp, lr, #0, #1
    3d30:	streq	sp, [r1, -r9, ror #8]!
    3d34:	addhi	pc, r7, r0, lsl #2
    3d38:	strle	r0, [r5], #-1762	; 0xfffff91e
    3d3c:	ldrle	r0, [sp], #-1891	; 0xfffff89d
    3d40:	andlt	r2, r4, r0
    3d44:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3d48:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    3d4c:			; <UNDEFINED> instruction: 0xf04f44fc
    3d50:	andcs	r3, r1, #-67108861	; 0xfc000003
    3d54:			; <UNDEFINED> instruction: 0x46284631
    3d58:	andhi	pc, r4, sp, asr #17
    3d5c:	andgt	pc, r0, sp, asr #17
    3d60:	bl	ff841d5c <__assert_fail@plt+0xff840814>
    3d64:	svclt	0x009442b0
    3d68:	movwcs	r2, #4864	; 0x1300
    3d6c:	bicsvc	lr, r0, #339968	; 0x53000
    3d70:			; <UNDEFINED> instruction: 0x0763d131
    3d74:	streq	lr, [r0], -r6, lsr #23
    3d78:	strble	r4, [r1, #1029]!	; 0x405
    3d7c:			; <UNDEFINED> instruction: 0x273c4638
    3d80:			; <UNDEFINED> instruction: 0xffc0f7ff
    3d84:	orreq	pc, r9, #72, 12	; 0x4800000
    3d88:	orreq	pc, r8, #200, 12	; 0xc800000
    3d8c:	strtmi	r4, [r8], -r4, lsl #12
    3d90:	andne	pc, r4, #134144	; 0x20c00
    3d94:	stclmi	7, cr1, [r0, #-900]	; 0xfffffc7c
    3d98:	ldrbtmi	r4, [sp], #-1044	; 0xfffffbec
    3d9c:	bl	ff0691a4 <__assert_fail@plt+0xff067c5c>
    3da0:	blx	fe0c8f3a <__assert_fail@plt+0xfe0c79f2>
    3da4:	strbne	r3, [r1, r4, lsl #4]!
    3da8:	mvnscc	pc, #79	; 0x4f
    3dac:	bl	ff054e3c <__assert_fail@plt+0xff0538f4>
    3db0:	ldrtmi	r1, [r1], -r2, ror #4
    3db4:	blx	1e85c2 <__assert_fail@plt+0x1e707a>
    3db8:	andcs	r4, r1, #301989888	; 0x12000000
    3dbc:	svclt	0x00b82c00
    3dc0:	strls	r4, [r2], #-612	; 0xfffffd9c
    3dc4:	bl	febc1dc0 <__assert_fail@plt+0xfebc0878>
    3dc8:	svclt	0x009442b0
    3dcc:	strcs	r2, [r1], -r0, lsl #12
    3dd0:	bicsvc	lr, r0, #352256	; 0x56000
    3dd4:	ldmdbmi	r1!, {r2, r4, r5, r7, ip, lr, pc}
    3dd8:	andcs	r2, r0, r5, lsl #4
    3ddc:			; <UNDEFINED> instruction: 0xf7fd4479
    3de0:			; <UNDEFINED> instruction: 0xf7fdea66
    3de4:			; <UNDEFINED> instruction: 0xf04feb02
    3de8:			; <UNDEFINED> instruction: 0xe7aa30ff
    3dec:	rscsle	r2, r2, r0, lsl #28
    3df0:	svceq	0x0020f014
    3df4:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    3df8:	cmpcs	r4, #20, 30	; 0x50
    3dfc:	streq	r2, [r0, r0, lsr #6]!
    3e00:	blcc	81e1c <__assert_fail@plt+0x808d4>
    3e04:	ldmvs	r8!, {r0, r2, r4, r7, r8, sl, ip, lr, pc}
    3e08:	mvnscc	pc, #79	; 0x4f
    3e0c:	andcs	r6, r1, #3735552	; 0x390000
    3e10:	ldrd	pc, [r4], -r7
    3e14:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    3e18:	strtmi	r9, [r8], -r1
    3e1c:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    3e20:			; <UNDEFINED> instruction: 0xf8cde102
    3e24:	ldrtmi	ip, [r1], -r0
    3e28:	bl	1f41e24 <__assert_fail@plt+0x1f408dc>
    3e2c:	svclt	0x009442b0
    3e30:	movwcs	r2, #4864	; 0x1300
    3e34:	bicsvc	lr, r0, #339968	; 0x53000
    3e38:	streq	sp, [r1, -sp, asr #3]!
    3e3c:	streq	lr, [r0], -r6, lsr #23
    3e40:			; <UNDEFINED> instruction: 0xf57f4405
    3e44:			; <UNDEFINED> instruction: 0xf8dfaf79
    3e48:	ldrbtmi	ip, [ip], #92	; 0x5c
    3e4c:	stmiavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    3e50:	mvnscc	pc, #79	; 0x4f
    3e54:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3e58:	stmdbvs	r0, {r0, r9, sp}
    3e5c:	strdls	r4, [r3, -ip]
    3e60:	andgt	pc, r0, sp, asr #17
    3e64:			; <UNDEFINED> instruction: 0xf8d74410
    3e68:			; <UNDEFINED> instruction: 0x4631c014
    3e6c:	strtmi	r9, [r8], -r2
    3e70:	sfmvc	f7, 3, [ip], #-48	; 0xffffffd0
    3e74:	andgt	pc, r4, sp, asr #17
    3e78:	bl	1541e74 <__assert_fail@plt+0x154092c>
    3e7c:	svclt	0x009442b0
    3e80:	movwcs	r2, #4864	; 0x1300
    3e84:	bicsvc	lr, r0, #339968	; 0x53000
    3e88:	bne	db3aa0 <__assert_fail@plt+0xdb2558>
    3e8c:			; <UNDEFINED> instruction: 0xf43f182d
    3e90:	str	sl, [r0, sl, asr #30]!
    3e94:	andeq	r0, r0, ip, lsr ip
    3e98:	strdeq	r0, [r0], -r6
    3e9c:	andeq	r0, r0, r0, ror fp
    3ea0:	andeq	r0, r0, r4, asr fp
    3ea4:	andeq	r0, r0, r6, lsr fp
    3ea8:	andeq	r0, r0, r0, ror #21
    3eac:	mvnsmi	lr, sp, lsr #18
    3eb0:	bmi	6d5710 <__assert_fail@plt+0x6d41c8>
    3eb4:	blmi	6d5738 <__assert_fail@plt+0x6d41f0>
    3eb8:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    3ebc:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    3ec0:	svceq	0x0040f011
    3ec4:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    3ec8:	strbmi	r4, [r1], -r5, lsl #12
    3ecc:	movwls	r6, #55323	; 0xd81b
    3ed0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3ed4:			; <UNDEFINED> instruction: 0xf7fdd014
    3ed8:	rorlt	lr, ip, r9
    3edc:	ldrtmi	r9, [r3], -r0, lsl #14
    3ee0:	strtmi	r6, [r2], -r9, ror #16
    3ee4:			; <UNDEFINED> instruction: 0xf7ff4640
    3ee8:	bmi	403b3c <__assert_fail@plt+0x4025f4>
    3eec:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    3ef0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ef4:	subsmi	r9, sl, sp, lsl #22
    3ef8:	andlt	sp, lr, r0, lsl r1
    3efc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3f00:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f04:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3f08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f0c:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f10:			; <UNDEFINED> instruction: 0xf7fd6829
    3f14:			; <UNDEFINED> instruction: 0xf04fea6a
    3f18:			; <UNDEFINED> instruction: 0xe7e630ff
    3f1c:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f20:	ldrdeq	r1, [r1], -r2
    3f24:	andeq	r0, r0, r4, asr #2
    3f28:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    3f2c:	muleq	r0, r2, sl
    3f30:	addlt	fp, r2, r0, lsl r5
    3f34:			; <UNDEFINED> instruction: 0x460a4614
    3f38:	mrscs	r9, LR_irq
    3f3c:			; <UNDEFINED> instruction: 0xf7ff4623
    3f40:	andlt	pc, r2, r7, ror #29
    3f44:	svclt	0x0000bd10
    3f48:	mvnsmi	lr, sp, lsr #18
    3f4c:	bmi	6d57a8 <__assert_fail@plt+0x6d4260>
    3f50:	blmi	6d57d0 <__assert_fail@plt+0x6d4288>
    3f54:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    3f58:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    3f5c:	svceq	0x0040f011
    3f60:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    3f64:	strbmi	r4, [r1], -r7, lsl #12
    3f68:	movwls	r6, #55323	; 0xd81b
    3f6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f70:			; <UNDEFINED> instruction: 0xf7fdd014
    3f74:	lsrlt	lr, lr, #18
    3f78:	strtmi	r4, [r2], -fp, lsr #12
    3f7c:	tstcs	r0, r0, asr #12
    3f80:			; <UNDEFINED> instruction: 0xf7ff9600
    3f84:	bmi	403aa0 <__assert_fail@plt+0x402558>
    3f88:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    3f8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f90:	subsmi	r9, sl, sp, lsl #22
    3f94:	andlt	sp, lr, r0, lsl r1
    3f98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3f9c:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fa0:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3fa4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3fa8:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fac:			; <UNDEFINED> instruction: 0xf7fd4639
    3fb0:			; <UNDEFINED> instruction: 0xf04fea1c
    3fb4:			; <UNDEFINED> instruction: 0xe7e630ff
    3fb8:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fbc:	andeq	r1, r1, r6, lsr pc
    3fc0:	andeq	r0, r0, r4, asr #2
    3fc4:	andeq	r1, r1, r2, lsl #30
    3fc8:	strdeq	r0, [r0], -r6
    3fcc:			; <UNDEFINED> instruction: 0x4616b5f0
    3fd0:			; <UNDEFINED> instruction: 0x461f4a32
    3fd4:			; <UNDEFINED> instruction: 0x460c4b32
    3fd8:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    3fdc:			; <UNDEFINED> instruction: 0x4605b09f
    3fe0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3fe4:			; <UNDEFINED> instruction: 0xf04f931d
    3fe8:	stmdbcs	r0, {r8, r9}
    3fec:	blge	1f80bc <__assert_fail@plt+0x1f6b74>
    3ff0:	movwls	r4, #22056	; 0x5628
    3ff4:			; <UNDEFINED> instruction: 0xf7fd4619
    3ff8:	ldmdbge	r2, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    3ffc:			; <UNDEFINED> instruction: 0xf7fd4620
    4000:	ldmdbls	r9, {r4, r5, r6, r8, fp, sp, lr, pc}
    4004:	blls	16a044 <__assert_fail@plt+0x168afc>
    4008:	bls	5d4a30 <__assert_fail@plt+0x5d34e8>
    400c:	andsle	r9, r8, ip, lsl #18
    4010:			; <UNDEFINED> instruction: 0xd1184291
    4014:			; <UNDEFINED> instruction: 0x463807b2
    4018:	bmi	8b94a0 <__assert_fail@plt+0x8b7f58>
    401c:	ldrbtmi	r9, [sl], #-2340	; 0xfffff6dc
    4020:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4024:			; <UNDEFINED> instruction: 0xf04f2800
    4028:	svclt	0x00c830ff
    402c:	bmi	78c034 <__assert_fail@plt+0x78aaec>
    4030:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    4034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4038:	subsmi	r9, sl, sp, lsl fp
    403c:	andslt	sp, pc, fp, lsr #2
    4040:	addsmi	fp, r1, #240, 26	; 0x3c00
    4044:	bmi	67808c <__assert_fail@plt+0x676b44>
    4048:	stmdbls	r4!, {r3, r4, r5, r9, sl, lr}
    404c:			; <UNDEFINED> instruction: 0xf7fd447a
    4050:			; <UNDEFINED> instruction: 0xe7e7e990
    4054:			; <UNDEFINED> instruction: 0xf7fd4620
    4058:	strb	lr, [r8, r2, ror #18]
    405c:	stmdbls	r4!, {r2, r4, r9, fp, lr}
    4060:			; <UNDEFINED> instruction: 0xf7fd447a
    4064:	ldrb	lr, [sp, r6, lsl #19]
    4068:			; <UNDEFINED> instruction: 0xf04f9908
    406c:	stcls	3, cr3, [r9, #-1020]	; 0xfffffc04
    4070:	ldcmi	6, cr4, [r0], {56}	; 0x38
    4074:	tstls	r2, r1, lsl #4
    4078:	stmdbls	r4!, {r2, r3, r4, r5, r6, sl, lr}
    407c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4080:	b	144207c <__assert_fail@plt+0x1440b34>
    4084:	addsmi	r9, r8, #36, 22	; 0x9000
    4088:	movwcs	fp, #3988	; 0xf94
    408c:	b	10ccc98 <__assert_fail@plt+0x10cb750>
    4090:	submi	r7, r0, #208	; 0xd0
    4094:			; <UNDEFINED> instruction: 0xf7fde7cb
    4098:	svclt	0x0000e918
    409c:			; <UNDEFINED> instruction: 0x00011eb4
    40a0:	andeq	r0, r0, r4, asr #2
    40a4:	andeq	r0, r0, r6, lsr #19
    40a8:	andeq	r1, r1, sl, asr lr
    40ac:	andeq	r0, r0, ip, lsl #19
    40b0:	andeq	r0, r0, r0, ror r9
    40b4:	andeq	r0, r0, r0, asr #18
    40b8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    40bc:	svclt	0x00be2900
    40c0:			; <UNDEFINED> instruction: 0xf04f2000
    40c4:	and	r4, r6, r0, lsl #2
    40c8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    40cc:			; <UNDEFINED> instruction: 0xf06fbf1c
    40d0:			; <UNDEFINED> instruction: 0xf04f4100
    40d4:			; <UNDEFINED> instruction: 0xf00030ff
    40d8:			; <UNDEFINED> instruction: 0xf1adb857
    40dc:	stmdb	sp!, {r3, sl, fp}^
    40e0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    40e4:	blcs	3ad10 <__assert_fail@plt+0x397c8>
    40e8:			; <UNDEFINED> instruction: 0xf000db1a
    40ec:			; <UNDEFINED> instruction: 0xf8ddf853
    40f0:	ldmib	sp, {r2, sp, lr, pc}^
    40f4:	andlt	r2, r4, r2, lsl #6
    40f8:	submi	r4, r0, #112, 14	; 0x1c00000
    40fc:	cmpeq	r1, r1, ror #22
    4100:	blle	6ced08 <__assert_fail@plt+0x6cd7c0>
    4104:			; <UNDEFINED> instruction: 0xf846f000
    4108:	ldrd	pc, [r4], -sp
    410c:	movwcs	lr, #10717	; 0x29dd
    4110:	submi	fp, r0, #4
    4114:	cmpeq	r1, r1, ror #22
    4118:	bl	18d4a68 <__assert_fail@plt+0x18d3520>
    411c:	ldrbmi	r0, [r0, -r3, asr #6]!
    4120:	bl	18d4a70 <__assert_fail@plt+0x18d3528>
    4124:			; <UNDEFINED> instruction: 0xf0000343
    4128:			; <UNDEFINED> instruction: 0xf8ddf835
    412c:	ldmib	sp, {r2, sp, lr, pc}^
    4130:	andlt	r2, r4, r2, lsl #6
    4134:	bl	1854a3c <__assert_fail@plt+0x18534f4>
    4138:	ldrbmi	r0, [r0, -r1, asr #2]!
    413c:	bl	18d4a8c <__assert_fail@plt+0x18d3544>
    4140:			; <UNDEFINED> instruction: 0xf0000343
    4144:			; <UNDEFINED> instruction: 0xf8ddf827
    4148:	ldmib	sp, {r2, sp, lr, pc}^
    414c:	andlt	r2, r4, r2, lsl #6
    4150:	bl	18d4aa0 <__assert_fail@plt+0x18d3558>
    4154:	ldrbmi	r0, [r0, -r3, asr #6]!
    4158:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    415c:	svclt	0x00082900
    4160:	svclt	0x001c2800
    4164:	mvnscc	pc, pc, asr #32
    4168:	rscscc	pc, pc, pc, asr #32
    416c:	stmdalt	ip, {ip, sp, lr, pc}
    4170:	stfeqd	f7, [r8], {173}	; 0xad
    4174:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    4178:			; <UNDEFINED> instruction: 0xf80cf000
    417c:	ldrd	pc, [r4], -sp
    4180:	movwcs	lr, #10717	; 0x29dd
    4184:	ldrbmi	fp, [r0, -r4]!
    4188:			; <UNDEFINED> instruction: 0xf04fb502
    418c:			; <UNDEFINED> instruction: 0xf7fd0008
    4190:	stclt	8, cr14, [r2, #-104]	; 0xffffff98
    4194:	svclt	0x00084299
    4198:	push	{r4, r7, r9, lr}
    419c:			; <UNDEFINED> instruction: 0x46044ff0
    41a0:	andcs	fp, r0, r8, lsr pc
    41a4:			; <UNDEFINED> instruction: 0xf8dd460d
    41a8:	svclt	0x0038c024
    41ac:	cmnle	fp, #1048576	; 0x100000
    41b0:			; <UNDEFINED> instruction: 0x46994690
    41b4:			; <UNDEFINED> instruction: 0xf283fab3
    41b8:	rsbsle	r2, r0, r0, lsl #22
    41bc:			; <UNDEFINED> instruction: 0xf385fab5
    41c0:	rsble	r2, r8, r0, lsl #26
    41c4:			; <UNDEFINED> instruction: 0xf1a21ad2
    41c8:	blx	247a50 <__assert_fail@plt+0x246508>
    41cc:	blx	242ddc <__assert_fail@plt+0x241894>
    41d0:			; <UNDEFINED> instruction: 0xf1c2f30e
    41d4:	b	12c5e5c <__assert_fail@plt+0x12c4914>
    41d8:	blx	a06dec <__assert_fail@plt+0xa058a4>
    41dc:	b	1300e00 <__assert_fail@plt+0x12ff8b8>
    41e0:	blx	206df4 <__assert_fail@plt+0x2058ac>
    41e4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    41e8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    41ec:	andcs	fp, r0, ip, lsr pc
    41f0:	movwle	r4, #42497	; 0xa601
    41f4:	bl	fed0c200 <__assert_fail@plt+0xfed0acb8>
    41f8:	blx	5228 <__assert_fail@plt+0x3ce0>
    41fc:	blx	84063c <__assert_fail@plt+0x83f0f4>
    4200:	bl	1980e24 <__assert_fail@plt+0x197f8dc>
    4204:	tstmi	r9, #46137344	; 0x2c00000
    4208:	bcs	14450 <__assert_fail@plt+0x12f08>
    420c:	b	13f8304 <__assert_fail@plt+0x13f6dbc>
    4210:	b	13c6380 <__assert_fail@plt+0x13c4e38>
    4214:	b	1206788 <__assert_fail@plt+0x1205240>
    4218:	ldrmi	r7, [r6], -fp, asr #17
    421c:	bl	fed3c250 <__assert_fail@plt+0xfed3ad08>
    4220:	bl	1944e48 <__assert_fail@plt+0x1943900>
    4224:	ldmne	fp, {r0, r3, r9, fp}^
    4228:	beq	2bef58 <__assert_fail@plt+0x2bda10>
    422c:			; <UNDEFINED> instruction: 0xf14a1c5c
    4230:	cfsh32cc	mvfx0, mvfx1, #0
    4234:	strbmi	sp, [sp, #-7]
    4238:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    423c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    4240:	adfccsz	f4, f1, #5.0
    4244:	blx	178a28 <__assert_fail@plt+0x1774e0>
    4248:	blx	941e6c <__assert_fail@plt+0x940924>
    424c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4250:	vseleq.f32	s30, s28, s11
    4254:	blx	94a65c <__assert_fail@plt+0x949114>
    4258:	b	1102268 <__assert_fail@plt+0x1100d20>
    425c:			; <UNDEFINED> instruction: 0xf1a2040e
    4260:			; <UNDEFINED> instruction: 0xf1c20720
    4264:	blx	205aec <__assert_fail@plt+0x2045a4>
    4268:	blx	140e78 <__assert_fail@plt+0x13f930>
    426c:	blx	141e90 <__assert_fail@plt+0x140948>
    4270:	b	1100a80 <__assert_fail@plt+0x10ff538>
    4274:	blx	904e98 <__assert_fail@plt+0x903950>
    4278:	bl	1181a98 <__assert_fail@plt+0x1180550>
    427c:	teqmi	r3, #1073741824	; 0x40000000
    4280:	strbmi	r1, [r5], -r0, lsl #21
    4284:	tsteq	r3, r1, ror #22
    4288:	svceq	0x0000f1bc
    428c:	stmib	ip, {r0, ip, lr, pc}^
    4290:	pop	{r8, sl, lr}
    4294:	blx	fed2825c <__assert_fail@plt+0xfed26d14>
    4298:	msrcc	CPSR_, #132, 6	; 0x10000002
    429c:	blx	fee3e0ec <__assert_fail@plt+0xfee3cba4>
    42a0:	blx	fed80cc8 <__assert_fail@plt+0xfed7f780>
    42a4:	eorcc	pc, r0, #335544322	; 0x14000002
    42a8:	orrle	r2, fp, r0, lsl #26
    42ac:	svclt	0x0000e7f3
    42b0:	mvnsmi	lr, #737280	; 0xb4000
    42b4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    42b8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    42bc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    42c0:	svc	0x0070f7fc
    42c4:	blne	1d954c0 <__assert_fail@plt+0x1d93f78>
    42c8:	strhle	r1, [sl], -r6
    42cc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    42d0:	svccc	0x0004f855
    42d4:	strbmi	r3, [sl], -r1, lsl #8
    42d8:	ldrtmi	r4, [r8], -r1, asr #12
    42dc:	adcmi	r4, r6, #152, 14	; 0x2600000
    42e0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    42e4:	svclt	0x000083f8
    42e8:			; <UNDEFINED> instruction: 0x000117ba
    42ec:			; <UNDEFINED> instruction: 0x000117b0
    42f0:	svclt	0x00004770
    42f4:	tstcs	r0, r2, lsl #22
    42f8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    42fc:	stmlt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4300:	andeq	r1, r1, r8, lsl #26

Disassembly of section .fini:

00004304 <.fini>:
    4304:	push	{r3, lr}
    4308:	pop	{r3, pc}
