Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec  9 13:55:40 2024
| Host         : SgoSkzD running 64-bit Gentoo Linux
| Command      : report_control_sets -verbose -file tetris_top_control_sets_placed.rpt
| Design       : tetris_top
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             121 |           45 |
| No           | No                    | Yes                    |              54 |           27 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |              10 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|       Clock Signal      | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|  vsync_BUFG             | Y[5]_i_1_n_0  |                             |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_25MHz |               | vga/hc_reg[9]_0             |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_25MHz | vga/vc        | reset_rtl_0_IBUF            |                7 |             10 |         1.43 |
| ~clk_wiz/inst/clk_25MHz |               |                             |                4 |             10 |         2.50 |
|  clk_wiz/inst/clk_25MHz |               | reset_rtl_0_IBUF            |                8 |             12 |         1.50 |
|  clk_wiz/inst/clk_25MHz |               | vga_to_hdmi/inst/encr/AR[0] |               19 |             42 |         2.21 |
|  vsync_BUFG             |               |                             |               23 |             52 |         2.26 |
|  clk_wiz/inst/clk_25MHz |               |                             |               21 |             75 |         3.57 |
+-------------------------+---------------+-----------------------------+------------------+----------------+--------------+


