Analysis & Synthesis report for CPU_Simp
Sun Nov 20 16:47:57 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated
 18. Source assignments for cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 19. Source assignments for cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 20. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux
 21. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 22. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux
 23. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001
 24. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 25. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 26. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 27. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 28. Source assignments for cpu:u0|altera_reset_controller:rst_controller
 29. Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for User Entity Instance: cpu:u0|cpu_onchip_mem:onchip_mem
 32. Parameter Settings for User Entity Instance: cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo
 34. Parameter Settings for User Entity Instance: cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo
 35. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 36. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 37. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 38. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 39. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 40. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator
 41. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 42. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
 43. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 44. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 45. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
 46. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 47. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
 48. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent
 49. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 50. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo
 51. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 52. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 53. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 54. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent
 55. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 56. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo
 57. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 58. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 59. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 60. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
 61. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_005|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_006|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_007|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 72. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 73. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 74. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
 75. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 76. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 77. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 78. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 79. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 80. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller
 81. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. altsyncram Parameter Settings by Entity Instance
 84. scfifo Parameter Settings by Entity Instance
 85. Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 86. Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller"
 87. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 88. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 89. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 90. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode"
 91. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
 92. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode"
 93. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode"
 94. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
 95. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
 96. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
 97. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
 98. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo"
 99. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent"
100. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
101. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
102. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo"
103. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent"
104. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
105. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
106. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
107. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
108. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
109. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
110. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
111. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
112. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
113. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
114. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
115. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
116. Port Connectivity Checks: "cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic"
117. Port Connectivity Checks: "cpu:u0|cpu_jtag_uart:jtag_uart"
118. Port Connectivity Checks: "cpu:u0|cpu_cpu:cpu"
119. Post-Synthesis Netlist Statistics for Top Partition
120. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
121. Elapsed Time Per Partition
122. Analysis & Synthesis Messages
123. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 20 16:47:57 2016      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; CPU_Simp                                   ;
; Top-level Entity Name           ; CPU_Simp                                   ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1471                                       ;
; Total pins                      ; 10                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 192,384                                    ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU_Simp           ; CPU_Simp           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+-----------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                ; Library ;
+-----------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; cpu/synthesis/cpu.v                                             ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/cpu.v                                             ; cpu     ;
; cpu/synthesis/submodules/altera_reset_controller.v              ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_reset_controller.v              ; cpu     ;
; cpu/synthesis/submodules/altera_reset_synchronizer.v            ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_reset_synchronizer.v            ; cpu     ;
; cpu/synthesis/submodules/cpu_irq_mapper.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_irq_mapper.sv                      ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0.v                ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0.v                ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_arbitrator.sv            ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_merlin_arbitrator.sv            ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv   ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv   ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv       ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv       ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv     ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv     ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv   ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv   ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv       ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv       ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv     ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv     ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv       ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv       ; cpu     ;
; cpu/synthesis/submodules/altera_avalon_sc_fifo.v                ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_avalon_sc_fifo.v                ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv    ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv    ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv    ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv    ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv    ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv    ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv        ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv        ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_slave_agent.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_merlin_slave_agent.sv           ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv    ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv    ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_master_agent.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_merlin_master_agent.sv          ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_slave_translator.sv      ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_merlin_slave_translator.sv      ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_master_translator.sv     ; yes             ; User SystemVerilog HDL File      ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/altera_merlin_master_translator.sv     ; cpu     ;
; cpu/synthesis/submodules/cpu_led_pio.v                          ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_led_pio.v                          ; cpu     ;
; cpu/synthesis/submodules/cpu_sysid.v                            ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_sysid.v                            ; cpu     ;
; cpu/synthesis/submodules/cpu_sys_clk_timer.v                    ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_sys_clk_timer.v                    ; cpu     ;
; cpu/synthesis/submodules/cpu_jtag_uart.v                        ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_jtag_uart.v                        ; cpu     ;
; cpu/synthesis/submodules/cpu_cpu.v                              ; yes             ; Encrypted User Verilog HDL File  ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_cpu.v                              ; cpu     ;
; cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v     ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v     ; cpu     ;
; cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v        ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v        ; cpu     ;
; cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v    ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v    ; cpu     ;
; cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v               ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v               ; cpu     ;
; cpu/synthesis/submodules/cpu_cpu_test_bench.v                   ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_cpu_test_bench.v                   ; cpu     ;
; cpu/synthesis/submodules/cpu_onchip_mem.v                       ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/cpu/synthesis/submodules/cpu_onchip_mem.v                       ; cpu     ;
; CPU_Simp.v                                                      ; yes             ; User Verilog HDL File            ; C:/Users/micha/Desktop/Lab4/CPU_Simp.v                                                      ;         ;
; altsyncram.tdf                                                  ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                                           ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                                                     ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                                                  ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal140.inc                                                  ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                               ;         ;
; a_rdenreg.inc                                                   ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                                      ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                                      ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                                                    ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_2bi1.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/altsyncram_2bi1.tdf                                          ;         ;
; db/altsyncram_ekj1.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/altsyncram_ekj1.tdf                                          ;         ;
; db/altsyncram_7mm1.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/altsyncram_7mm1.tdf                                          ;         ;
; db/altsyncram_cfm1.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/altsyncram_cfm1.tdf                                          ;         ;
; db/altsyncram_dfm1.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/altsyncram_dfm1.tdf                                          ;         ;
; altera_std_synchronizer.v                                       ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                    ;         ;
; db/altsyncram_c5e1.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/altsyncram_c5e1.tdf                                          ;         ;
; sld_virtual_jtag_basic.v                                        ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                     ;         ;
; scfifo.tdf                                                      ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                                   ;         ;
; a_regfifo.inc                                                   ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                                ;         ;
; a_dpfifo.inc                                                    ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                                 ;         ;
; a_i2fifo.inc                                                    ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                                 ;         ;
; a_fffifo.inc                                                    ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                                 ;         ;
; a_f2fifo.inc                                                    ; yes             ; Megafunction                     ; c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                                 ;         ;
; db/scfifo_3291.tdf                                              ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/scfifo_3291.tdf                                              ;         ;
; db/a_dpfifo_a891.tdf                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/a_dpfifo_a891.tdf                                            ;         ;
; db/a_fefifo_7cf.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/a_fefifo_7cf.tdf                                             ;         ;
; db/cntr_vg7.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/cntr_vg7.tdf                                                 ;         ;
; db/dpram_7s81.tdf                                               ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/dpram_7s81.tdf                                               ;         ;
; db/altsyncram_b8s1.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/altsyncram_b8s1.tdf                                          ;         ;
; db/cntr_jgb.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/micha/Desktop/Lab4/db/cntr_jgb.tdf                                                 ;         ;
; alt_jtag_atlantic.v                                             ; yes             ; Encrypted Megafunction           ; c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                          ;         ;
; pzdyqx.vhd                                                      ; yes             ; Encrypted Megafunction           ; c:/altera/14.0/quartus/libraries/megafunctions/pzdyqx.vhd                                   ;         ;
; sld_hub.vhd                                                     ; yes             ; Encrypted Megafunction           ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                  ;         ;
; sld_jtag_hub.vhd                                                ; yes             ; Encrypted Megafunction           ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;         ;
; sld_rom_sr.vhd                                                  ; yes             ; Encrypted Megafunction           ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;         ;
+-----------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1073      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1707      ;
;     -- 7 input functions                    ; 27        ;
;     -- 6 input functions                    ; 245       ;
;     -- 5 input functions                    ; 428       ;
;     -- 4 input functions                    ; 290       ;
;     -- <=3 input functions                  ; 717       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1471      ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 192384    ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1394      ;
; Total fan-out                               ; 15235     ;
; Average fan-out                             ; 4.48      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                     ; Library Name ;
+----------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU_Simp                                                                              ; 1707 (9)          ; 1471 (0)     ; 192384            ; 0          ; 10   ; 0            ; |CPU_Simp                                                                                                                                                                                                                                                               ; work         ;
;    |cpu:u0|                                                                            ; 1460 (0)          ; 1290 (0)     ; 192384            ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0                                                                                                                                                                                                                                                        ; cpu          ;
;       |altera_reset_controller:rst_controller|                                         ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                              ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                  ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                  ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                      ; cpu          ;
;       |cpu_cpu:cpu|                                                                    ; 927 (762)         ; 891 (622)    ; 27520             ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu                                                                                                                                                                                                                                            ; cpu          ;
;          |cpu_cpu_ic_data_module:cpu_cpu_ic_data|                                      ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data                                                                                                                                                                                                     ; cpu          ;
;             |altsyncram:the_altsyncram|                                                ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_ekj1:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated                                                                                                                                            ; work         ;
;          |cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 896               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag                                                                                                                                                                                                       ; cpu          ;
;             |altsyncram:the_altsyncram|                                                ; 0 (0)             ; 0 (0)        ; 896               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                             ; work         ;
;                |altsyncram_7mm1:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 896               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7mm1:auto_generated                                                                                                                                              ; work         ;
;          |cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|                                     ; 165 (5)           ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci                                                                                                                                                                                                    ; cpu          ;
;             |cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|  ; 62 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper                                                                                                                            ; cpu          ;
;                |cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk| ; 5 (5)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk                                                      ; cpu          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|               ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|               ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|       ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck                                                            ; cpu          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|               ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|               ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy|                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy                                                                       ; work         ;
;             |cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|                    ; 11 (11)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg                                                                                                                                              ; cpu          ;
;             |cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|                      ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break                                                                                                                                                ; cpu          ;
;             |cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|                      ; 6 (6)             ; 8 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug                                                                                                                                                ; cpu          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; work         ;
;             |cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|                            ; 79 (79)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem                                                                                                                                                      ; cpu          ;
;                |cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram                                                                                                   ; cpu          ;
;                   |altsyncram:the_altsyncram|                                          ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_c5e1:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_c5e1:auto_generated                                          ; work         ;
;          |cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a                                                                                                                                                                                     ; cpu          ;
;             |altsyncram:the_altsyncram|                                                ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_cfm1:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfm1:auto_generated                                                                                                                            ; work         ;
;          |cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b                                                                                                                                                                                     ; cpu          ;
;             |altsyncram:the_altsyncram|                                                ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_dfm1:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfm1:auto_generated                                                                                                                            ; work         ;
;       |cpu_jtag_uart:jtag_uart|                                                        ; 116 (33)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart                                                                                                                                                                                                                                ; cpu          ;
;          |alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|                           ; 35 (35)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic                                                                                                                                                                              ; work         ;
;          |cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|                           ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r                                                                                                                                                                              ; cpu          ;
;             |scfifo:rfifo|                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                 ; work         ;
;                |scfifo_3291:auto_generated|                                            ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                               ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                         ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                         ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                 ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                 ; work         ;
;                      |dpram_7s81:FIFOram|                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                              ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                  ; work         ;
;          |cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|                           ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w                                                                                                                                                                              ; cpu          ;
;             |scfifo:wfifo|                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                 ; work         ;
;                |scfifo_3291:auto_generated|                                            ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                               ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                         ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                         ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                 ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                 ; work         ;
;                      |dpram_7s81:FIFOram|                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                              ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                  ; work         ;
;       |cpu_led_pio:led_pio|                                                            ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_led_pio:led_pio                                                                                                                                                                                                                                    ; cpu          ;
;       |cpu_mm_interconnect_0:mm_interconnect_0|                                        ; 291 (0)           ; 142 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; cpu          ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                  ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                     ; cpu          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|            ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                               ; cpu          ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                ; cpu          ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                          ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                             ; cpu          ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                       ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                          ; cpu          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                    ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                       ; cpu          ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                               ; cpu          ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                        ; cpu          ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                  ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                     ; cpu          ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                          ; cpu          ;
;          |altera_merlin_slave_agent:onchip_mem_s1_agent|                               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                  ; cpu          ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|             ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                ; cpu          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|       ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                          ; cpu          ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                        ; 6 (6)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                           ; cpu          ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                     ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                        ; cpu          ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                  ; 7 (7)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                     ; cpu          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|               ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                  ; cpu          ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                   ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                      ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                           ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                              ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                      ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                             ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                         ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 57 (53)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                          ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                             ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                             ; cpu          ;
;          |cpu_mm_interconnect_0_router:router|                                         ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                            ; cpu          ;
;          |cpu_mm_interconnect_0_router_001:router_001|                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001                                                                                                                                                                    ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux_001|                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                  ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                      ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 54 (54)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                          ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                               ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                  ; cpu          ;
;       |cpu_onchip_mem:onchip_mem|                                                      ; 1 (1)             ; 0 (0)        ; 163840            ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_onchip_mem:onchip_mem                                                                                                                                                                                                                              ; cpu          ;
;          |altsyncram:the_altsyncram|                                                   ; 0 (0)             ; 0 (0)        ; 163840            ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                    ; work         ;
;             |altsyncram_2bi1:auto_generated|                                           ; 0 (0)             ; 0 (0)        ; 163840            ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated                                                                                                                                                                     ; work         ;
;       |cpu_sys_clk_timer:sys_clk_timer|                                                ; 109 (109)         ; 120 (120)    ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|cpu:u0|cpu_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                        ; cpu          ;
;    |pzdyqx:nabboc|                                                                     ; 92 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|pzdyqx:nabboc                                                                                                                                                                                                                                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                   ; 92 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                    ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|               ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                      ; work         ;
;             |LQYT7093:MBPH5020|                                                        ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                    ; work         ;
;          |KIFI3548:TPOO7242|                                                           ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                  ; work         ;
;          |LQYT7093:LRYQ7721|                                                           ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                  ; work         ;
;          |PUDL0439:ESUL0435|                                                           ; 12 (12)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                  ; 146 (1)           ; 109 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|sld_hub:auto_hub                                                                                                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                   ; 145 (108)         ; 109 (80)     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                     ; 20 (20)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                   ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_Simp|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7mm1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; cpu_cpu_ic_tag_ram.mif              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_c5e1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; cpu_cpu_ociram_default_contents.mif ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfm1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_cpu_rf_ram_a.mif                ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfm1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_cpu_rf_ram_b.mif                ;
; cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; cpu_onchip_mem.hex                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                          ; IP Include File              ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A    ; Qsys                            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0                                                                                                                                                                                         ; cpu/synthesis/../../cpu.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu                                                                                                                                                                             ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data                                                                                                                                      ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag                                                                                                                                        ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a                                                                                                                      ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b                                                                                                                      ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci                                                                                                                                     ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg                                                                               ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break                                                                                 ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk                                                                                   ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug                                                                                 ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace                                                                               ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo                                                                                   ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im                                                                                       ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace                                                                               ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib                                                                                     ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk                                                                                   ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem                                                                                       ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram                                    ;                              ;
; Altera ; altera_irq_mapper               ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_irq_mapper:irq_mapper                                                                                                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart                                                                                                                                                                 ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_pio               ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_led_pio:led_pio                                                                                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_mm_interconnect          ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                       ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                           ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                       ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_master_translator ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                      ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                         ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                    ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_master_translator ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                           ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                      ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                 ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                           ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                      ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                 ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                            ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                              ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                         ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                             ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_005                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_006                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_router            ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_007                                                                                                     ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                       ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                           ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                           ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                      ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                             ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                        ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                   ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_onchip_mem:onchip_mem                                                                                                                                                               ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_reset_controller         ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|altera_reset_controller:rst_controller                                                                                                                                                  ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_timer             ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_sys_clk_timer:sys_clk_timer                                                                                                                                                         ; cpu/synthesis/../../cpu.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 14.0    ; N/A          ; N/A           ; |CPU_Simp|cpu:u0|cpu_sysid:sysid                                                                                                                                                                         ; cpu/synthesis/../../cpu.qsys ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[8..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,4,6,7,14..16,18,19,22..26,29,31]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|E_control_reg_rddata[2..15,17..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][74]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][76]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][74]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[0]                                                                                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][59]                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][53]                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][61]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][94]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][53]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][60]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][53]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][59]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,2,3,5,8..13,17,20,21,27,28]                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                              ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                       ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                     ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                               ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                             ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                          ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                       ; Merged with cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][59]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][60]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][76]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][60]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][76]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:u0|cpu_cpu:cpu|E_logic_op[0]                                                                                                                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|E_compare_op[0]                                                                                                                                                                            ;
; cpu:u0|cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                                              ; Merged with cpu:u0|cpu_cpu:cpu|E_compare_op[1]                                                                                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][94]                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][94]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][61]                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][59]                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][60]                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59]                                                                                            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60]                                                                                            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                           ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                              ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                   ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                         ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                 ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                     ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                            ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                               ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                    ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.001 ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                    ;
; Total Number of Removed Registers = 294                                                                                                                                                                       ;                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                        ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53],                                                                                         ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                          ;
;                                                                                                                                                                                                             ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53],                                                                                                 ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                  ;
;                                                                                                                                                                                                             ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                             ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53],                                                                                              ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND              ; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76],                                                                                                    ;
;                                                                                                                                                                                                             ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                             ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][76],                                                                                              ;
;                                                                                                                                                                                                             ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53],                                                                                                    ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                          ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76],                                                                                           ;
;                                                                                                                                                                                                             ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53],                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                  ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76],                                                                                   ;
;                                                                                                                                                                                                             ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                  ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                   ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                          ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                             ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][74]                                                                                             ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][74]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                  ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                  ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                    ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND              ; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                          ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                          ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                             ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                  ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                  ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                    ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                             ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                            ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                     ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                  ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                        ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                          ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                  ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                              ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                       ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1471  ;
; Number of registers using Synchronous Clear  ; 194   ;
; Number of registers using Synchronous Load   ; 189   ;
; Number of registers using Asynchronous Clear ; 1083  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 925   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                     ; 18      ;
; cpu:u0|cpu_jtag_uart:jtag_uart|av_waitrequest                                                                                             ; 4       ;
; cpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                         ; 1       ;
; cpu:u0|cpu_cpu:cpu|M_pipe_flush                                                                                                           ; 6       ;
; cpu:u0|cpu_cpu:cpu|hbreak_enabled                                                                                                         ; 7       ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|count[9]                                                 ; 11      ;
; cpu:u0|cpu_cpu:cpu|M_wr_dst_reg                                                                                                           ; 67      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                      ; 1       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                      ; 4       ;
; cpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                         ; 2       ;
; cpu:u0|cpu_jtag_uart:jtag_uart|t_dav                                                                                                      ; 3       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                      ; 1       ;
; cpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                         ; 1       ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[16]          ; 2       ;
; cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst2                                                     ; 3       ;
; cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[1]           ; 2       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                      ; 1       ;
; cpu:u0|cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                  ; 1       ;
; cpu:u0|cpu_cpu:cpu|M_pipe_flush_waddr[13]                                                                                                 ; 1       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                               ; 3       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                               ; 3       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                ; 3       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                ; 3       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                ; 3       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                ; 3       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                ; 4       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                ; 4       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                ; 4       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                               ; 2       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                               ; 2       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 1       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                               ; 2       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                               ; 2       ;
; cpu:u0|cpu_cpu:cpu|clr_break_line                                                                                                         ; 3       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                              ; 2       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                               ; 2       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                               ; 2       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                              ; 2       ;
; cpu:u0|cpu_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                               ; 2       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                              ; 3       ;
; Total number of inverted registers = 46                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|E_src2_prelim[23]                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|av_ld_data_aligned_or_div[7]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|av_ld_data_aligned_or_div[14]                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|M_shift_rot_result[13]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|E_src1_prelim[12]                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|E_src2_imm[1]                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|D_iw[13]                                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|D_iw[8]                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|M_st_data[20]                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|M_st_data[27]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|E_src2_imm[25]                                                                                                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|MonDReg[13]                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|MonDReg[5]                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|F_pc[12]                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[23] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|break_readreg[0]                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|MonDReg[8]                                                                                       ;
; 7:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|M_pipe_flush_waddr[0]                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CPU_Simp|cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|M_wr_data_unfiltered[9]                                                                                                                                                                ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|E_logic_result[23]                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CPU_Simp|cpu:u0|cpu_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU_Simp|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|src_channel[1]                                                                                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |CPU_Simp|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for cpu:u0|altera_reset_controller:rst_controller      ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_onchip_mem:onchip_mem ;
+----------------+--------------------+-----------------------------------------+
; Parameter Name ; Value              ; Type                                    ;
+----------------+--------------------+-----------------------------------------+
; INIT_FILE      ; cpu_onchip_mem.hex ; String                                  ;
+----------------+--------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 5120                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; cpu_onchip_mem.hex   ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 5120                 ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_2bi1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                           ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                           ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                           ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                           ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_005|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_006|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_007|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                       ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 5120                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                             ;
; Entity Instance            ; cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
; Entity Instance            ; cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                              ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                           ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                        ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic"                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_jtag_uart:jtag_uart"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_cpu:cpu"                              ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected ;
; no_ci_readra                   ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1290                        ;
;     CLR               ; 313                         ;
;     CLR SLD           ; 31                          ;
;     ENA               ; 60                          ;
;     ENA CLR           ; 528                         ;
;     ENA CLR SCLR      ; 57                          ;
;     ENA CLR SCLR SLD  ; 29                          ;
;     ENA CLR SLD       ; 54                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 94                          ;
; arriav_lcell_comb     ; 1469                        ;
;     arith             ; 190                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 113                         ;
;         2 data inputs ; 26                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 31                          ;
;     extend            ; 22                          ;
;         7 data inputs ; 22                          ;
;     normal            ; 1257                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 207                         ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 239                         ;
;         5 data inputs ; 358                         ;
;         6 data inputs ; 206                         ;
; boundary_port         ; 54                          ;
; stratixv_ram_block    ; 190                         ;
;                       ;                             ;
; Max LUT depth         ; 8.20                        ;
; Average LUT depth     ; 2.84                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 92                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 89                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 13                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 17                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sun Nov 20 16:47:46 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Simp -c CPU_Simp
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv
    Info (12023): Found entity 1: cpu_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_led_pio.v
    Info (12023): Found entity 1: cpu_led_pio
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sysid.v
    Info (12023): Found entity 1: cpu_sysid
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sys_clk_timer.v
    Info (12023): Found entity 1: cpu_sys_clk_timer
Info (12021): Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart.v
    Info (12023): Found entity 1: cpu_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: cpu_jtag_uart_scfifo_w
    Info (12023): Found entity 3: cpu_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: cpu_jtag_uart_scfifo_r
    Info (12023): Found entity 5: cpu_jtag_uart
Info (12021): Found 23 design units, including 23 entities, in source file cpu/synthesis/submodules/cpu_cpu.v
    Info (12023): Found entity 1: cpu_cpu_ic_data_module
    Info (12023): Found entity 2: cpu_cpu_ic_tag_module
    Info (12023): Found entity 3: cpu_cpu_register_bank_a_module
    Info (12023): Found entity 4: cpu_cpu_register_bank_b_module
    Info (12023): Found entity 5: cpu_cpu_nios2_oci_debug
    Info (12023): Found entity 6: cpu_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: cpu_cpu_nios2_ocimem
    Info (12023): Found entity 8: cpu_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: cpu_cpu_nios2_oci_break
    Info (12023): Found entity 10: cpu_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: cpu_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: cpu_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: cpu_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: cpu_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: cpu_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 16: cpu_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 17: cpu_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 18: cpu_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: cpu_cpu_nios2_oci_pib
    Info (12023): Found entity 20: cpu_cpu_nios2_oci_im
    Info (12023): Found entity 21: cpu_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: cpu_cpu_nios2_oci
    Info (12023): Found entity 23: cpu_cpu
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_mem.v
    Info (12023): Found entity 1: cpu_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file cpu_simp.v
    Info (12023): Found entity 1: CPU_Simp
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(1798): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(1800): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(1956): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(2780): conditional expression evaluates to a constant
Info (12127): Elaborating entity "CPU_Simp" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:u0"
Info (12128): Elaborating entity "cpu_onchip_mem" for hierarchy "cpu:u0|cpu_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cpu_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2bi1.tdf
    Info (12023): Found entity 1: altsyncram_2bi1
Info (12128): Elaborating entity "altsyncram_2bi1" for hierarchy "cpu:u0|cpu_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_2bi1:auto_generated"
Info (12128): Elaborating entity "cpu_cpu" for hierarchy "cpu:u0|cpu_cpu:cpu"
Info (12128): Elaborating entity "cpu_cpu_test_bench" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_test_bench:the_cpu_cpu_test_bench"
Info (12128): Elaborating entity "cpu_cpu_ic_data_module" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf
    Info (12023): Found entity 1: altsyncram_ekj1
Info (12128): Elaborating entity "altsyncram_ekj1" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated"
Info (12128): Elaborating entity "cpu_cpu_ic_tag_module" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mm1.tdf
    Info (12023): Found entity 1: altsyncram_7mm1
Info (12128): Elaborating entity "altsyncram_7mm1" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7mm1:auto_generated"
Info (12128): Elaborating entity "cpu_cpu_register_bank_a_module" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cfm1.tdf
    Info (12023): Found entity 1: altsyncram_cfm1
Info (12128): Elaborating entity "altsyncram_cfm1" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfm1:auto_generated"
Info (12128): Elaborating entity "cpu_cpu_register_bank_b_module" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dfm1.tdf
    Info (12023): Found entity 1: altsyncram_dfm1
Info (12128): Elaborating entity "altsyncram_dfm1" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfm1:auto_generated"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_debug" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "cpu_cpu_nios2_ocimem" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu_cpu_ociram_sp_ram_module" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5e1.tdf
    Info (12023): Found entity 1: altsyncram_c5e1
Info (12128): Elaborating entity "altsyncram_c5e1" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_c5e1:auto_generated"
Info (12128): Elaborating entity "cpu_cpu_nios2_avalon_reg" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_break" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_xbrk" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_dbrk" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_itrace" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_dtrace" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_td_mode" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_fifo" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "cpu_cpu_oci_test_bench" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_oci_test_bench:the_cpu_cpu_oci_test_bench"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_pib" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_im" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu_cpu_jtag_debug_module_wrapper" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "cpu_cpu_jtag_debug_module_tck" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "cpu_cpu_jtag_debug_module_sysclk" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpu:u0|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "cpu_jtag_uart" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "cpu_jtag_uart_scfifo_w" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf
    Info (12023): Found entity 1: a_dpfifo_a891
Info (12128): Elaborating entity "a_dpfifo_a891" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf
    Info (12023): Found entity 1: dpram_7s81
Info (12128): Elaborating entity "dpram_7s81" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf
    Info (12023): Found entity 1: altsyncram_b8s1
Info (12128): Elaborating entity "altsyncram_b8s1" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count"
Info (12128): Elaborating entity "cpu_jtag_uart_scfifo_r" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "cpu:u0|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "cpu_sys_clk_timer" for hierarchy "cpu:u0|cpu_sys_clk_timer:sys_clk_timer"
Info (12128): Elaborating entity "cpu_sysid" for hierarchy "cpu:u0|cpu_sysid:sysid"
Info (12128): Elaborating entity "cpu_led_pio" for hierarchy "cpu:u0|cpu_led_pio:led_pio"
Info (12128): Elaborating entity "cpu_mm_interconnect_0" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_default_decode" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_001" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_001_default_decode" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002_default_decode" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_004" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_004_default_decode" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux_001" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux_002" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux_002" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux_001" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "cpu_irq_mapper" for hierarchy "cpu:u0|cpu_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/micha/Desktop/Lab4/output_files/CPU_Simp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2561 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 2356 logic cells
    Info (21064): Implemented 190 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 774 megabytes
    Info: Processing ended: Sun Nov 20 16:47:57 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/micha/Desktop/Lab4/output_files/CPU_Simp.map.smsg.


