/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [40:0] _00_;
  reg [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [24:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [4:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  reg [13:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [19:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [3:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_5z & celloutsig_0_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[5] & celloutsig_0_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_5z[2]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_1_15z = ~(celloutsig_1_6z & celloutsig_1_0z);
  assign celloutsig_0_31z = ~(celloutsig_0_3z[4] & celloutsig_0_11z);
  assign celloutsig_0_37z = !(celloutsig_0_12z ? celloutsig_0_33z[4] : celloutsig_0_35z);
  assign celloutsig_0_44z = !(celloutsig_0_18z ? celloutsig_0_5z : celloutsig_0_34z);
  assign celloutsig_1_0z = !(in_data[98] ? in_data[159] : in_data[109]);
  assign celloutsig_0_23z = !(celloutsig_0_8z ? celloutsig_0_7z : celloutsig_0_5z);
  assign celloutsig_0_27z = !(celloutsig_0_8z ? celloutsig_0_11z : celloutsig_0_9z[2]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[9] | celloutsig_0_1z);
  assign celloutsig_0_53z = ~((celloutsig_0_31z | celloutsig_0_15z) & celloutsig_0_42z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z | celloutsig_1_4z) & celloutsig_1_9z);
  assign celloutsig_0_11z = ~((celloutsig_0_7z | celloutsig_0_8z) & (celloutsig_0_8z | celloutsig_0_0z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[24]) & (in_data[22] | in_data[37]));
  assign celloutsig_0_0z = in_data[72] ^ in_data[62];
  assign celloutsig_0_61z = celloutsig_0_32z ^ celloutsig_0_15z;
  assign celloutsig_0_15z = celloutsig_0_6z ^ celloutsig_0_4z;
  assign celloutsig_0_17z = celloutsig_0_1z ^ celloutsig_0_13z[0];
  always_ff @(negedge clkin_data[160], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 41'h00000000000;
    else _00_ <= { in_data[79:78], celloutsig_0_15z, celloutsig_0_40z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 11'h000;
    else _01_ <= celloutsig_0_36z[10:0];
  assign celloutsig_0_22z = { in_data[63:60], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_0z } / { 1'h1, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_43z = celloutsig_0_3z[10:3] >= { celloutsig_0_30z[2:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_34z = { celloutsig_0_25z[2], celloutsig_0_32z, celloutsig_0_4z } <= { celloutsig_0_13z[0], celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_40z = { celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_35z } <= { celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_23z };
  assign celloutsig_0_7z = { in_data[30:26], celloutsig_0_0z } <= { in_data[49:45], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[130:126], celloutsig_1_2z, celloutsig_1_1z } <= { in_data[148:146], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_10z <= celloutsig_1_5z[7:0];
  assign celloutsig_0_24z = { celloutsig_0_9z[3:0], celloutsig_0_15z, celloutsig_0_12z } <= { in_data[73:71], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_19z[19:9] <= { in_data[9], celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_1_9z = celloutsig_1_5z && { in_data[145:135], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[51:29], celloutsig_0_1z, celloutsig_0_0z } && { in_data[49:26], celloutsig_0_1z };
  assign celloutsig_1_2z = ! in_data[154:149];
  assign celloutsig_0_16z = ! { celloutsig_0_14z[4:1], celloutsig_0_7z };
  assign celloutsig_0_20z = ! { celloutsig_0_9z[4:1], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_28z = ! { celloutsig_0_3z[11:0], celloutsig_0_4z };
  assign celloutsig_0_19z = { in_data[28:5], celloutsig_0_5z } % { 1'h1, in_data[87:83], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_9z = celloutsig_0_7z ? in_data[67:61] : in_data[61:55];
  assign celloutsig_0_92z = celloutsig_0_24z ? { celloutsig_0_54z, celloutsig_0_1z, celloutsig_0_44z } : { celloutsig_0_64z[1], celloutsig_0_53z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_3z[10] ? { celloutsig_0_9z[5:3], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z } : in_data[84:78];
  assign celloutsig_0_14z = celloutsig_0_12z ? { celloutsig_0_13z[3:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z } : { celloutsig_0_9z[6:5], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_35z = celloutsig_0_22z[14:8] != { celloutsig_0_21z[2], celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_26z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_17z } != { celloutsig_0_3z[10:5], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_42z = { celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_16z } !== { celloutsig_0_13z[5:0], celloutsig_0_9z };
  assign celloutsig_0_54z = { _00_[40:37], celloutsig_0_37z } !== celloutsig_0_33z;
  assign celloutsig_0_4z = & in_data[76:54];
  assign celloutsig_0_93z = & celloutsig_0_55z[4:2];
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_0z, in_data[126:124] };
  assign celloutsig_0_12z = & { celloutsig_0_9z[0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_14z[2:0], celloutsig_0_12z, celloutsig_0_31z } >> celloutsig_0_13z[4:0];
  assign celloutsig_0_3z = { in_data[27:16], celloutsig_0_0z, celloutsig_0_1z } >> { in_data[85:76], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_55z = { celloutsig_0_53z, celloutsig_0_21z, celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_43z, celloutsig_0_54z } >> { celloutsig_0_22z[13:12], _01_, celloutsig_0_9z };
  assign celloutsig_0_64z = celloutsig_0_21z[4:1] >> { celloutsig_0_25z[6:4], celloutsig_0_61z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } >> { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_13z[4:0], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_8z } >> { in_data[57:52], celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_26z } >> { celloutsig_0_14z[1:0], celloutsig_0_11z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_36z = 14'h0000;
    else if (celloutsig_1_19z) celloutsig_0_36z = { in_data[19], celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_5z = { in_data[121:118], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_21z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_21z = { celloutsig_0_14z[4:2], celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_29z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_29z = { celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_32z = ~((celloutsig_0_16z & celloutsig_0_15z) | (celloutsig_0_14z[0] & celloutsig_0_16z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[173] & in_data[182]));
  assign celloutsig_1_8z = ~((celloutsig_1_4z & celloutsig_1_7z) | (celloutsig_1_1z & celloutsig_1_5z[12]));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
