

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Thu May  8 00:51:04 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COPY_RAM_LOOP           |     7831|     7831|         3|          1|          1|  7830|       yes|
        |- WAYPOINT_EXTRACT_LOOP   |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- WAYPOINT_LOOP           |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + EMPTY_CLOSED_SET_LOOP  |     7813|     7813|         1|          1|          1|  7813|       yes|
        | + AS_SEARCH_LOOP         |        ?|        ?|  11 ~ 503|          -|          -|     ?|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 1, D = 1, States = { 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 67 15 
15 --> 17 16 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 67 
22 --> 23 
23 --> 24 23 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 70 28 69 
28 --> 29 69 
29 --> 30 
30 --> 31 68 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 66 
36 --> 45 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 45 
42 --> 43 45 
43 --> 44 
44 --> 45 
45 --> 67 46 54 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 54 
51 --> 52 54 
52 --> 53 
53 --> 54 
54 --> 67 60 55 
55 --> 56 
56 --> 57 60 
57 --> 58 60 
58 --> 59 
59 --> 60 
60 --> 67 61 66 
61 --> 62 
62 --> 63 66 
63 --> 64 66 
64 --> 65 
65 --> 66 
66 --> 67 28 
67 --> 71 
68 --> 70 21 
69 --> 67 
70 --> 67 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram" [assessment/toplevel.cpp:351]   --->   Operation 77 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln363 = store i32 0, i32 %error_flag" [assessment/toplevel.cpp:363]   --->   Operation 78 'store' 'store_ln363' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln364 = store i16 0, i16 %open_set_size" [assessment/toplevel.cpp:364]   --->   Operation 79 'store' 'store_ln364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:366]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i62 %trunc_ln" [assessment/toplevel.cpp:366]   --->   Operation 81 'sext' 'sext_ln366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln366" [assessment/toplevel.cpp:366]   --->   Operation 82 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 83 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830" [assessment/toplevel.cpp:366]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 84 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830" [assessment/toplevel.cpp:366]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 85 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830" [assessment/toplevel.cpp:366]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 86 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830" [assessment/toplevel.cpp:366]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 87 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830" [assessment/toplevel.cpp:366]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 88 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830" [assessment/toplevel.cpp:366]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 89 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_0, i32 0, i32 0, void @empty_16, i32 0, i32 7827, void @empty, void @empty_8, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_12"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_12"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_15, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln351 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:351]   --->   Operation 97 'specmemcore' 'specmemcore_ln351' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln356 = specmemcore void @_ssdm_op_SpecMemCore, i32 %closed_set, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:356]   --->   Operation 98 'specmemcore' 'specmemcore_ln356' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:357]   --->   Operation 99 'specmemcore' 'specmemcore_ln357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:357]   --->   Operation 100 'specmemcore' 'specmemcore_ln357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:357]   --->   Operation 101 'specmemcore' 'specmemcore_ln357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:357]   --->   Operation 102 'specmemcore' 'specmemcore_ln357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830" [assessment/toplevel.cpp:366]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln366 = br void" [assessment/toplevel.cpp:366]   --->   Operation 104 'br' 'br_ln366' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%i = phi i13 0, void, i13 %i_1, void %.split21"   --->   Operation 105 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i, i13 1" [assessment/toplevel.cpp:366]   --->   Operation 106 'add' 'i_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (2.09ns)   --->   "%icmp_ln366 = icmp_eq  i13 %i, i13 7830" [assessment/toplevel.cpp:366]   --->   Operation 108 'icmp' 'icmp_ln366' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7830, i64 7830, i64 7830"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln366 = br i1 %icmp_ln366, void %.split21, void" [assessment/toplevel.cpp:366]   --->   Operation 110 'br' 'br_ln366' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:367]   --->   Operation 111 'read' 'MAXI_addr_read' <Predicate = (!icmp_ln366)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [assessment/toplevel.cpp:366]   --->   Operation 112 'specloopname' 'specloopname_ln366' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln367 = zext i13 %i" [assessment/toplevel.cpp:367]   --->   Operation 113 'zext' 'zext_ln367' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln367" [assessment/toplevel.cpp:367]   --->   Operation 114 'getelementptr' 'local_ram_addr' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %MAXI_addr_read, i13 %local_ram_addr" [assessment/toplevel.cpp:367]   --->   Operation 115 'store' 'store_ln367' <Predicate = (!icmp_ln366)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln366)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 117 [2/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:370]   --->   Operation 117 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>

State 13 <SV = 10> <Delay = 3.25>
ST_13 : Operation 118 [1/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:370]   --->   Operation 118 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%i_op_assign = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %local_ram_load, i32 16, i32 31" [assessment/toplevel.cpp:370]   --->   Operation 119 'partselect' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i32 %local_ram_load" [assessment/toplevel.cpp:371]   --->   Operation 120 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln371 = store i8 %trunc_ln371, i8 %waypoint_count" [assessment/toplevel.cpp:371]   --->   Operation 121 'store' 'store_ln371' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 6.26>
ST_14 : Operation 122 [1/1] (2.42ns)   --->   "%icmp_ln373 = icmp_eq  i16 %i_op_assign, i16 0" [assessment/toplevel.cpp:373]   --->   Operation 122 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (2.42ns)   --->   "%icmp_ln373_1 = icmp_ugt  i16 %i_op_assign, i16 500" [assessment/toplevel.cpp:373]   --->   Operation 123 'icmp' 'icmp_ln373_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i8 %trunc_ln371" [assessment/toplevel.cpp:373]   --->   Operation 124 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.91ns)   --->   "%add_ln373 = add i9 %zext_ln373, i9 510" [assessment/toplevel.cpp:373]   --->   Operation 125 'add' 'add_ln373' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (1.66ns)   --->   "%icmp_ln373_2 = icmp_ugt  i9 %add_ln373, i9 14" [assessment/toplevel.cpp:373]   --->   Operation 126 'icmp' 'icmp_ln373_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln373_1)   --->   "%or_ln373 = or i1 %icmp_ln373_1, i1 %icmp_ln373_2" [assessment/toplevel.cpp:373]   --->   Operation 127 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln373_1 = or i1 %or_ln373, i1 %icmp_ln373" [assessment/toplevel.cpp:373]   --->   Operation 128 'or' 'or_ln373_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (1.70ns)   --->   "%br_ln373 = br i1 %or_ln373_1, void %.lr.ph1095.preheader, void %.loopexit1084" [assessment/toplevel.cpp:373]   --->   Operation 129 'br' 'br_ln373' <Predicate = true> <Delay = 1.70>
ST_14 : Operation 130 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph1095"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!or_ln373_1)> <Delay = 1.58>

State 15 <SV = 12> <Delay = 5.16>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %i_3, void %.split18, i8 0, void %.lr.ph1095.preheader"   --->   Operation 131 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:379]   --->   Operation 132 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.55ns)   --->   "%icmp_ln379 = icmp_eq  i8 %i_2, i8 %trunc_ln371" [assessment/toplevel.cpp:379]   --->   Operation 134 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %.split18, void %._crit_edge.loopexit.preheader" [assessment/toplevel.cpp:379]   --->   Operation 135 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i8 %i_2" [assessment/toplevel.cpp:379]   --->   Operation 136 'zext' 'zext_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln380 = add i9 %zext_ln379, i9 1" [assessment/toplevel.cpp:380]   --->   Operation 137 'add' 'add_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i9 %add_ln380" [assessment/toplevel.cpp:380]   --->   Operation 138 'zext' 'zext_ln380' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%local_ram_addr_1 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln380" [assessment/toplevel.cpp:380]   --->   Operation 139 'getelementptr' 'local_ram_addr_1' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_15 : Operation 140 [2/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:380]   --->   Operation 140 'load' 'wp' <Predicate = (!icmp_ln379)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>

State 16 <SV = 13> <Delay = 5.57>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [assessment/toplevel.cpp:379]   --->   Operation 141 'specloopname' 'specloopname_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_16 : Operation 142 [1/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:380]   --->   Operation 142 'load' 'wp' <Predicate = (!icmp_ln379)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %wp, i32 16, i32 24"   --->   Operation 143 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i8 %i_2" [assessment/toplevel.cpp:381]   --->   Operation 144 'zext' 'zext_ln381' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln381" [assessment/toplevel.cpp:381]   --->   Operation 145 'getelementptr' 'waypoints_x_V_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln381 = store i9 %trunc_ln3, i4 %waypoints_x_V_addr" [assessment/toplevel.cpp:381]   --->   Operation 146 'store' 'store_ln381' <Predicate = (!icmp_ln379)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i32 %wp"   --->   Operation 147 'trunc' 'trunc_ln302' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln381" [assessment/toplevel.cpp:382]   --->   Operation 148 'getelementptr' 'waypoints_y_V_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln382 = store i9 %trunc_ln302, i4 %waypoints_y_V_addr" [assessment/toplevel.cpp:382]   --->   Operation 149 'store' 'store_ln382' <Predicate = (!icmp_ln379)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1095"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!icmp_ln379)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.15>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %local_ram_load, i32 16, i32 24" [assessment/toplevel.cpp:275]   --->   Operation 151 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i16 %i_op_assign" [assessment/toplevel.cpp:275]   --->   Operation 152 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275" [assessment/toplevel.cpp:275]   --->   Operation 153 'mul' 'mul_ln275' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 14> <Delay = 2.15>
ST_18 : Operation 154 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275" [assessment/toplevel.cpp:275]   --->   Operation 154 'mul' 'mul_ln275' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 15> <Delay = 2.15>
ST_19 : Operation 155 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275" [assessment/toplevel.cpp:275]   --->   Operation 155 'mul' 'mul_ln275' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 16> <Delay = 2.43>
ST_20 : Operation 156 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275" [assessment/toplevel.cpp:275]   --->   Operation 156 'mul' 'mul_ln275' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%iteration_limit = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %mul_ln275, i1 0" [assessment/toplevel.cpp:275]   --->   Operation 157 'bitconcatenate' 'iteration_limit' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (2.43ns)   --->   "%icmp_ln277 = icmp_eq  i18 %mul_ln275, i18 0" [assessment/toplevel.cpp:277]   --->   Operation 158 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln391 = br void %._crit_edge.loopexit" [assessment/toplevel.cpp:391]   --->   Operation 159 'br' 'br_ln391' <Predicate = true> <Delay = 1.58>

State 21 <SV = 17> <Delay = 4.23>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%total_length = phi i20 %total_length_1, void, i20 0, void %._crit_edge.loopexit.preheader"   --->   Operation 160 'phi' 'total_length' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%i_4 = phi i8 %i_7, void, i8 0, void %._crit_edge.loopexit.preheader"   --->   Operation 161 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i8 %i_4" [assessment/toplevel.cpp:391]   --->   Operation 162 'zext' 'zext_ln391' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%waypoint_count_load = load i8 %waypoint_count" [assessment/toplevel.cpp:391]   --->   Operation 163 'load' 'waypoint_count_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln391_1 = zext i8 %waypoint_count_load" [assessment/toplevel.cpp:391]   --->   Operation 164 'zext' 'zext_ln391_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (1.91ns)   --->   "%add_ln391 = add i9 %zext_ln391_1, i9 511" [assessment/toplevel.cpp:391]   --->   Operation 165 'add' 'add_ln391' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (1.66ns)   --->   "%icmp_ln391 = icmp_slt  i9 %zext_ln391, i9 %add_ln391" [assessment/toplevel.cpp:391]   --->   Operation 166 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (1.91ns)   --->   "%i_7 = add i8 %i_4, i8 1" [assessment/toplevel.cpp:394]   --->   Operation 167 'add' 'i_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %.loopexit1084.loopexit, void" [assessment/toplevel.cpp:391]   --->   Operation 168 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i8 %i_4" [assessment/toplevel.cpp:394]   --->   Operation 169 'zext' 'zext_ln394' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_1 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln394" [assessment/toplevel.cpp:394]   --->   Operation 170 'getelementptr' 'waypoints_x_V_addr_1' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_1 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln394" [assessment/toplevel.cpp:394]   --->   Operation 171 'getelementptr' 'waypoints_y_V_addr_1' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_21 : Operation 172 [2/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:394]   --->   Operation 172 'load' 'start_x_V' <Predicate = (icmp_ln391)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 173 [2/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:394]   --->   Operation 173 'load' 'start_y_V' <Predicate = (icmp_ln391)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln394_1 = zext i8 %i_7" [assessment/toplevel.cpp:394]   --->   Operation 174 'zext' 'zext_ln394_1' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_2 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln394_1" [assessment/toplevel.cpp:394]   --->   Operation 175 'getelementptr' 'waypoints_x_V_addr_2' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_2 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln394_1" [assessment/toplevel.cpp:394]   --->   Operation 176 'getelementptr' 'waypoints_y_V_addr_2' <Predicate = (icmp_ln391)> <Delay = 0.00>
ST_21 : Operation 177 [2/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:394]   --->   Operation 177 'load' 'goal_x_V' <Predicate = (icmp_ln391)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 178 [2/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:394]   --->   Operation 178 'load' 'goal_y_V' <Predicate = (icmp_ln391)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 179 [1/1] (1.70ns)   --->   "%br_ln0 = br void %.loopexit1084"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!icmp_ln391)> <Delay = 1.70>

State 22 <SV = 18> <Delay = 2.32>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [assessment/toplevel.cpp:394]   --->   Operation 180 'specloopname' 'specloopname_ln394' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:394]   --->   Operation 181 'load' 'start_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 182 [1/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:394]   --->   Operation 182 'load' 'start_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 183 [1/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:394]   --->   Operation 183 'load' 'goal_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 184 [1/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:394]   --->   Operation 184 'load' 'goal_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln257 = br void" [assessment/toplevel.cpp:257]   --->   Operation 185 'br' 'br_ln257' <Predicate = true> <Delay = 1.58>

State 23 <SV = 19> <Delay = 5.35>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%i_5 = phi i13 0, void, i13 %i_6, void %.split"   --->   Operation 186 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (1.67ns)   --->   "%i_6 = add i13 %i_5, i13 1" [assessment/toplevel.cpp:257]   --->   Operation 187 'add' 'i_6' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 188 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (2.09ns)   --->   "%icmp_ln257 = icmp_eq  i13 %i_5, i13 7813" [assessment/toplevel.cpp:257]   --->   Operation 189 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7813, i64 7813, i64 7813"   --->   Operation 190 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %.split, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i" [assessment/toplevel.cpp:257]   --->   Operation 191 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [assessment/toplevel.cpp:257]   --->   Operation 192 'specloopname' 'specloopname_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i13 %i_5" [assessment/toplevel.cpp:258]   --->   Operation 193 'zext' 'zext_ln258' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%closed_set_addr = getelementptr i32 %closed_set, i64 0, i64 %zext_ln258" [assessment/toplevel.cpp:258]   --->   Operation 194 'getelementptr' 'closed_set_addr' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln258 = store i32 0, i13 %closed_set_addr" [assessment/toplevel.cpp:258]   --->   Operation 195 'store' 'store_ln258' <Predicate = (!icmp_ln257)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!icmp_ln257)> <Delay = 0.00>

State 24 <SV = 20> <Delay = 3.64>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln261 = store i16 0, i16 %open_set_size" [assessment/toplevel.cpp:261]   --->   Operation 197 'store' 'store_ln261' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (1.66ns)   --->   "%icmp_ln886 = icmp_ugt  i9 %start_x_V, i9 %goal_x_V"   --->   Operation 198 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (1.82ns)   --->   "%sub_ln213 = sub i9 %start_x_V, i9 %goal_x_V"   --->   Operation 199 'sub' 'sub_ln213' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (1.82ns)   --->   "%sub_ln213_1 = sub i9 %goal_x_V, i9 %start_x_V"   --->   Operation 200 'sub' 'sub_ln213_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%lhs = select i1 %icmp_ln886, i9 %sub_ln213, i9 %sub_ln213_1"   --->   Operation 201 'select' 'lhs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (1.66ns)   --->   "%icmp_ln886_1 = icmp_ugt  i9 %start_y_V, i9 %goal_y_V"   --->   Operation 202 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (1.82ns)   --->   "%sub_ln213_2 = sub i9 %start_y_V, i9 %goal_y_V"   --->   Operation 203 'sub' 'sub_ln213_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (1.82ns)   --->   "%sub_ln213_3 = sub i9 %goal_y_V, i9 %start_y_V"   --->   Operation 204 'sub' 'sub_ln213_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%rhs = select i1 %icmp_ln886_1, i9 %sub_ln213_2, i9 %sub_ln213_3"   --->   Operation 205 'select' 'rhs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%zext_ln215 = zext i9 %lhs"   --->   Operation 206 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%zext_ln215_1 = zext i9 %rhs"   --->   Operation 207 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (1.82ns) (out node of the LUT)   --->   "%ret_5 = add i10 %zext_ln215_1, i10 %zext_ln215"   --->   Operation 208 'add' 'ret_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 5.19>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i10 %ret_5"   --->   Operation 209 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [2/2] (5.19ns)   --->   "%call_ln265 = call void @os_heap_push, i11 %zext_ln300, i11 0, i9 %start_x_V, i9 %start_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:265]   --->   Operation 210 'call' 'call_ln265' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 0.00>
ST_26 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln265 = call void @os_heap_push, i11 %zext_ln300, i11 0, i9 %start_x_V, i9 %start_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:265]   --->   Operation 211 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 4.06>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "%error_flag_load = load i32 %error_flag" [assessment/toplevel.cpp:266]   --->   Operation 212 'load' 'error_flag_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (2.47ns)   --->   "%icmp_ln266 = icmp_eq  i32 %error_flag_load, i32 0" [assessment/toplevel.cpp:266]   --->   Operation 213 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 214 [1/1] (1.58ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %_Z6a_star5CoordS_.exit.thread.loopexit40, void" [assessment/toplevel.cpp:266]   --->   Operation 214 'br' 'br_ln266' <Predicate = true> <Delay = 1.58>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %.lr.ph.preheader, void %.loopexit.loopexit42" [assessment/toplevel.cpp:277]   --->   Operation 215 'br' 'br_ln277' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln277 = br void %.lr.ph" [assessment/toplevel.cpp:277]   --->   Operation 216 'br' 'br_ln277' <Predicate = (icmp_ln266 & !icmp_ln277)> <Delay = 1.58>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 217 'br' 'br_ln0' <Predicate = (icmp_ln266 & icmp_ln277)> <Delay = 0.00>

State 28 <SV = 24> <Delay = 2.43>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%iteration = phi i19 %iteration_1, void %._crit_edge, i19 0, void %.lr.ph.preheader"   --->   Operation 218 'phi' 'iteration' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (2.43ns)   --->   "%icmp_ln277_1 = icmp_ult  i19 %iteration, i19 %iteration_limit" [assessment/toplevel.cpp:277]   --->   Operation 219 'icmp' 'icmp_ln277_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (2.16ns)   --->   "%iteration_1 = add i19 %iteration, i19 1" [assessment/toplevel.cpp:277]   --->   Operation 220 'add' 'iteration_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277_1, void %.loopexit.loopexit, void %.split16" [assessment/toplevel.cpp:277]   --->   Operation 221 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln276 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [assessment/toplevel.cpp:276]   --->   Operation 222 'specpipeline' 'specpipeline_ln276' <Predicate = (icmp_ln277_1)> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [assessment/toplevel.cpp:276]   --->   Operation 223 'specloopname' 'specloopname_ln276' <Predicate = (icmp_ln277_1)> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "%open_set_size_load = load i16 %open_set_size" [assessment/toplevel.cpp:280]   --->   Operation 224 'load' 'open_set_size_load' <Predicate = (icmp_ln277_1)> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (2.42ns)   --->   "%icmp_ln280 = icmp_eq  i16 %open_set_size_load, i16 0" [assessment/toplevel.cpp:280]   --->   Operation 225 'icmp' 'icmp_ln280' <Predicate = (icmp_ln277_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void, void %.loopexit.loopexit" [assessment/toplevel.cpp:280]   --->   Operation 226 'br' 'br_ln280' <Predicate = (icmp_ln277_1)> <Delay = 0.00>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 227 'br' 'br_ln0' <Predicate = (icmp_ln280) | (!icmp_ln277_1)> <Delay = 0.00>

State 29 <SV = 25> <Delay = 0.00>
ST_29 : Operation 228 [2/2] (0.00ns)   --->   "%call_ret = call i29 @os_heap_pop, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:284]   --->   Operation 228 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 26> <Delay = 2.63>
ST_30 : Operation 229 [1/2] (0.00ns)   --->   "%call_ret = call i29 @os_heap_pop, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:284]   --->   Operation 229 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "%current_g_score_V = extractvalue i29 %call_ret" [assessment/toplevel.cpp:284]   --->   Operation 230 'extractvalue' 'current_g_score_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%current_x_V = extractvalue i29 %call_ret" [assessment/toplevel.cpp:284]   --->   Operation 231 'extractvalue' 'current_x_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%current_y_V = extractvalue i29 %call_ret" [assessment/toplevel.cpp:284]   --->   Operation 232 'extractvalue' 'current_y_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (1.66ns)   --->   "%icmp_ln870 = icmp_eq  i9 %current_x_V, i9 %goal_x_V"   --->   Operation 233 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 234 [1/1] (1.66ns)   --->   "%icmp_ln870_1 = icmp_eq  i9 %current_y_V, i9 %goal_y_V"   --->   Operation 234 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [1/1] (0.97ns)   --->   "%and_ln288 = and i1 %icmp_ln870, i1 %icmp_ln870_1" [assessment/toplevel.cpp:288]   --->   Operation 235 'and' 'and_ln288' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %and_ln288, void, void %_Z6a_star5CoordS_.exit" [assessment/toplevel.cpp:288]   --->   Operation 236 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i9 %current_y_V"   --->   Operation 237 'zext' 'zext_ln208' <Predicate = (!and_ln288)> <Delay = 0.00>
ST_30 : Operation 238 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208"   --->   Operation 238 'mul' 'mul_ln208' <Predicate = (!and_ln288)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 27> <Delay = 2.15>
ST_31 : Operation 239 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208"   --->   Operation 239 'mul' 'mul_ln208' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 28> <Delay = 2.15>
ST_32 : Operation 240 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208"   --->   Operation 240 'mul' 'mul_ln208' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 29> <Delay = 0.00>
ST_33 : Operation 241 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208"   --->   Operation 241 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 30> <Delay = 5.39>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %current_x_V"   --->   Operation 242 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 243 [1/1] (2.13ns)   --->   "%idx_V = add i18 %mul_ln208, i18 %zext_ln208_1"   --->   Operation 243 'add' 'idx_V' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%word_idx = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V, i32 5, i32 17"   --->   Operation 244 'partselect' 'word_idx' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "%bit_idx = trunc i18 %idx_V"   --->   Operation 245 'trunc' 'bit_idx' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i13 %word_idx" [assessment/toplevel.cpp:70]   --->   Operation 246 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%closed_set_addr_1 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70" [assessment/toplevel.cpp:70]   --->   Operation 247 'getelementptr' 'closed_set_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 248 [2/2] (3.25ns)   --->   "%closed_set_load = load i13 %closed_set_addr_1" [assessment/toplevel.cpp:70]   --->   Operation 248 'load' 'closed_set_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 35 <SV = 31> <Delay = 5.72>
ST_35 : Operation 249 [1/2] (3.25ns)   --->   "%closed_set_load = load i13 %closed_set_addr_1" [assessment/toplevel.cpp:70]   --->   Operation 249 'load' 'closed_set_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i5 %bit_idx" [assessment/toplevel.cpp:70]   --->   Operation 250 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (2.66ns)   --->   "%shl_ln292 = shl i32 1, i32 %zext_ln70_1" [assessment/toplevel.cpp:292]   --->   Operation 251 'shl' 'shl_ln292' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln292)   --->   "%and_ln292 = and i32 %closed_set_load, i32 %shl_ln292" [assessment/toplevel.cpp:292]   --->   Operation 252 'and' 'and_ln292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 253 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln292 = icmp_eq  i32 %and_ln292, i32 0" [assessment/toplevel.cpp:292]   --->   Operation 253 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %._crit_edge, void" [assessment/toplevel.cpp:292]   --->   Operation 254 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 255 [1/1] (0.99ns)   --->   "%or_ln78 = or i32 %closed_set_load, i32 %shl_ln292" [assessment/toplevel.cpp:78]   --->   Operation 255 'or' 'or_ln78' <Predicate = (icmp_ln292)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 5.45>
ST_36 : Operation 256 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %or_ln78, i13 %closed_set_addr_1" [assessment/toplevel.cpp:78]   --->   Operation 256 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_36 : Operation 257 [1/1] (1.66ns)   --->   "%cmp_i_i343_i = icmp_eq  i9 %current_x_V, i9 0" [assessment/toplevel.cpp:284]   --->   Operation 257 'icmp' 'cmp_i_i343_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 258 [1/1] (1.66ns)   --->   "%cmp_i_i337_i = icmp_eq  i9 %current_y_V, i9 0" [assessment/toplevel.cpp:284]   --->   Operation 258 'icmp' 'cmp_i_i337_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 259 [1/1] (1.63ns)   --->   "%n_g_score_tentative_V = add i11 %current_g_score_V, i11 1" [assessment/toplevel.cpp:284]   --->   Operation 259 'add' 'n_g_score_tentative_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %cmp_i_i337_i, void, void %._crit_edge69" [assessment/toplevel.cpp:305]   --->   Operation 260 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (1.82ns)   --->   "%n_y_V = add i9 %current_y_V, i9 511"   --->   Operation 261 'add' 'n_y_V' <Predicate = (!cmp_i_i337_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (1.66ns)   --->   "%icmp_ln882 = icmp_ult  i9 %current_x_V, i9 %trunc_ln2"   --->   Operation 262 'icmp' 'icmp_ln882' <Predicate = (!cmp_i_i337_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 263 [1/1] (1.66ns)   --->   "%icmp_ln882_1 = icmp_ult  i9 %n_y_V, i9 %trunc_ln2"   --->   Operation 263 'icmp' 'icmp_ln882_1' <Predicate = (!cmp_i_i337_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (0.97ns)   --->   "%and_ln312 = and i1 %icmp_ln882, i1 %icmp_ln882_1" [assessment/toplevel.cpp:312]   --->   Operation 264 'and' 'and_ln312' <Predicate = (!cmp_i_i337_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %and_ln312, void %._crit_edge69, void" [assessment/toplevel.cpp:312]   --->   Operation 265 'br' 'br_ln312' <Predicate = (!cmp_i_i337_i)> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %n_y_V"   --->   Operation 266 'zext' 'zext_ln208_2' <Predicate = (!cmp_i_i337_i & and_ln312)> <Delay = 0.00>
ST_36 : Operation 267 [3/3] (1.05ns) (grouped into DSP with root node idx_V_1)   --->   "%mul_ln208_1 = mul i18 %zext_ln275, i18 %zext_ln208_2"   --->   Operation 267 'mul' 'mul_ln208_1' <Predicate = (!cmp_i_i337_i & and_ln312)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 33> <Delay = 1.05>
ST_37 : Operation 268 [2/3] (1.05ns) (grouped into DSP with root node idx_V_1)   --->   "%mul_ln208_1 = mul i18 %zext_ln275, i18 %zext_ln208_2"   --->   Operation 268 'mul' 'mul_ln208_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 34> <Delay = 2.10>
ST_38 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node idx_V_1)   --->   "%mul_ln208_1 = mul i18 %zext_ln275, i18 %zext_ln208_2"   --->   Operation 269 'mul' 'mul_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 270 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_V_1 = add i18 %mul_ln208_1, i18 %zext_ln208_1"   --->   Operation 270 'add' 'idx_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 35> <Delay = 2.10>
ST_39 : Operation 271 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_V_1 = add i18 %mul_ln208_1, i18 %zext_ln208_1"   --->   Operation 271 'add' 'idx_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "%word_idx_1 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_1, i32 5, i32 17"   --->   Operation 272 'partselect' 'word_idx_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 273 [1/1] (0.00ns)   --->   "%bit_idx_1 = trunc i18 %idx_V_1"   --->   Operation 273 'trunc' 'bit_idx_1' <Predicate = true> <Delay = 0.00>

State 40 <SV = 36> <Delay = 4.93>
ST_40 : Operation 274 [1/1] (1.67ns)   --->   "%add_ln62 = add i13 %word_idx_1, i13 17" [assessment/toplevel.cpp:62]   --->   Operation 274 'add' 'add_ln62' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i13 %add_ln62" [assessment/toplevel.cpp:62]   --->   Operation 275 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%local_ram_addr_2 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62" [assessment/toplevel.cpp:62]   --->   Operation 276 'getelementptr' 'local_ram_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 277 [2/2] (3.25ns)   --->   "%local_ram_load_2 = load i13 %local_ram_addr_2" [assessment/toplevel.cpp:62]   --->   Operation 277 'load' 'local_ram_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>

State 41 <SV = 37> <Delay = 5.72>
ST_41 : Operation 278 [1/2] (3.25ns)   --->   "%local_ram_load_2 = load i13 %local_ram_addr_2" [assessment/toplevel.cpp:62]   --->   Operation 278 'load' 'local_ram_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>
ST_41 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %bit_idx_1" [assessment/toplevel.cpp:62]   --->   Operation 279 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 280 [1/1] (2.66ns)   --->   "%shl_ln317 = shl i32 1, i32 %zext_ln62_1" [assessment/toplevel.cpp:317]   --->   Operation 280 'shl' 'shl_ln317' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln317)   --->   "%and_ln317 = and i32 %local_ram_load_2, i32 %shl_ln317" [assessment/toplevel.cpp:317]   --->   Operation 281 'and' 'and_ln317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln317 = icmp_eq  i32 %and_ln317, i32 0" [assessment/toplevel.cpp:317]   --->   Operation 282 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %._crit_edge69, void" [assessment/toplevel.cpp:317]   --->   Operation 283 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i13 %word_idx_1" [assessment/toplevel.cpp:70]   --->   Operation 284 'zext' 'zext_ln70_2' <Predicate = (icmp_ln317)> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%closed_set_addr_2 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_2" [assessment/toplevel.cpp:70]   --->   Operation 285 'getelementptr' 'closed_set_addr_2' <Predicate = (icmp_ln317)> <Delay = 0.00>
ST_41 : Operation 286 [2/2] (3.25ns)   --->   "%closed_set_load_1 = load i13 %closed_set_addr_2" [assessment/toplevel.cpp:70]   --->   Operation 286 'load' 'closed_set_load_1' <Predicate = (icmp_ln317)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 42 <SV = 38> <Delay = 5.72>
ST_42 : Operation 287 [1/2] (3.25ns)   --->   "%closed_set_load_1 = load i13 %closed_set_addr_2" [assessment/toplevel.cpp:70]   --->   Operation 287 'load' 'closed_set_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_42 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln322)   --->   "%and_ln322 = and i32 %closed_set_load_1, i32 %shl_ln317" [assessment/toplevel.cpp:322]   --->   Operation 288 'and' 'and_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 289 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln322 = icmp_eq  i32 %and_ln322, i32 0" [assessment/toplevel.cpp:322]   --->   Operation 289 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %._crit_edge69, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i" [assessment/toplevel.cpp:322]   --->   Operation 290 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 291 [1/1] (1.66ns)   --->   "%icmp_ln886_2 = icmp_ugt  i9 %current_x_V, i9 %goal_x_V"   --->   Operation 291 'icmp' 'icmp_ln886_2' <Predicate = (icmp_ln322)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 292 [1/1] (1.82ns)   --->   "%sub_ln213_4 = sub i9 %current_x_V, i9 %goal_x_V"   --->   Operation 292 'sub' 'sub_ln213_4' <Predicate = (icmp_ln322)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 293 [1/1] (1.82ns)   --->   "%sub_ln213_5 = sub i9 %goal_x_V, i9 %current_x_V"   --->   Operation 293 'sub' 'sub_ln213_5' <Predicate = (icmp_ln322)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%lhs_V = select i1 %icmp_ln886_2, i9 %sub_ln213_4, i9 %sub_ln213_5"   --->   Operation 294 'select' 'lhs_V' <Predicate = (icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 295 [1/1] (1.66ns)   --->   "%icmp_ln886_3 = icmp_ugt  i9 %n_y_V, i9 %goal_y_V"   --->   Operation 295 'icmp' 'icmp_ln886_3' <Predicate = (icmp_ln322)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 296 [1/1] (1.82ns)   --->   "%sub_ln213_6 = sub i9 %n_y_V, i9 %goal_y_V"   --->   Operation 296 'sub' 'sub_ln213_6' <Predicate = (icmp_ln322)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 297 [1/1] (1.82ns)   --->   "%sub_ln213_7 = sub i9 %goal_y_V, i9 %n_y_V"   --->   Operation 297 'sub' 'sub_ln213_7' <Predicate = (icmp_ln322)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%rhs_1 = select i1 %icmp_ln886_3, i9 %sub_ln213_6, i9 %sub_ln213_7"   --->   Operation 298 'select' 'rhs_1' <Predicate = (icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%zext_ln215_2 = zext i9 %lhs_V"   --->   Operation 299 'zext' 'zext_ln215_2' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_42 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%zext_ln215_3 = zext i9 %rhs_1"   --->   Operation 300 'zext' 'zext_ln215_3' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_42 : Operation 301 [1/1] (1.82ns) (out node of the LUT)   --->   "%ret = add i10 %zext_ln215_3, i10 %zext_ln215_2"   --->   Operation 301 'add' 'ret' <Predicate = (icmp_ln322)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 6.83>
ST_43 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i10 %ret"   --->   Operation 302 'zext' 'zext_ln208_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 303 [1/1] (1.63ns)   --->   "%n_f_score_V = add i11 %n_g_score_tentative_V, i11 %zext_ln208_3"   --->   Operation 303 'add' 'n_f_score_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 304 [2/2] (5.19ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 304 'call' 'call_ln335' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 40> <Delay = 0.00>
ST_44 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 305 'call' 'call_ln335' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 41> <Delay = 5.45>
ST_45 : Operation 306 [1/1] (0.00ns)   --->   "%error_flag_load_2 = load i32 %error_flag" [assessment/toplevel.cpp:336]   --->   Operation 306 'load' 'error_flag_load_2' <Predicate = (!cmp_i_i337_i & and_ln312 & icmp_ln317 & icmp_ln322)> <Delay = 0.00>
ST_45 : Operation 307 [1/1] (2.47ns)   --->   "%icmp_ln336 = icmp_eq  i32 %error_flag_load_2, i32 0" [assessment/toplevel.cpp:336]   --->   Operation 307 'icmp' 'icmp_ln336' <Predicate = (!cmp_i_i337_i & and_ln312 & icmp_ln317 & icmp_ln322)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 308 [1/1] (1.82ns)   --->   "%br_ln336 = br i1 %icmp_ln336, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge69" [assessment/toplevel.cpp:336]   --->   Operation 308 'br' 'br_ln336' <Predicate = (!cmp_i_i337_i & and_ln312 & icmp_ln317 & icmp_ln322)> <Delay = 1.82>
ST_45 : Operation 309 [1/1] (1.82ns)   --->   "%n_y_V_1 = add i9 %current_y_V, i9 1"   --->   Operation 309 'add' 'n_y_V_1' <Predicate = (icmp_ln336) | (!icmp_ln322) | (!icmp_ln317) | (!and_ln312) | (cmp_i_i337_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 310 [1/1] (1.66ns)   --->   "%icmp_ln882_2 = icmp_ult  i9 %current_x_V, i9 %trunc_ln2"   --->   Operation 310 'icmp' 'icmp_ln882_2' <Predicate = (icmp_ln336) | (!icmp_ln322) | (!icmp_ln317) | (!and_ln312) | (cmp_i_i337_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 311 [1/1] (1.66ns)   --->   "%icmp_ln882_3 = icmp_ult  i9 %n_y_V_1, i9 %trunc_ln2"   --->   Operation 311 'icmp' 'icmp_ln882_3' <Predicate = (icmp_ln336) | (!icmp_ln322) | (!icmp_ln317) | (!and_ln312) | (cmp_i_i337_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 312 [1/1] (0.97ns)   --->   "%and_ln312_1 = and i1 %icmp_ln882_2, i1 %icmp_ln882_3" [assessment/toplevel.cpp:312]   --->   Operation 312 'and' 'and_ln312_1' <Predicate = (icmp_ln336) | (!icmp_ln322) | (!icmp_ln317) | (!and_ln312) | (cmp_i_i337_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %and_ln312_1, void %._crit_edge74, void" [assessment/toplevel.cpp:312]   --->   Operation 313 'br' 'br_ln312' <Predicate = (icmp_ln336) | (!icmp_ln322) | (!icmp_ln317) | (!and_ln312) | (cmp_i_i337_i)> <Delay = 0.00>
ST_45 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln208_4 = zext i9 %n_y_V_1"   --->   Operation 314 'zext' 'zext_ln208_4' <Predicate = (icmp_ln336 & and_ln312_1) | (!icmp_ln322 & and_ln312_1) | (!icmp_ln317 & and_ln312_1) | (!and_ln312 & and_ln312_1) | (cmp_i_i337_i & and_ln312_1)> <Delay = 0.00>
ST_45 : Operation 315 [3/3] (1.05ns) (grouped into DSP with root node idx_V_2)   --->   "%mul_ln208_2 = mul i18 %zext_ln275, i18 %zext_ln208_4"   --->   Operation 315 'mul' 'mul_ln208_2' <Predicate = (icmp_ln336 & and_ln312_1) | (!icmp_ln322 & and_ln312_1) | (!icmp_ln317 & and_ln312_1) | (!and_ln312 & and_ln312_1) | (cmp_i_i337_i & and_ln312_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 42> <Delay = 1.05>
ST_46 : Operation 316 [2/3] (1.05ns) (grouped into DSP with root node idx_V_2)   --->   "%mul_ln208_2 = mul i18 %zext_ln275, i18 %zext_ln208_4"   --->   Operation 316 'mul' 'mul_ln208_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 43> <Delay = 2.10>
ST_47 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node idx_V_2)   --->   "%mul_ln208_2 = mul i18 %zext_ln275, i18 %zext_ln208_4"   --->   Operation 317 'mul' 'mul_ln208_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 318 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_V_2 = add i18 %mul_ln208_2, i18 %zext_ln208_1"   --->   Operation 318 'add' 'idx_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 44> <Delay = 2.10>
ST_48 : Operation 319 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_V_2 = add i18 %mul_ln208_2, i18 %zext_ln208_1"   --->   Operation 319 'add' 'idx_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 320 [1/1] (0.00ns)   --->   "%word_idx_2 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_2, i32 5, i32 17"   --->   Operation 320 'partselect' 'word_idx_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 321 [1/1] (0.00ns)   --->   "%bit_idx_2 = trunc i18 %idx_V_2"   --->   Operation 321 'trunc' 'bit_idx_2' <Predicate = true> <Delay = 0.00>

State 49 <SV = 45> <Delay = 4.93>
ST_49 : Operation 322 [1/1] (1.67ns)   --->   "%add_ln62_1 = add i13 %word_idx_2, i13 17" [assessment/toplevel.cpp:62]   --->   Operation 322 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i13 %add_ln62_1" [assessment/toplevel.cpp:62]   --->   Operation 323 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 324 [1/1] (0.00ns)   --->   "%local_ram_addr_3 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62_2" [assessment/toplevel.cpp:62]   --->   Operation 324 'getelementptr' 'local_ram_addr_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 325 [2/2] (3.25ns)   --->   "%local_ram_load_3 = load i13 %local_ram_addr_3" [assessment/toplevel.cpp:62]   --->   Operation 325 'load' 'local_ram_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>

State 50 <SV = 46> <Delay = 5.72>
ST_50 : Operation 326 [1/2] (3.25ns)   --->   "%local_ram_load_3 = load i13 %local_ram_addr_3" [assessment/toplevel.cpp:62]   --->   Operation 326 'load' 'local_ram_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>
ST_50 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i5 %bit_idx_2" [assessment/toplevel.cpp:62]   --->   Operation 327 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 328 [1/1] (2.66ns)   --->   "%shl_ln317_1 = shl i32 1, i32 %zext_ln62_3" [assessment/toplevel.cpp:317]   --->   Operation 328 'shl' 'shl_ln317_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln317_1)   --->   "%and_ln317_1 = and i32 %local_ram_load_3, i32 %shl_ln317_1" [assessment/toplevel.cpp:317]   --->   Operation 329 'and' 'and_ln317_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 330 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln317_1 = icmp_eq  i32 %and_ln317_1, i32 0" [assessment/toplevel.cpp:317]   --->   Operation 330 'icmp' 'icmp_ln317_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317_1, void %._crit_edge74, void" [assessment/toplevel.cpp:317]   --->   Operation 331 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i13 %word_idx_2" [assessment/toplevel.cpp:70]   --->   Operation 332 'zext' 'zext_ln70_3' <Predicate = (icmp_ln317_1)> <Delay = 0.00>
ST_50 : Operation 333 [1/1] (0.00ns)   --->   "%closed_set_addr_3 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_3" [assessment/toplevel.cpp:70]   --->   Operation 333 'getelementptr' 'closed_set_addr_3' <Predicate = (icmp_ln317_1)> <Delay = 0.00>
ST_50 : Operation 334 [2/2] (3.25ns)   --->   "%closed_set_load_2 = load i13 %closed_set_addr_3" [assessment/toplevel.cpp:70]   --->   Operation 334 'load' 'closed_set_load_2' <Predicate = (icmp_ln317_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 51 <SV = 47> <Delay = 5.72>
ST_51 : Operation 335 [1/2] (3.25ns)   --->   "%closed_set_load_2 = load i13 %closed_set_addr_3" [assessment/toplevel.cpp:70]   --->   Operation 335 'load' 'closed_set_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_51 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln322_1)   --->   "%and_ln322_1 = and i32 %closed_set_load_2, i32 %shl_ln317_1" [assessment/toplevel.cpp:322]   --->   Operation 336 'and' 'and_ln322_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 337 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln322_1 = icmp_eq  i32 %and_ln322_1, i32 0" [assessment/toplevel.cpp:322]   --->   Operation 337 'icmp' 'icmp_ln322_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322_1, void %._crit_edge74, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1" [assessment/toplevel.cpp:322]   --->   Operation 338 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 339 [1/1] (1.66ns)   --->   "%icmp_ln886_4 = icmp_ugt  i9 %current_x_V, i9 %goal_x_V"   --->   Operation 339 'icmp' 'icmp_ln886_4' <Predicate = (icmp_ln322_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 340 [1/1] (1.82ns)   --->   "%sub_ln213_8 = sub i9 %current_x_V, i9 %goal_x_V"   --->   Operation 340 'sub' 'sub_ln213_8' <Predicate = (icmp_ln322_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 341 [1/1] (1.82ns)   --->   "%sub_ln213_9 = sub i9 %goal_x_V, i9 %current_x_V"   --->   Operation 341 'sub' 'sub_ln213_9' <Predicate = (icmp_ln322_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%lhs_V_1 = select i1 %icmp_ln886_4, i9 %sub_ln213_8, i9 %sub_ln213_9"   --->   Operation 342 'select' 'lhs_V_1' <Predicate = (icmp_ln322_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 343 [1/1] (1.66ns)   --->   "%icmp_ln886_5 = icmp_ugt  i9 %n_y_V_1, i9 %goal_y_V"   --->   Operation 343 'icmp' 'icmp_ln886_5' <Predicate = (icmp_ln322_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [1/1] (1.82ns)   --->   "%sub_ln213_10 = sub i9 %n_y_V_1, i9 %goal_y_V"   --->   Operation 344 'sub' 'sub_ln213_10' <Predicate = (icmp_ln322_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 345 [1/1] (1.82ns)   --->   "%sub_ln213_11 = sub i9 %goal_y_V, i9 %n_y_V_1"   --->   Operation 345 'sub' 'sub_ln213_11' <Predicate = (icmp_ln322_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%rhs_2 = select i1 %icmp_ln886_5, i9 %sub_ln213_10, i9 %sub_ln213_11"   --->   Operation 346 'select' 'rhs_2' <Predicate = (icmp_ln322_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%zext_ln215_4 = zext i9 %lhs_V_1"   --->   Operation 347 'zext' 'zext_ln215_4' <Predicate = (icmp_ln322_1)> <Delay = 0.00>
ST_51 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%zext_ln215_5 = zext i9 %rhs_2"   --->   Operation 348 'zext' 'zext_ln215_5' <Predicate = (icmp_ln322_1)> <Delay = 0.00>
ST_51 : Operation 349 [1/1] (1.82ns) (out node of the LUT)   --->   "%ret_2 = add i10 %zext_ln215_5, i10 %zext_ln215_4"   --->   Operation 349 'add' 'ret_2' <Predicate = (icmp_ln322_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 6.83>
ST_52 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln208_5 = zext i10 %ret_2"   --->   Operation 350 'zext' 'zext_ln208_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 351 [1/1] (1.63ns)   --->   "%n_f_score_V_1 = add i11 %n_g_score_tentative_V, i11 %zext_ln208_5"   --->   Operation 351 'add' 'n_f_score_V_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 352 [2/2] (5.19ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V_1, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V_1, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 352 'call' 'call_ln335' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 49> <Delay = 0.00>
ST_53 : Operation 353 [1/2] (0.00ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V_1, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V_1, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 353 'call' 'call_ln335' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 50> <Delay = 4.46>
ST_54 : Operation 354 [1/1] (0.00ns)   --->   "%error_flag_load_3 = load i32 %error_flag" [assessment/toplevel.cpp:336]   --->   Operation 354 'load' 'error_flag_load_3' <Predicate = (and_ln312_1 & icmp_ln317_1 & icmp_ln322_1)> <Delay = 0.00>
ST_54 : Operation 355 [1/1] (2.47ns)   --->   "%icmp_ln336_1 = icmp_eq  i32 %error_flag_load_3, i32 0" [assessment/toplevel.cpp:336]   --->   Operation 355 'icmp' 'icmp_ln336_1' <Predicate = (and_ln312_1 & icmp_ln317_1 & icmp_ln322_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 356 [1/1] (1.82ns)   --->   "%br_ln336 = br i1 %icmp_ln336_1, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge74" [assessment/toplevel.cpp:336]   --->   Operation 356 'br' 'br_ln336' <Predicate = (and_ln312_1 & icmp_ln317_1 & icmp_ln322_1)> <Delay = 1.82>
ST_54 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %cmp_i_i343_i, void, void %.critedge" [assessment/toplevel.cpp:305]   --->   Operation 357 'br' 'br_ln305' <Predicate = (icmp_ln336_1) | (!icmp_ln322_1) | (!icmp_ln317_1) | (!and_ln312_1)> <Delay = 0.00>
ST_54 : Operation 358 [1/1] (1.82ns)   --->   "%n_x_V = add i9 %current_x_V, i9 511"   --->   Operation 358 'add' 'n_x_V' <Predicate = (icmp_ln336_1 & !cmp_i_i343_i) | (!icmp_ln322_1 & !cmp_i_i343_i) | (!icmp_ln317_1 & !cmp_i_i343_i) | (!and_ln312_1 & !cmp_i_i343_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 359 [1/1] (1.66ns)   --->   "%icmp_ln882_4 = icmp_ult  i9 %n_x_V, i9 %trunc_ln2"   --->   Operation 359 'icmp' 'icmp_ln882_4' <Predicate = (icmp_ln336_1 & !cmp_i_i343_i) | (!icmp_ln322_1 & !cmp_i_i343_i) | (!icmp_ln317_1 & !cmp_i_i343_i) | (!and_ln312_1 & !cmp_i_i343_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln312)   --->   "%xor_ln882 = xor i1 %icmp_ln882_4, i1 1"   --->   Operation 360 'xor' 'xor_ln882' <Predicate = (icmp_ln336_1 & !cmp_i_i343_i) | (!icmp_ln322_1 & !cmp_i_i343_i) | (!icmp_ln317_1 & !cmp_i_i343_i) | (!and_ln312_1 & !cmp_i_i343_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 361 [1/1] (1.66ns)   --->   "%icmp_ln882_5 = icmp_ult  i9 %current_y_V, i9 %trunc_ln2"   --->   Operation 361 'icmp' 'icmp_ln882_5' <Predicate = (icmp_ln336_1 & !cmp_i_i343_i) | (!icmp_ln322_1 & !cmp_i_i343_i) | (!icmp_ln317_1 & !cmp_i_i343_i) | (!and_ln312_1 & !cmp_i_i343_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln312)   --->   "%xor_ln882_1 = xor i1 %icmp_ln882_5, i1 1"   --->   Operation 362 'xor' 'xor_ln882_1' <Predicate = (icmp_ln336_1 & !cmp_i_i343_i) | (!icmp_ln322_1 & !cmp_i_i343_i) | (!icmp_ln317_1 & !cmp_i_i343_i) | (!and_ln312_1 & !cmp_i_i343_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln312 = or i1 %xor_ln882, i1 %xor_ln882_1" [assessment/toplevel.cpp:312]   --->   Operation 363 'or' 'or_ln312' <Predicate = (icmp_ln336_1 & !cmp_i_i343_i) | (!icmp_ln322_1 & !cmp_i_i343_i) | (!icmp_ln317_1 & !cmp_i_i343_i) | (!and_ln312_1 & !cmp_i_i343_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %or_ln312, void, void %.critedge" [assessment/toplevel.cpp:312]   --->   Operation 364 'br' 'br_ln312' <Predicate = (icmp_ln336_1 & !cmp_i_i343_i) | (!icmp_ln322_1 & !cmp_i_i343_i) | (!icmp_ln317_1 & !cmp_i_i343_i) | (!and_ln312_1 & !cmp_i_i343_i)> <Delay = 0.00>

State 55 <SV = 51> <Delay = 7.06>
ST_55 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln208_6 = zext i9 %n_x_V"   --->   Operation 365 'zext' 'zext_ln208_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 366 [1/1] (2.13ns)   --->   "%idx_V_3 = add i18 %mul_ln208, i18 %zext_ln208_6"   --->   Operation 366 'add' 'idx_V_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 367 [1/1] (0.00ns)   --->   "%word_idx_3 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_3, i32 5, i32 17"   --->   Operation 367 'partselect' 'word_idx_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 368 [1/1] (0.00ns)   --->   "%bit_idx_3 = trunc i18 %idx_V_3"   --->   Operation 368 'trunc' 'bit_idx_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 369 [1/1] (1.67ns)   --->   "%add_ln62_2 = add i13 %word_idx_3, i13 17" [assessment/toplevel.cpp:62]   --->   Operation 369 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i13 %add_ln62_2" [assessment/toplevel.cpp:62]   --->   Operation 370 'zext' 'zext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 371 [1/1] (0.00ns)   --->   "%local_ram_addr_4 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62_4" [assessment/toplevel.cpp:62]   --->   Operation 371 'getelementptr' 'local_ram_addr_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 372 [2/2] (3.25ns)   --->   "%local_ram_load_4 = load i13 %local_ram_addr_4" [assessment/toplevel.cpp:62]   --->   Operation 372 'load' 'local_ram_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>

State 56 <SV = 52> <Delay = 5.72>
ST_56 : Operation 373 [1/2] (3.25ns)   --->   "%local_ram_load_4 = load i13 %local_ram_addr_4" [assessment/toplevel.cpp:62]   --->   Operation 373 'load' 'local_ram_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>
ST_56 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i5 %bit_idx_3" [assessment/toplevel.cpp:62]   --->   Operation 374 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 375 [1/1] (2.66ns)   --->   "%shl_ln317_2 = shl i32 1, i32 %zext_ln62_5" [assessment/toplevel.cpp:317]   --->   Operation 375 'shl' 'shl_ln317_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln317_2)   --->   "%and_ln317_2 = and i32 %local_ram_load_4, i32 %shl_ln317_2" [assessment/toplevel.cpp:317]   --->   Operation 376 'and' 'and_ln317_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 377 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln317_2 = icmp_eq  i32 %and_ln317_2, i32 0" [assessment/toplevel.cpp:317]   --->   Operation 377 'icmp' 'icmp_ln317_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317_2, void %.critedge, void" [assessment/toplevel.cpp:317]   --->   Operation 378 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i13 %word_idx_3" [assessment/toplevel.cpp:70]   --->   Operation 379 'zext' 'zext_ln70_4' <Predicate = (icmp_ln317_2)> <Delay = 0.00>
ST_56 : Operation 380 [1/1] (0.00ns)   --->   "%closed_set_addr_4 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_4" [assessment/toplevel.cpp:70]   --->   Operation 380 'getelementptr' 'closed_set_addr_4' <Predicate = (icmp_ln317_2)> <Delay = 0.00>
ST_56 : Operation 381 [2/2] (3.25ns)   --->   "%closed_set_load_3 = load i13 %closed_set_addr_4" [assessment/toplevel.cpp:70]   --->   Operation 381 'load' 'closed_set_load_3' <Predicate = (icmp_ln317_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 57 <SV = 53> <Delay = 5.72>
ST_57 : Operation 382 [1/2] (3.25ns)   --->   "%closed_set_load_3 = load i13 %closed_set_addr_4" [assessment/toplevel.cpp:70]   --->   Operation 382 'load' 'closed_set_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_57 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln322_2)   --->   "%and_ln322_2 = and i32 %closed_set_load_3, i32 %shl_ln317_2" [assessment/toplevel.cpp:322]   --->   Operation 383 'and' 'and_ln322_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 384 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln322_2 = icmp_eq  i32 %and_ln322_2, i32 0" [assessment/toplevel.cpp:322]   --->   Operation 384 'icmp' 'icmp_ln322_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322_2, void %.critedge, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2" [assessment/toplevel.cpp:322]   --->   Operation 385 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 386 [1/1] (1.66ns)   --->   "%icmp_ln886_6 = icmp_ugt  i9 %n_x_V, i9 %goal_x_V"   --->   Operation 386 'icmp' 'icmp_ln886_6' <Predicate = (icmp_ln322_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 387 [1/1] (1.82ns)   --->   "%sub_ln213_12 = sub i9 %n_x_V, i9 %goal_x_V"   --->   Operation 387 'sub' 'sub_ln213_12' <Predicate = (icmp_ln322_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 388 [1/1] (1.82ns)   --->   "%sub_ln213_13 = sub i9 %goal_x_V, i9 %n_x_V"   --->   Operation 388 'sub' 'sub_ln213_13' <Predicate = (icmp_ln322_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node ret_3)   --->   "%lhs_V_2 = select i1 %icmp_ln886_6, i9 %sub_ln213_12, i9 %sub_ln213_13"   --->   Operation 389 'select' 'lhs_V_2' <Predicate = (icmp_ln322_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 390 [1/1] (1.66ns)   --->   "%icmp_ln886_7 = icmp_ugt  i9 %current_y_V, i9 %goal_y_V"   --->   Operation 390 'icmp' 'icmp_ln886_7' <Predicate = (icmp_ln322_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 391 [1/1] (1.82ns)   --->   "%sub_ln213_14 = sub i9 %current_y_V, i9 %goal_y_V"   --->   Operation 391 'sub' 'sub_ln213_14' <Predicate = (icmp_ln322_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 392 [1/1] (1.82ns)   --->   "%sub_ln213_15 = sub i9 %goal_y_V, i9 %current_y_V"   --->   Operation 392 'sub' 'sub_ln213_15' <Predicate = (icmp_ln322_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node ret_3)   --->   "%rhs_3 = select i1 %icmp_ln886_7, i9 %sub_ln213_14, i9 %sub_ln213_15"   --->   Operation 393 'select' 'rhs_3' <Predicate = (icmp_ln322_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node ret_3)   --->   "%zext_ln215_6 = zext i9 %lhs_V_2"   --->   Operation 394 'zext' 'zext_ln215_6' <Predicate = (icmp_ln322_2)> <Delay = 0.00>
ST_57 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node ret_3)   --->   "%zext_ln215_7 = zext i9 %rhs_3"   --->   Operation 395 'zext' 'zext_ln215_7' <Predicate = (icmp_ln322_2)> <Delay = 0.00>
ST_57 : Operation 396 [1/1] (1.82ns) (out node of the LUT)   --->   "%ret_3 = add i10 %zext_ln215_6, i10 %zext_ln215_7"   --->   Operation 396 'add' 'ret_3' <Predicate = (icmp_ln322_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 6.83>
ST_58 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln208_7 = zext i10 %ret_3"   --->   Operation 397 'zext' 'zext_ln208_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 398 [1/1] (1.63ns)   --->   "%n_f_score_V_2 = add i11 %n_g_score_tentative_V, i11 %zext_ln208_7"   --->   Operation 398 'add' 'n_f_score_V_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 399 [2/2] (5.19ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V_2, i11 %n_g_score_tentative_V, i9 %n_x_V, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 399 'call' 'call_ln335' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 55> <Delay = 0.00>
ST_59 : Operation 400 [1/2] (0.00ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V_2, i11 %n_g_score_tentative_V, i9 %n_x_V, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 400 'call' 'call_ln335' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 56> <Delay = 4.46>
ST_60 : Operation 401 [1/1] (0.00ns)   --->   "%error_flag_load_4 = load i32 %error_flag" [assessment/toplevel.cpp:336]   --->   Operation 401 'load' 'error_flag_load_4' <Predicate = (!cmp_i_i343_i & !or_ln312 & icmp_ln317_2 & icmp_ln322_2)> <Delay = 0.00>
ST_60 : Operation 402 [1/1] (2.47ns)   --->   "%icmp_ln336_2 = icmp_eq  i32 %error_flag_load_4, i32 0" [assessment/toplevel.cpp:336]   --->   Operation 402 'icmp' 'icmp_ln336_2' <Predicate = (!cmp_i_i343_i & !or_ln312 & icmp_ln317_2 & icmp_ln322_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 403 [1/1] (1.82ns)   --->   "%br_ln336 = br i1 %icmp_ln336_2, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge" [assessment/toplevel.cpp:336]   --->   Operation 403 'br' 'br_ln336' <Predicate = (!cmp_i_i343_i & !or_ln312 & icmp_ln317_2 & icmp_ln322_2)> <Delay = 1.82>
ST_60 : Operation 404 [1/1] (1.82ns)   --->   "%n_x_V_3 = add i9 %current_x_V, i9 1"   --->   Operation 404 'add' 'n_x_V_3' <Predicate = (icmp_ln336_2) | (!icmp_ln322_2) | (!icmp_ln317_2) | (or_ln312) | (cmp_i_i343_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 405 [1/1] (1.66ns)   --->   "%icmp_ln882_6 = icmp_ult  i9 %n_x_V_3, i9 %trunc_ln2"   --->   Operation 405 'icmp' 'icmp_ln882_6' <Predicate = (icmp_ln336_2) | (!icmp_ln322_2) | (!icmp_ln317_2) | (or_ln312) | (cmp_i_i343_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln312_1)   --->   "%xor_ln882_2 = xor i1 %icmp_ln882_6, i1 1"   --->   Operation 406 'xor' 'xor_ln882_2' <Predicate = (icmp_ln336_2) | (!icmp_ln322_2) | (!icmp_ln317_2) | (or_ln312) | (cmp_i_i343_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 407 [1/1] (1.66ns)   --->   "%icmp_ln882_7 = icmp_ult  i9 %current_y_V, i9 %trunc_ln2"   --->   Operation 407 'icmp' 'icmp_ln882_7' <Predicate = (icmp_ln336_2) | (!icmp_ln322_2) | (!icmp_ln317_2) | (or_ln312) | (cmp_i_i343_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln312_1)   --->   "%xor_ln882_3 = xor i1 %icmp_ln882_7, i1 1"   --->   Operation 408 'xor' 'xor_ln882_3' <Predicate = (icmp_ln336_2) | (!icmp_ln322_2) | (!icmp_ln317_2) | (or_ln312) | (cmp_i_i343_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 409 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln312_1 = or i1 %xor_ln882_2, i1 %xor_ln882_3" [assessment/toplevel.cpp:312]   --->   Operation 409 'or' 'or_ln312_1' <Predicate = (icmp_ln336_2) | (!icmp_ln322_2) | (!icmp_ln317_2) | (or_ln312) | (cmp_i_i343_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %or_ln312_1, void, void %._crit_edge" [assessment/toplevel.cpp:312]   --->   Operation 410 'br' 'br_ln312' <Predicate = (icmp_ln336_2) | (!icmp_ln322_2) | (!icmp_ln317_2) | (or_ln312) | (cmp_i_i343_i)> <Delay = 0.00>

State 61 <SV = 57> <Delay = 7.06>
ST_61 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln208_8 = zext i9 %n_x_V_3"   --->   Operation 411 'zext' 'zext_ln208_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 412 [1/1] (2.13ns)   --->   "%idx_V_4 = add i18 %mul_ln208, i18 %zext_ln208_8"   --->   Operation 412 'add' 'idx_V_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 413 [1/1] (0.00ns)   --->   "%word_idx_4 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_4, i32 5, i32 17"   --->   Operation 413 'partselect' 'word_idx_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 414 [1/1] (0.00ns)   --->   "%bit_idx_4 = trunc i18 %idx_V_4"   --->   Operation 414 'trunc' 'bit_idx_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 415 [1/1] (1.67ns)   --->   "%add_ln62_3 = add i13 %word_idx_4, i13 17" [assessment/toplevel.cpp:62]   --->   Operation 415 'add' 'add_ln62_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i13 %add_ln62_3" [assessment/toplevel.cpp:62]   --->   Operation 416 'zext' 'zext_ln62_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 417 [1/1] (0.00ns)   --->   "%local_ram_addr_5 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62_6" [assessment/toplevel.cpp:62]   --->   Operation 417 'getelementptr' 'local_ram_addr_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 418 [2/2] (3.25ns)   --->   "%local_ram_load_5 = load i13 %local_ram_addr_5" [assessment/toplevel.cpp:62]   --->   Operation 418 'load' 'local_ram_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>

State 62 <SV = 58> <Delay = 5.72>
ST_62 : Operation 419 [1/2] (3.25ns)   --->   "%local_ram_load_5 = load i13 %local_ram_addr_5" [assessment/toplevel.cpp:62]   --->   Operation 419 'load' 'local_ram_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7830> <RAM>
ST_62 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i5 %bit_idx_4" [assessment/toplevel.cpp:62]   --->   Operation 420 'zext' 'zext_ln62_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 421 [1/1] (2.66ns)   --->   "%shl_ln317_3 = shl i32 1, i32 %zext_ln62_7" [assessment/toplevel.cpp:317]   --->   Operation 421 'shl' 'shl_ln317_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln317_3)   --->   "%and_ln317_3 = and i32 %local_ram_load_5, i32 %shl_ln317_3" [assessment/toplevel.cpp:317]   --->   Operation 422 'and' 'and_ln317_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 423 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln317_3 = icmp_eq  i32 %and_ln317_3, i32 0" [assessment/toplevel.cpp:317]   --->   Operation 423 'icmp' 'icmp_ln317_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317_3, void %._crit_edge, void" [assessment/toplevel.cpp:317]   --->   Operation 424 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i13 %word_idx_4" [assessment/toplevel.cpp:70]   --->   Operation 425 'zext' 'zext_ln70_5' <Predicate = (icmp_ln317_3)> <Delay = 0.00>
ST_62 : Operation 426 [1/1] (0.00ns)   --->   "%closed_set_addr_5 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_5" [assessment/toplevel.cpp:70]   --->   Operation 426 'getelementptr' 'closed_set_addr_5' <Predicate = (icmp_ln317_3)> <Delay = 0.00>
ST_62 : Operation 427 [2/2] (3.25ns)   --->   "%closed_set_load_4 = load i13 %closed_set_addr_5" [assessment/toplevel.cpp:70]   --->   Operation 427 'load' 'closed_set_load_4' <Predicate = (icmp_ln317_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 63 <SV = 59> <Delay = 5.72>
ST_63 : Operation 428 [1/2] (3.25ns)   --->   "%closed_set_load_4 = load i13 %closed_set_addr_5" [assessment/toplevel.cpp:70]   --->   Operation 428 'load' 'closed_set_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_63 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln322_3)   --->   "%and_ln322_3 = and i32 %closed_set_load_4, i32 %shl_ln317_3" [assessment/toplevel.cpp:322]   --->   Operation 429 'and' 'and_ln322_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 430 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln322_3 = icmp_eq  i32 %and_ln322_3, i32 0" [assessment/toplevel.cpp:322]   --->   Operation 430 'icmp' 'icmp_ln322_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322_3, void %._crit_edge, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3" [assessment/toplevel.cpp:322]   --->   Operation 431 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 432 [1/1] (1.66ns)   --->   "%icmp_ln886_8 = icmp_ugt  i9 %n_x_V_3, i9 %goal_x_V"   --->   Operation 432 'icmp' 'icmp_ln886_8' <Predicate = (icmp_ln322_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 433 [1/1] (1.82ns)   --->   "%sub_ln213_16 = sub i9 %n_x_V_3, i9 %goal_x_V"   --->   Operation 433 'sub' 'sub_ln213_16' <Predicate = (icmp_ln322_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 434 [1/1] (1.82ns)   --->   "%sub_ln213_17 = sub i9 %goal_x_V, i9 %n_x_V_3"   --->   Operation 434 'sub' 'sub_ln213_17' <Predicate = (icmp_ln322_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node ret_4)   --->   "%lhs_V_3 = select i1 %icmp_ln886_8, i9 %sub_ln213_16, i9 %sub_ln213_17"   --->   Operation 435 'select' 'lhs_V_3' <Predicate = (icmp_ln322_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 436 [1/1] (1.66ns)   --->   "%icmp_ln886_9 = icmp_ugt  i9 %current_y_V, i9 %goal_y_V"   --->   Operation 436 'icmp' 'icmp_ln886_9' <Predicate = (icmp_ln322_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 437 [1/1] (1.82ns)   --->   "%sub_ln213_18 = sub i9 %current_y_V, i9 %goal_y_V"   --->   Operation 437 'sub' 'sub_ln213_18' <Predicate = (icmp_ln322_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 438 [1/1] (1.82ns)   --->   "%sub_ln213_19 = sub i9 %goal_y_V, i9 %current_y_V"   --->   Operation 438 'sub' 'sub_ln213_19' <Predicate = (icmp_ln322_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node ret_4)   --->   "%rhs_4 = select i1 %icmp_ln886_9, i9 %sub_ln213_18, i9 %sub_ln213_19"   --->   Operation 439 'select' 'rhs_4' <Predicate = (icmp_ln322_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node ret_4)   --->   "%zext_ln215_8 = zext i9 %lhs_V_3"   --->   Operation 440 'zext' 'zext_ln215_8' <Predicate = (icmp_ln322_3)> <Delay = 0.00>
ST_63 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node ret_4)   --->   "%zext_ln215_9 = zext i9 %rhs_4"   --->   Operation 441 'zext' 'zext_ln215_9' <Predicate = (icmp_ln322_3)> <Delay = 0.00>
ST_63 : Operation 442 [1/1] (1.82ns) (out node of the LUT)   --->   "%ret_4 = add i10 %zext_ln215_8, i10 %zext_ln215_9"   --->   Operation 442 'add' 'ret_4' <Predicate = (icmp_ln322_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 60> <Delay = 6.83>
ST_64 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln208_9 = zext i10 %ret_4"   --->   Operation 443 'zext' 'zext_ln208_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 444 [1/1] (1.63ns)   --->   "%n_f_score_V_3 = add i11 %n_g_score_tentative_V, i11 %zext_ln208_9"   --->   Operation 444 'add' 'n_f_score_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 445 [2/2] (5.19ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V_3, i11 %n_g_score_tentative_V, i9 %n_x_V_3, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 445 'call' 'call_ln335' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 61> <Delay = 0.00>
ST_65 : Operation 446 [1/2] (0.00ns)   --->   "%call_ln335 = call void @os_heap_push, i11 %n_f_score_V_3, i11 %n_g_score_tentative_V, i9 %n_x_V_3, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag" [assessment/toplevel.cpp:335]   --->   Operation 446 'call' 'call_ln335' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 62> <Delay = 4.29>
ST_66 : Operation 447 [1/1] (0.00ns)   --->   "%error_flag_load_5 = load i32 %error_flag" [assessment/toplevel.cpp:336]   --->   Operation 447 'load' 'error_flag_load_5' <Predicate = (icmp_ln292 & !or_ln312_1 & icmp_ln317_3 & icmp_ln322_3)> <Delay = 0.00>
ST_66 : Operation 448 [1/1] (2.47ns)   --->   "%icmp_ln336_3 = icmp_eq  i32 %error_flag_load_5, i32 0" [assessment/toplevel.cpp:336]   --->   Operation 448 'icmp' 'icmp_ln336_3' <Predicate = (icmp_ln292 & !or_ln312_1 & icmp_ln317_3 & icmp_ln322_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 449 [1/1] (1.82ns)   --->   "%br_ln336 = br i1 %icmp_ln336_3, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge" [assessment/toplevel.cpp:336]   --->   Operation 449 'br' 'br_ln336' <Predicate = (icmp_ln292 & !or_ln312_1 & icmp_ln317_3 & icmp_ln322_3)> <Delay = 1.82>
ST_66 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 450 'br' 'br_ln0' <Predicate = (icmp_ln336_3) | (!icmp_ln322_3) | (!icmp_ln317_3) | (or_ln312_1) | (!icmp_ln292)> <Delay = 0.00>

State 67 <SV = 63> <Delay = 7.30>
ST_67 : Operation 451 [1/1] (0.00ns)   --->   "%p_ph = phi i32 %error_flag_load_2, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i, i32 %error_flag_load_3, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1, i32 %error_flag_load_4, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2, i32 %error_flag_load_5, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3" [assessment/toplevel.cpp:336]   --->   Operation 451 'phi' 'p_ph' <Predicate = (!or_ln373_1 & icmp_ln391 & icmp_ln266 & !icmp_ln277 & icmp_ln277_1 & !icmp_ln280 & !and_ln288)> <Delay = 0.00>
ST_67 : Operation 452 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 452 'br' 'br_ln0' <Predicate = (!or_ln373_1 & icmp_ln391 & icmp_ln266 & !icmp_ln277 & icmp_ln277_1 & !icmp_ln280 & !and_ln288)> <Delay = 1.70>
ST_67 : Operation 453 [1/1] (0.00ns)   --->   "%add421112 = phi i20 %total_length, void %.loopexit, i20 %total_length, void %_Z6a_star5CoordS_.exit.thread.loopexit, i20 %add421112_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit40"   --->   Operation 453 'phi' 'add421112' <Predicate = (!or_ln373_1 & icmp_ln391 & !icmp_ln396) | (!or_ln373_1 & icmp_ln391 & !and_ln288) | (!or_ln373_1 & icmp_ln391 & icmp_ln280) | (!or_ln373_1 & icmp_ln391 & !icmp_ln277_1) | (!or_ln373_1 & icmp_ln391 & icmp_ln277) | (!or_ln373_1 & icmp_ln391 & !icmp_ln266)> <Delay = 0.00>
ST_67 : Operation 454 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 %select_ln342, void %.loopexit, i32 %p_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit, i32 %p_ph41, void %_Z6a_star5CoordS_.exit.thread.loopexit40" [assessment/toplevel.cpp:342]   --->   Operation 454 'phi' 'empty_30' <Predicate = (!or_ln373_1 & icmp_ln391 & !icmp_ln396) | (!or_ln373_1 & icmp_ln391 & !and_ln288) | (!or_ln373_1 & icmp_ln391 & icmp_ln280) | (!or_ln373_1 & icmp_ln391 & !icmp_ln277_1) | (!or_ln373_1 & icmp_ln391 & icmp_ln277) | (!or_ln373_1 & icmp_ln391 & !icmp_ln266)> <Delay = 0.00>
ST_67 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln394_2 = zext i8 %i_7" [assessment/toplevel.cpp:394]   --->   Operation 455 'zext' 'zext_ln394_2' <Predicate = (!or_ln373_1 & icmp_ln391 & !icmp_ln396) | (!or_ln373_1 & icmp_ln391 & !and_ln288) | (!or_ln373_1 & icmp_ln391 & icmp_ln280) | (!or_ln373_1 & icmp_ln391 & !icmp_ln277_1) | (!or_ln373_1 & icmp_ln391 & icmp_ln277) | (!or_ln373_1 & icmp_ln391 & !icmp_ln266)> <Delay = 0.00>
ST_67 : Operation 456 [1/1] (2.55ns)   --->   "%add_ln397 = add i32 %empty_30, i32 %zext_ln394_2" [assessment/toplevel.cpp:397]   --->   Operation 456 'add' 'add_ln397' <Predicate = (!or_ln373_1 & icmp_ln391 & !icmp_ln396) | (!or_ln373_1 & icmp_ln391 & !and_ln288) | (!or_ln373_1 & icmp_ln391 & icmp_ln280) | (!or_ln373_1 & icmp_ln391 & !icmp_ln277_1) | (!or_ln373_1 & icmp_ln391 & icmp_ln277) | (!or_ln373_1 & icmp_ln391 & !icmp_ln266)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 457 [1/1] (1.58ns)   --->   "%store_ln397 = store i32 %add_ln397, i32 %error_flag" [assessment/toplevel.cpp:397]   --->   Operation 457 'store' 'store_ln397' <Predicate = (!or_ln373_1 & icmp_ln391 & !icmp_ln396) | (!or_ln373_1 & icmp_ln391 & !and_ln288) | (!or_ln373_1 & icmp_ln391 & icmp_ln280) | (!or_ln373_1 & icmp_ln391 & !icmp_ln277_1) | (!or_ln373_1 & icmp_ln391 & icmp_ln277) | (!or_ln373_1 & icmp_ln391 & !icmp_ln266)> <Delay = 1.58>
ST_67 : Operation 458 [1/1] (1.70ns)   --->   "%br_ln398 = br void %.loopexit1084" [assessment/toplevel.cpp:398]   --->   Operation 458 'br' 'br_ln398' <Predicate = (!or_ln373_1 & icmp_ln391 & !icmp_ln396) | (!or_ln373_1 & icmp_ln391 & !and_ln288) | (!or_ln373_1 & icmp_ln391 & icmp_ln280) | (!or_ln373_1 & icmp_ln391 & !icmp_ln277_1) | (!or_ln373_1 & icmp_ln391 & icmp_ln277) | (!or_ln373_1 & icmp_ln391 & !icmp_ln266)> <Delay = 1.70>
ST_67 : Operation 459 [1/1] (7.30ns)   --->   "%MAXI_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr, i32 1" [assessment/toplevel.cpp:402]   --->   Operation 459 'writereq' 'MAXI_addr_req' <Predicate = (!icmp_ln396) | (!and_ln288) | (icmp_ln280) | (!icmp_ln277_1) | (icmp_ln277) | (!icmp_ln266) | (!icmp_ln391) | (or_ln373_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 61> <Delay = 4.06>
ST_68 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:396]   --->   Operation 460 'zext' 'zext_ln396' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 461 [1/1] (0.00ns)   --->   "%error_flag_load_1 = load i32 %error_flag" [assessment/toplevel.cpp:396]   --->   Operation 461 'load' 'error_flag_load_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 462 [1/1] (2.19ns)   --->   "%total_length_1 = add i20 %zext_ln396, i20 %total_length" [assessment/toplevel.cpp:394]   --->   Operation 462 'add' 'total_length_1' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 463 [1/1] (2.47ns)   --->   "%icmp_ln396 = icmp_eq  i32 %error_flag_load_1, i32 0" [assessment/toplevel.cpp:396]   --->   Operation 463 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 464 [1/1] (1.58ns)   --->   "%br_ln396 = br i1 %icmp_ln396, void %_Z6a_star5CoordS_.exit.thread.loopexit40, void" [assessment/toplevel.cpp:396]   --->   Operation 464 'br' 'br_ln396' <Predicate = true> <Delay = 1.58>
ST_68 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln391 = br void %._crit_edge.loopexit" [assessment/toplevel.cpp:391]   --->   Operation 465 'br' 'br_ln391' <Predicate = (icmp_ln396)> <Delay = 0.00>

State 69 <SV = 62> <Delay = 3.20>
ST_69 : Operation 466 [1/1] (0.00ns)   --->   "%open_set_size_load_1 = load i16 %open_set_size" [assessment/toplevel.cpp:342]   --->   Operation 466 'load' 'open_set_size_load_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 467 [1/1] (2.42ns)   --->   "%icmp_ln342 = icmp_eq  i16 %open_set_size_load_1, i16 0" [assessment/toplevel.cpp:342]   --->   Operation 467 'icmp' 'icmp_ln342' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 468 [1/1] (0.78ns)   --->   "%select_ln342 = select i1 %icmp_ln342, i32 30000, i32 40000" [assessment/toplevel.cpp:342]   --->   Operation 468 'select' 'select_ln342' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 469 [1/1] (1.70ns)   --->   "%br_ln342 = br void %_Z6a_star5CoordS_.exit.thread" [assessment/toplevel.cpp:342]   --->   Operation 469 'br' 'br_ln342' <Predicate = true> <Delay = 1.70>

State 70 <SV = 62> <Delay = 1.70>
ST_70 : Operation 470 [1/1] (0.00ns)   --->   "%add421112_ph = phi i20 %total_length, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i, i20 %total_length_1, void %_Z6a_star5CoordS_.exit"   --->   Operation 470 'phi' 'add421112_ph' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 471 [1/1] (0.00ns)   --->   "%p_ph41 = phi i32 %error_flag_load, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i, i32 %error_flag_load_1, void %_Z6a_star5CoordS_.exit" [assessment/toplevel.cpp:266]   --->   Operation 471 'phi' 'p_ph41' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 472 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 472 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 71 <SV = 64> <Delay = 7.30>
ST_71 : Operation 473 [1/1] (0.00ns)   --->   "%storemerge16 = phi i20 %add421112, void %_Z6a_star5CoordS_.exit.thread, i20 0, void, i20 %total_length, void %.loopexit1084.loopexit"   --->   Operation 473 'phi' 'storemerge16' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 474 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln397, void %_Z6a_star5CoordS_.exit.thread, i32 10000, void, i32 0, void %.loopexit1084.loopexit" [assessment/toplevel.cpp:397]   --->   Operation 474 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i20 %storemerge16" [assessment/toplevel.cpp:402]   --->   Operation 475 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 476 [1/1] (7.30ns)   --->   "%write_ln402 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr, i32 %zext_ln402, i4 15" [assessment/toplevel.cpp:402]   --->   Operation 476 'write' 'write_ln402' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 477 [1/1] (1.00ns)   --->   "%write_ln375 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge" [assessment/toplevel.cpp:375]   --->   Operation 477 'write' 'write_ln375' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 72 <SV = 65> <Delay = 7.30>
ST_72 : Operation 478 [5/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:402]   --->   Operation 478 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 66> <Delay = 7.30>
ST_73 : Operation 479 [4/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:402]   --->   Operation 479 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 67> <Delay = 7.30>
ST_74 : Operation 480 [3/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:402]   --->   Operation 480 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 68> <Delay = 7.30>
ST_75 : Operation 481 [2/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:402]   --->   Operation 481 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 69> <Delay = 7.30>
ST_76 : Operation 482 [1/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:402]   --->   Operation 482 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 483 [1/1] (0.00ns)   --->   "%ret_ln404 = ret" [assessment/toplevel.cpp:404]   --->   Operation 483 'ret' 'ret_ln404' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln363', assessment/toplevel.cpp:363) of constant 0 on static variable 'error_flag' [38]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:366) [43]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:366) [43]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:366) [43]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:366) [43]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:366) [43]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:366) [43]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:366) [43]  (7.3 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:366) [46]  (0 ns)
	'icmp' operation ('icmp_ln366', assessment/toplevel.cpp:366) [49]  (2.1 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:367) [55]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('local_ram_addr', assessment/toplevel.cpp:367) [56]  (0 ns)
	'store' operation ('store_ln367', assessment/toplevel.cpp:367) of variable 'MAXI_addr_read', assessment/toplevel.cpp:367 on array 'local_ram' [57]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:370) on array 'local_ram' [60]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:370) on array 'local_ram' [60]  (3.25 ns)

 <State 14>: 6.26ns
The critical path consists of the following:
	'add' operation ('add_ln373', assessment/toplevel.cpp:373) [67]  (1.92 ns)
	'icmp' operation ('icmp_ln373_2', assessment/toplevel.cpp:373) [68]  (1.66 ns)
	'or' operation ('or_ln373', assessment/toplevel.cpp:373) [69]  (0 ns)
	'or' operation ('or_ln373_1', assessment/toplevel.cpp:373) [70]  (0.978 ns)
	multiplexor before 'phi' operation ('total_length') with incoming values : ('total_length', assessment/toplevel.cpp:394) [426]  (1.71 ns)

 <State 15>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:379) [75]  (0 ns)
	'add' operation ('add_ln380', assessment/toplevel.cpp:380) [83]  (1.92 ns)
	'getelementptr' operation ('local_ram_addr_1', assessment/toplevel.cpp:380) [85]  (0 ns)
	'load' operation ('wp', assessment/toplevel.cpp:380) on array 'local_ram' [86]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('wp', assessment/toplevel.cpp:380) on array 'local_ram' [86]  (3.25 ns)
	'store' operation ('store_ln381', assessment/toplevel.cpp:381) of variable 'trunc_ln3' on array 'waypoints_x_V' [90]  (2.32 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln275', assessment/toplevel.cpp:275) [98]  (2.15 ns)

 <State 18>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln275', assessment/toplevel.cpp:275) [98]  (2.15 ns)

 <State 19>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln275', assessment/toplevel.cpp:275) [98]  (2.15 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln275', assessment/toplevel.cpp:275) [98]  (0 ns)
	'icmp' operation ('icmp_ln277', assessment/toplevel.cpp:277) [100]  (2.43 ns)

 <State 21>: 4.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:394) [104]  (0 ns)
	'add' operation ('i', assessment/toplevel.cpp:394) [110]  (1.92 ns)
	'getelementptr' operation ('waypoints_x_V_addr_2', assessment/toplevel.cpp:394) [120]  (0 ns)
	'load' operation ('goal.x.V', assessment/toplevel.cpp:394) on array 'waypoints_x_V' [122]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('start.x.V', assessment/toplevel.cpp:394) on array 'waypoints_x_V' [117]  (2.32 ns)

 <State 23>: 5.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:257) [126]  (0 ns)
	'getelementptr' operation ('closed_set_addr', assessment/toplevel.cpp:258) [135]  (0 ns)
	'store' operation ('store_ln258', assessment/toplevel.cpp:258) of constant 0 on array 'closed_set' [136]  (3.25 ns)
	blocking operation 2.1 ns on control path)

 <State 24>: 3.65ns
The critical path consists of the following:
	'sub' operation ('sub_ln213') [141]  (1.82 ns)
	'select' operation ('lhs') [143]  (0 ns)
	'add' operation ('ret') [150]  (1.82 ns)

 <State 25>: 5.2ns
The critical path consists of the following:
	'call' operation ('call_ln265', assessment/toplevel.cpp:265) to 'os_heap_push' [152]  (5.2 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 4.06ns
The critical path consists of the following:
	'load' operation ('error_flag_load', assessment/toplevel.cpp:266) on static variable 'error_flag' [153]  (0 ns)
	'icmp' operation ('icmp_ln266', assessment/toplevel.cpp:266) [154]  (2.47 ns)
	multiplexor before 'phi' operation ('total_length') with incoming values : ('total_length', assessment/toplevel.cpp:394) [413]  (1.59 ns)

 <State 28>: 2.44ns
The critical path consists of the following:
	'phi' operation ('iteration') with incoming values : ('iteration', assessment/toplevel.cpp:277) [161]  (0 ns)
	'icmp' operation ('icmp_ln277_1', assessment/toplevel.cpp:277) [162]  (2.44 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 2.64ns
The critical path consists of the following:
	'call' operation ('call_ret', assessment/toplevel.cpp:284) to 'os_heap_pop' [172]  (0 ns)
	'icmp' operation ('icmp_ln870') [176]  (1.66 ns)
	'and' operation ('and_ln288', assessment/toplevel.cpp:288) [178]  (0.978 ns)

 <State 31>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[182] ('mul_ln208') [182]  (2.15 ns)

 <State 32>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[182] ('mul_ln208') [182]  (2.15 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 5.39ns
The critical path consists of the following:
	'add' operation ('idx.V') [184]  (2.14 ns)
	'getelementptr' operation ('closed_set_addr_1', assessment/toplevel.cpp:70) [188]  (0 ns)
	'load' operation ('closed_set_load', assessment/toplevel.cpp:70) on array 'closed_set' [189]  (3.25 ns)

 <State 35>: 5.73ns
The critical path consists of the following:
	'load' operation ('closed_set_load', assessment/toplevel.cpp:70) on array 'closed_set' [189]  (3.25 ns)
	'and' operation ('and_ln292', assessment/toplevel.cpp:292) [192]  (0 ns)
	'icmp' operation ('icmp_ln292', assessment/toplevel.cpp:292) [193]  (2.47 ns)

 <State 36>: 5.45ns
The critical path consists of the following:
	'add' operation ('n_y.V') [203]  (1.82 ns)
	'icmp' operation ('icmp_ln882_1') [205]  (1.66 ns)
	'and' operation ('and_ln312', assessment/toplevel.cpp:312) [206]  (0.978 ns)
	blocking operation 0.993 ns on control path)

 <State 37>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[211] ('mul_ln208_1') [210]  (1.05 ns)

 <State 38>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[211] ('mul_ln208_1') [210]  (0 ns)
	'add' operation of DSP[211] ('idx.V') [211]  (2.1 ns)

 <State 39>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[211] ('idx.V') [211]  (2.1 ns)

 <State 40>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln62', assessment/toplevel.cpp:62) [214]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_2', assessment/toplevel.cpp:62) [216]  (0 ns)
	'load' operation ('local_ram_load_2', assessment/toplevel.cpp:62) on array 'local_ram' [217]  (3.25 ns)

 <State 41>: 5.73ns
The critical path consists of the following:
	'load' operation ('local_ram_load_2', assessment/toplevel.cpp:62) on array 'local_ram' [217]  (3.25 ns)
	'and' operation ('and_ln317', assessment/toplevel.cpp:317) [220]  (0 ns)
	'icmp' operation ('icmp_ln317', assessment/toplevel.cpp:317) [221]  (2.47 ns)

 <State 42>: 5.73ns
The critical path consists of the following:
	'load' operation ('closed_set_load_1', assessment/toplevel.cpp:70) on array 'closed_set' [226]  (3.25 ns)
	'and' operation ('and_ln322', assessment/toplevel.cpp:322) [227]  (0 ns)
	'icmp' operation ('icmp_ln322', assessment/toplevel.cpp:322) [228]  (2.47 ns)

 <State 43>: 6.84ns
The critical path consists of the following:
	'add' operation ('n_f_score.V') [243]  (1.64 ns)
	'call' operation ('call_ln335', assessment/toplevel.cpp:335) to 'os_heap_push' [244]  (5.2 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 5.45ns
The critical path consists of the following:
	'add' operation ('n_y.V') [249]  (1.82 ns)
	'icmp' operation ('icmp_ln882_3') [251]  (1.66 ns)
	'and' operation ('and_ln312_1', assessment/toplevel.cpp:312) [252]  (0.978 ns)
	blocking operation 0.993 ns on control path)

 <State 46>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[257] ('mul_ln208_2') [256]  (1.05 ns)

 <State 47>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[257] ('mul_ln208_2') [256]  (0 ns)
	'add' operation of DSP[257] ('idx.V') [257]  (2.1 ns)

 <State 48>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[257] ('idx.V') [257]  (2.1 ns)

 <State 49>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln62_1', assessment/toplevel.cpp:62) [260]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_3', assessment/toplevel.cpp:62) [262]  (0 ns)
	'load' operation ('local_ram_load_3', assessment/toplevel.cpp:62) on array 'local_ram' [263]  (3.25 ns)

 <State 50>: 5.73ns
The critical path consists of the following:
	'load' operation ('local_ram_load_3', assessment/toplevel.cpp:62) on array 'local_ram' [263]  (3.25 ns)
	'and' operation ('and_ln317_1', assessment/toplevel.cpp:317) [266]  (0 ns)
	'icmp' operation ('icmp_ln317_1', assessment/toplevel.cpp:317) [267]  (2.47 ns)

 <State 51>: 5.73ns
The critical path consists of the following:
	'load' operation ('closed_set_load_2', assessment/toplevel.cpp:70) on array 'closed_set' [272]  (3.25 ns)
	'and' operation ('and_ln322_1', assessment/toplevel.cpp:322) [273]  (0 ns)
	'icmp' operation ('icmp_ln322_1', assessment/toplevel.cpp:322) [274]  (2.47 ns)

 <State 52>: 6.84ns
The critical path consists of the following:
	'add' operation ('n_f_score.V') [289]  (1.64 ns)
	'call' operation ('call_ln335', assessment/toplevel.cpp:335) to 'os_heap_push' [290]  (5.2 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 4.46ns
The critical path consists of the following:
	'add' operation ('n_x.V') [297]  (1.82 ns)
	'icmp' operation ('icmp_ln882_4') [298]  (1.66 ns)
	'xor' operation ('xor_ln882') [299]  (0 ns)
	'or' operation ('or_ln312', assessment/toplevel.cpp:312) [302]  (0.978 ns)

 <State 55>: 7.07ns
The critical path consists of the following:
	'add' operation ('idx.V') [306]  (2.14 ns)
	'add' operation ('add_ln62_2', assessment/toplevel.cpp:62) [309]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_4', assessment/toplevel.cpp:62) [311]  (0 ns)
	'load' operation ('local_ram_load_4', assessment/toplevel.cpp:62) on array 'local_ram' [312]  (3.25 ns)

 <State 56>: 5.73ns
The critical path consists of the following:
	'load' operation ('local_ram_load_4', assessment/toplevel.cpp:62) on array 'local_ram' [312]  (3.25 ns)
	'and' operation ('and_ln317_2', assessment/toplevel.cpp:317) [315]  (0 ns)
	'icmp' operation ('icmp_ln317_2', assessment/toplevel.cpp:317) [316]  (2.47 ns)

 <State 57>: 5.73ns
The critical path consists of the following:
	'load' operation ('closed_set_load_3', assessment/toplevel.cpp:70) on array 'closed_set' [321]  (3.25 ns)
	'and' operation ('and_ln322_2', assessment/toplevel.cpp:322) [322]  (0 ns)
	'icmp' operation ('icmp_ln322_2', assessment/toplevel.cpp:322) [323]  (2.47 ns)

 <State 58>: 6.84ns
The critical path consists of the following:
	'add' operation ('n_f_score.V') [338]  (1.64 ns)
	'call' operation ('call_ln335', assessment/toplevel.cpp:335) to 'os_heap_push' [339]  (5.2 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 4.46ns
The critical path consists of the following:
	'add' operation ('n_x.V') [344]  (1.82 ns)
	'icmp' operation ('icmp_ln882_6') [345]  (1.66 ns)
	'xor' operation ('xor_ln882_2') [346]  (0 ns)
	'or' operation ('or_ln312_1', assessment/toplevel.cpp:312) [349]  (0.978 ns)

 <State 61>: 7.07ns
The critical path consists of the following:
	'add' operation ('idx.V') [353]  (2.14 ns)
	'add' operation ('add_ln62_3', assessment/toplevel.cpp:62) [356]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_5', assessment/toplevel.cpp:62) [358]  (0 ns)
	'load' operation ('local_ram_load_5', assessment/toplevel.cpp:62) on array 'local_ram' [359]  (3.25 ns)

 <State 62>: 5.73ns
The critical path consists of the following:
	'load' operation ('local_ram_load_5', assessment/toplevel.cpp:62) on array 'local_ram' [359]  (3.25 ns)
	'and' operation ('and_ln317_3', assessment/toplevel.cpp:317) [362]  (0 ns)
	'icmp' operation ('icmp_ln317_3', assessment/toplevel.cpp:317) [363]  (2.47 ns)

 <State 63>: 5.73ns
The critical path consists of the following:
	'load' operation ('closed_set_load_4', assessment/toplevel.cpp:70) on array 'closed_set' [368]  (3.25 ns)
	'and' operation ('and_ln322_3', assessment/toplevel.cpp:322) [369]  (0 ns)
	'icmp' operation ('icmp_ln322_3', assessment/toplevel.cpp:322) [370]  (2.47 ns)

 <State 64>: 6.84ns
The critical path consists of the following:
	'add' operation ('n_f_score.V') [385]  (1.64 ns)
	'call' operation ('call_ln335', assessment/toplevel.cpp:335) to 'os_heap_push' [386]  (5.2 ns)

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 4.3ns
The critical path consists of the following:
	'load' operation ('error_flag_load_5', assessment/toplevel.cpp:336) on static variable 'error_flag' [387]  (0 ns)
	'icmp' operation ('icmp_ln336_3', assessment/toplevel.cpp:336) [388]  (2.47 ns)
	multiplexor before 'phi' operation ('p_ph', assessment/toplevel.cpp:336) with incoming values : ('error_flag_load_2', assessment/toplevel.cpp:336) ('error_flag_load_3', assessment/toplevel.cpp:336) ('error_flag_load_4', assessment/toplevel.cpp:336) ('error_flag_load_5', assessment/toplevel.cpp:336) [393]  (1.83 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:402) [429]  (7.3 ns)

 <State 68>: 4.06ns
The critical path consists of the following:
	'load' operation ('error_flag_load_1', assessment/toplevel.cpp:396) on static variable 'error_flag' [397]  (0 ns)
	'icmp' operation ('icmp_ln396', assessment/toplevel.cpp:396) [399]  (2.47 ns)
	multiplexor before 'phi' operation ('total_length') with incoming values : ('total_length', assessment/toplevel.cpp:394) [413]  (1.59 ns)

 <State 69>: 3.21ns
The critical path consists of the following:
	'load' operation ('open_set_size_load_1', assessment/toplevel.cpp:342) on static variable 'open_set_size' [408]  (0 ns)
	'icmp' operation ('icmp_ln342', assessment/toplevel.cpp:342) [409]  (2.43 ns)
	'select' operation ('select_ln342', assessment/toplevel.cpp:342) [410]  (0.781 ns)

 <State 70>: 1.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('total_length') with incoming values : ('total_length', assessment/toplevel.cpp:394) [417]  (1.71 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'phi' operation ('total_length') with incoming values : ('total_length', assessment/toplevel.cpp:394) [426]  (0 ns)
	bus write on port 'MAXI' (assessment/toplevel.cpp:402) [430]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:402) [431]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:402) [431]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:402) [431]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:402) [431]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:402) [431]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
