// Seed: 116716999
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    output wand id_3,
    input supply1 id_4
    , id_14,
    output wand id_5,
    output supply0 module_0,
    output tri1 id_7,
    output wand id_8,
    input tri id_9
    , id_15,
    input tri0 id_10,
    input wire id_11,
    output wor id_12
);
  assign id_8 = 1;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1
    , id_11,
    input tri id_2,
    input tri1 id_3
    , id_12,
    input uwire id_4,
    input wand id_5,
    output supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    input tri0 id_9
);
  assign id_6 = 1'h0;
  module_0(
      id_1, id_4, id_8, id_1, id_0, id_6, id_1, id_6, id_1, id_0, id_0, id_0, id_1
  );
endmodule
