#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Nov 27 14:31:50 2014
# Process ID: 7705
# Log file: /root/NetFPGA-SUME-2014.2/vivado.log
# Journal file: /root/NetFPGA-SUME-2014.2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/synth/input_arbiter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/lib/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'NetFPGA:NetFPGA:input_arbiter:1.0'. The one found in IP location '/root/NetFPGA-SUME-2014.2/lib/ip_repo/input_arbiter_v1_0_0_1' will take precedence over the same IP in location /root/NetFPGA-SUME-2014.2/lib/ip_repo/input_arbiter_v1_0_0
update_compile_order -fileset sim_1
ipx::infer_core {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/synth}
Error!  No files *.v* found under "/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/synth" directory.
Error!  No files *.v* found under "/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/synth" directory.close_project
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
can't read "design": no such variable
make clean
WARNING: [Common 17-259] Unknown Tcl command 'make clean' sending command to the OS shell for execution.
rm -rf lib/ip_repo
for lib in  std std/cores std/cores/input_arbiter std/cores/output_port_lookup std/cores/ std/cores/generic std/cores/nf_10g_interface std/cores/output_queues std/constraints xilinx xilinx/cores xilinx/cores/pcie2axilite_bridge xilinx/cores/pcie2axilite_bridge/xgui xilinx/cores/pcie2axilite_bridge/rtl xilinx/cores/axi_lite_ipif xilinx/cores/axi_lite_ipif/source ; do \
#		for lib_type in lib/hw/$lib ; do \
#			for flow in lib/hw/$lib/$lib_type; do \
#				for core in lib/hw/$lib/$lib_type/$flow; do \
#					if test -f lib/hw/$lib/$lib_type/$flow/$core/Makefile; \
#						then /usr/bin/make -C lib/hw/$lib/$lib_type/$flow/$core clean; \
					if test -f lib/hw/$lib/Makefile; \
						then /usr/bin/make -C lib/hw/$lib clean; \
					fi; \
#				done;\
#			done;\
#		done;\
	done;
/////////////////////////////////////////
//Library cores cleaned.
/////////////////////////////////////////
for lib in tools ; do \
#		for flow in tools/$lib ; do \
#			if test "contrib" = $flow ; then \
#				for project in tools/$lib/$flow ; do \
#					if test -f tools/$lib/$flow/$project/Makefile; \
#						then /usr/bin/make -C tools/$lib/$flow/$project clean; \
#					fi; \
#				done;\
#			else \
				if test -f tools/$lib/Makefile; \
					then /usr/bin/make -C tools/$lib clean; \
				fi; \
#			fi; \
#		done;\
	done;
/////////////////////////////////////////
//tools cleaned.
/////////////////////////////////////////
for lib in  reference_switch reference_udp ; do \
		if test -f projects/$lib/Makefile; \
			then /usr/bin/make -C projects/$lib/ clean; \
		fi; \
	done;
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/projects/reference_switch'
for flow in  lib  synth ip_repo  source create_ip iprepo constraints ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
lib
synth
ip_repo
source
create_ip
iprepo
constraints
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/projects/reference_switch'
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/projects/reference_udp'
for flow in  constraints ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
constraints
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/projects/reference_udp'
/////////////////////////////////////////
//projects cleaned.
/////////////////////////////////////////
for lib in  input_arbiter fallthrough_small_fifo output_port_lookup pcie2axilite_bridge axi_lite_ipif nf10_axis_converter nf_10g_interface output_queues ; do \
		if test -f dev-projects/$lib/Makefile; \
			then /usr/bin/make -C dev-projects/$lib/ clean; \
		fi; \
	done;
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter'
for flow in  synth source xgui ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
synth
source
xgui
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter'
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/dev-projects/fallthrough_small_fifo'
for flow in  synth source xgui ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
synth
source
xgui
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/dev-projects/fallthrough_small_fifo'
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/dev-projects/output_port_lookup'
for flow in  synth source xgui ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
synth
source
xgui
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/dev-projects/output_port_lookup'
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/dev-projects/axi_lite_ipif'
for flow in  synth source xgui ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
synth
source
xgui
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/dev-projects/axi_lite_ipif'
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/dev-projects/nf10_axis_converter'
for flow in  synth  source xgui ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
synth
source
xgui
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/dev-projects/nf10_axis_converter'
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface'
for flow in  synth  source ipshared xgui ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
synth
source
ipshared
xgui
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface'
make[1]: Entering directory `/root/NetFPGA-SUME-2014.2/dev-projects/output_queues'
for flow in  synth source xgui ; do \
		echo $flow; \
		if test -f hw/$flow/Makefile; \
			then /usr/bin/make -C hw/$flow/ clean; \
		fi; \
	done;
synth
source
xgui
for flow in  ; do \
		if test -f sw/embedded//$flow/Makefile; \
			then /usr/bin/make -C sw/embedded//$flow/ clean; \
		fi; \
	done;
/////////////////////////////////////////
//project cleaned.
/////////////////////////////////////////
make[1]: Leaving directory `/root/NetFPGA-SUME-2014.2/dev-projects/output_queues'
/////////////////////////////////////////
//devprojects cleaned.
/////////////////////////////////////////
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
/bin/sh: line 0: cd: sw/embedded/: No such file or directory
ambiguous command name "make": make_diff_pair_ports make_wrapper
pwd
/root/NetFPGA-SUME-2014.2
cd /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
can't read "design": no such variable
set design input_arbiter 
input_arbiter
set top input_arbiter
input_arbiter
set device xc7vx690t-2-ffg1761
xc7vx690t-2-ffg1761
set proj_dir ./synth
./synth
#set repo_dir ./ip_repo
#set repo_dir ../../../lib/ip_repo
set repo_dir /root/NetFPGA-SUME-2014.2/lib/ip_repo
/root/NetFPGA-SUME-2014.2/lib/ip_repo
set ip_version v1_0_0
v1_0_0
#set ip_output $::env(IP_FOLDER)/${design}/${design}_${ip_version}.zip
#set ip_output ../../../lib/hw/std/cores/${design}/${design}_${ip_version}.zip
set ip_output /root/NetFPGA-SUME-2014.2/lib/hw/std/cores/${design}/${design}_${ip_version}.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/input_arbiter/input_arbiter_v1_0_0.zip
set lib_name NetFPGA
NetFPGA
#####################################
# set IP paths
#####################################
 #set axi_lite_ipif_ip_path $::env(XILINX_IP_FOLDER)/axi_lite_ipif/source/
set axi_lite_ipif_ip_path ../../../lib/hw/xilinx/cores/axi_lite_ipif/source/
../../../lib/hw/xilinx/cores/axi_lite_ipif/source/
#set fallthrough_small_fifo_ip $::env(IP_FOLDER)/generic/fallthrough_small_fifo_v1_0_0.zip
#set fallthrough_small_fifo_ip ../../../lib/hw/std/cores/generic/fallthrough_small_fifo_v1_0_0.zip
set fallthrough_small_fifo_ip /root/NetFPGA-SUME-2014.2/lib/hw/std/cores/generic/fallthrough_small_fifo_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/generic/fallthrough_small_fifo_v1_0_0.zip
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
input_arbiter
#set_property source_mgmt_mode None [current_project] 
set_property source_mgmt_mode All [current_project]  
set_property top ${top} [current_fileset]
file mkdir ${repo_dir}
 set_property ip_repo_paths ${repo_dir} [current_fileset]
puts "Creating Input Arbiter IP"
Creating Input Arbiter IP
# Project Constraints
#####################################
# Project Structure & IP Build
#####################################
#update_ip_catalog
#update_ip_catalog -add_ip ${axi_lite_ipif_ip} -repo_path ${repo_dir}
#create_ip -name axi_lite_ipif -vendor xilinx.com -library AXILite -module_name axi_lite_ipif_0
#create_ip_run [get_ips axi_lite_ipif_0]
#launch_run axi_lite_ipif_0_synth_1  
read_verilog "${axi_lite_ipif_ip_path}/address_decoder.v"
/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/address_decoder.v
read_verilog "${axi_lite_ipif_ip_path}/axi_lite_ipif.v"
/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/axi_lite_ipif.v
read_verilog "${axi_lite_ipif_ip_path}/counter_f.v"
/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/counter_f.v
read_verilog "${axi_lite_ipif_ip_path}/pselect_f.v"
/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/pselect_f.v
read_verilog "${axi_lite_ipif_ip_path}/slave_attachment.v"
/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/slave_attachment.v
#read_verilog "./source/fallthrough_small_fifo_v2.v"
#read_verilog "./source/small_fifo_v3.v"
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/lib/ip_repo'.
1
#update_ip_catalog -add_ip ${fallthrough_small_fifo_ip} -repo_path ${repo_dir}
#create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name in_arb_fifo
#create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name fallthrough_small_fifo_ip
#set_property generate_synth_checkpoint false [get_files in_arb_fifo.xci]
#set_property generate_synth_checkpoint false [get_files fallthrough_small_fifo_ip.xci]
#set_property generate_synth_checkpoint true [get_files in_arb_fifo.xci]
#set_property is_enabled true [get_files  in_arb_fifo.xci]
#set_property is_enabled true [get_files  fallthrough_small_fifo_ip.xci]
#create_ip_run [get_files in_arb_fifo.xci]
#reset_target all [get_ips in_arb_fifo]
#reset_target all [get_ips fallthrough_small_fifo_ip]
#generate_target all [get_ips in_arb_fifo]
#generate_target all [get_ips fallthrough_small_fifo_ip]
read_verilog "./source/cpu_sync.v"
/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/cpu_sync.v
read_verilog "./source/small_async_fifo.v"
/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/small_async_fifo.v
read_verilog "./source/arbiter_cpu_regs_defines.v"
/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/arbiter_cpu_regs_defines.v
read_verilog "./source/arbiter_cpu_regs.v"
/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/arbiter_cpu_regs.v
read_verilog "./source/input_arbiter.v"
/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/input_arbiter.v
update_compile_order -fileset sources_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
#update_compile_order -fileset sim_1
ipx::package_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable to for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/pselect_f.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/counter_f.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/address_decoder.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/slave_attachment.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/axi_lite_ipif.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/pselect_f.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/counter_f.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/address_decoder.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/slave_attachment.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores/axi_lite_ipif/source/axi_lite_ipif.v' appears to be outside of the project area /root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port "cur_queue" has a dependency on the module local parameter "NUM_QUEUES_WIDTH".
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port "cur_queue_next" has a dependency on the module local parameter "NUM_QUEUES_WIDTH".
INFO: [IP_Flow 19-1976] HDL Parser: Replace NUM_STATES by 1 for port or parameter named "state"
INFO: [IP_Flow 19-1976] HDL Parser: Replace NUM_STATES by 1 for port or parameter named "state_next"
INFO: [IP_Flow 19-2418] Expression "((C_M_AXIS_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXIS_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXIS_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXIS_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXIS_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXIS_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-1842] HDL Parser: Found included file "source/arbiter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-818] Not transferring dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES')){"00000001"}}" into user parameter "C_ARD_NUM_CE_ARRAY".
component component_1
set_property library ${lib_name} [ipx::current_core]
set_property vendor_display_name {NetFPGA} [ipx::current_core]
set_property company_url {www.netfpga.org} [ipx::current_core]
#set_property name {nf10_input_arbiter} [ipx::current_core]
set_property vendor {NetFPGA} [ipx::current_core]
set_property supported_families {{virtex7} {Production}} [ipx::current_core]
set_property taxonomy {{/NetFPGA/Data_Path}} [ipx::current_core]
set_property value {0x01} [ipx::get_user_parameter C_ARD_NUM_CE_ARRAY [ipx::current_core]]
#set_property value_bit_string_length {64} [ipx::get_user_parameter C_ARD_ADDR_RANGE_ARRAY [ipx::current_core]]
#set_property value {0x0000FFFF00000000} [ipx::get_user_parameter C_ARD_ADDR_RANGE_ARRAY [ipx::current_core]]
ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
subcore component_1 xilinx_verilogsynthesis NetFPGA:NetFPGA:fallthrough_small_fifo:1.0
update_compile_order -fileset sim_1
ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
subcore component_1 xilinx_verilogbehavioralsimulation NetFPGA:NetFPGA:fallthrough_small_fifo:1.0
ipx::infer_core {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw}
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/small_fifo_v3.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/arbiter_cpu_regs_defines.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/arbiter_cpu_regs.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/input_arbiter.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/source/fallthrough_small_fifo_v2.v'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable to for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-1842] HDL Parser: Found included file "source/cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-818] Not transferring dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES')){"00000001"}}" into user parameter "C_ARD_NUM_CE_ARRAY".
ipx::edit_ip_in_project -upgrade true -name {edit_ip_project} -directory {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter} {/root/NetFPGA-SUME-2014.2/dev-projects/input_arbiter/hw/component.xml}
update_compile_order -fileset sim_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/lib/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
set_property component_subcores {{xilinx.com:ip:fifo_generator:12.0}} [ipx::get_file_group xilinx_verilogbehavioralsimulation [ipx::current_core]]
set_property component_subcores {{xilinx.com:ip:fifo_generator:12.0}} [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/lib/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/lib/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/lib/ip_repo'.
set_property component_subcores {{xilinx.com:ip:fifo_generator:12.0} {NetFPGA:NetFPGA:fallthrough_small_fifo:1.0}} [ipx::get_file_group xilinx_verilogbehavioralsimulation [ipx::current_core]]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 27 15:00:16 2014...
