

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Wed Nov 16 11:43:29 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        KentStian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       15|       15|        11|          5|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     60|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    112|    -|
|Register         |        -|   -|    142|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    142|    172|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_95_p2      |         +|   0|  0|  10|           2|           2|
    |icmp_ln18_fu_83_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln20_fu_89_p2     |      icmp|   0|  0|   8|           2|           1|
    |select_ln20_fu_110_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  60|           8|          38|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_40                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load         |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    2|          4|
    |i_fu_44                           |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   74|        152|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_1_reg_179                     |  32|   0|   32|          0|
    |acc_fu_40                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   2|   0|    2|          0|
    |icmp_ln18_reg_155                 |   1|   0|    1|          0|
    |icmp_ln20_reg_159                 |   1|   0|    1|          0|
    |mul_reg_169                       |  32|   0|   32|          0|
    |shift_reg_1                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 142|   0|  142|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_din0    |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_din1    |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_opcode  |  out|    2|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_dout0   |   in|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_97_p_ce      |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_din0   |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_din1   |  out|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_dout0  |   in|   32|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|grp_fu_102_p_ce     |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_18_1|  return value|
|shift_reg_0_load    |   in|   32|     ap_none|              shift_reg_0_load|        scalar|
|acc_out             |  out|   32|      ap_vld|                       acc_out|       pointer|
|acc_out_ap_vld      |  out|    1|      ap_vld|                       acc_out|       pointer|
+--------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 14 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_reg_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %shift_reg_0_load"   --->   Operation 16 'read' 'shift_reg_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp_eq  i2 %i_1, i2 0" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 22 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.end.exitStub" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 24 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp_eq  i2 %i_1, i2 1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 25 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split3, void %branch1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 26 'br' 'br_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %i_1, i2 3" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 27 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln18 = store i2 %add_ln18, i2 %i" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 28 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:16]   --->   Operation 29 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 30 'load' 'shift_reg_1_load' <Predicate = (!icmp_ln18 & !icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.69ns)   --->   "%select_ln20 = select i1 %icmp_ln20, i32 %shift_reg_0_load_read, i32 %shift_reg_1_load" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 31 'select' 'select_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %select_ln20, i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 32 'store' 'store_ln20' <Predicate = (!icmp_ln18 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.split3" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 33 'br' 'br_ln20' <Predicate = (!icmp_ln18 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 34 [4/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 34 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 35 [3/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 35 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 36 [2/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 36 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 37 [1/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 37 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 38 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [5/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 39 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 46 'load' 'acc_load_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 40 [4/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 40 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 41 [3/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 41 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 42 [2/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 42 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 43 [1/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 43 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %acc_1, i32 %acc" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 44 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 45 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ shift_reg_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                   (alloca           ) [ 011111111111]
i                     (alloca           ) [ 010000000000]
shift_reg_0_load_read (read             ) [ 001000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
i_1                   (load             ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln18             (icmp             ) [ 011111100000]
empty                 (speclooptripcount) [ 000000000000]
br_ln18               (br               ) [ 000000000000]
icmp_ln20             (icmp             ) [ 001000000000]
br_ln20               (br               ) [ 000000000000]
add_ln18              (add              ) [ 000000000000]
store_ln18            (store            ) [ 000000000000]
specloopname_ln16     (specloopname     ) [ 000000000000]
shift_reg_1_load      (load             ) [ 000000000000]
select_ln20           (select           ) [ 000111000000]
store_ln20            (store            ) [ 000000000000]
br_ln20               (br               ) [ 000000000000]
mul                   (fmul             ) [ 011111111110]
acc_load              (load             ) [ 001111011110]
acc_1                 (fadd             ) [ 010000000001]
store_ln18            (store            ) [ 000000000000]
br_ln18               (br               ) [ 000000000000]
acc_load_1            (load             ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="shift_reg_0_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="acc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="shift_reg_0_load_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_0_load_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln0_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="1"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1/6 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="2" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_1_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln18_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="0"/>
<pin id="85" dir="0" index="1" bw="2" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln20_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="0" index="1" bw="2" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln18_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln18_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="2" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="shift_reg_1_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_1_load/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="select_ln20_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln20_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="acc_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="5"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln18_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="32" slack="10"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="acc_load_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="5"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="acc_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="shift_reg_0_load_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_0_load_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="icmp_ln18_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln20_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="164" class="1005" name="select_ln20_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="169" class="1005" name="mul_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="174" class="1005" name="acc_load_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

<comp id="179" class="1005" name="acc_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="80" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="116"><net_src comp="110" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="138"><net_src comp="40" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="44" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="153"><net_src comp="48" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="158"><net_src comp="83" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="89" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="167"><net_src comp="110" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="172"><net_src comp="65" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="177"><net_src comp="123" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="182"><net_src comp="61" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_out | {6 }
	Port: shift_reg_1 | {2 }
 - Input state : 
	Port: fir_Pipeline_VITIS_LOOP_18_1 : shift_reg_0_load | {1 }
	Port: fir_Pipeline_VITIS_LOOP_18_1 : shift_reg_1 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln18 : 2
		br_ln18 : 3
		icmp_ln20 : 2
		br_ln20 : 3
		add_ln18 : 2
		store_ln18 : 3
	State 2
		select_ln20 : 1
		store_ln20 : 2
		mul : 2
	State 3
	State 4
	State 5
	State 6
		acc_1 : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_61            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_65            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|  select  |        select_ln20_fu_110        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln18_fu_83         |    0    |    0    |    8    |
|          |          icmp_ln20_fu_89         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln18_fu_95          |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|   read   | shift_reg_0_load_read_read_fu_48 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_54      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   348   |   769   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        acc_1_reg_179        |   32   |
|       acc_load_reg_174      |   32   |
|         acc_reg_135         |   32   |
|          i_reg_143          |    2   |
|      icmp_ln18_reg_155      |    1   |
|      icmp_ln20_reg_159      |    1   |
|         mul_reg_169         |   32   |
|     select_ln20_reg_164     |   32   |
|shift_reg_0_load_read_reg_150|   32   |
+-----------------------------+--------+
|            Total            |   196  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_61 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_65 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  3.176  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   769  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   196  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   544  |   787  |
+-----------+--------+--------+--------+--------+
