v 20070216 1
P 2600 8300 2300 8300 1 0 0
{
T 2400 8350 5 8 1 1 0 0 1
pinnumber=170
T 2400 8250 5 8 0 1 0 2 1
pinseq=1
T 2250 8300 9 8 1 1 0 6 1
pinlabel=DPCLK4
T 2250 8300 5 8 0 1 0 8 1
pintype=io
}
P 2600 8100 2300 8100 1 0 0
{
T 2400 8150 5 8 1 1 0 0 1
pinnumber=169
T 2400 8050 5 8 0 1 0 2 1
pinseq=2
T 2250 8100 9 8 1 1 0 6 1
pinlabel=LVDS_54p
T 2250 8100 5 8 0 1 0 8 1
pintype=io
}
P 2600 7900 2300 7900 1 0 0
{
T 2400 7950 5 8 1 1 0 0 1
pinnumber=168
T 2400 7850 5 8 0 1 0 2 1
pinseq=3
T 2250 7900 9 8 1 1 0 6 1
pinlabel=LVDS_54n
T 2250 7900 5 8 0 1 0 8 1
pintype=io
}
P 2600 7700 2300 7700 1 0 0
{
T 2400 7750 5 8 1 1 0 0 1
pinnumber=167
T 2400 7650 5 8 0 1 0 2 1
pinseq=4
T 2250 7700 9 8 1 1 0 6 1
pinlabel=LVDS_55p
T 2250 7700 5 8 0 1 0 8 1
pintype=io
}
P 2600 7500 2300 7500 1 0 0
{
T 2400 7550 5 8 1 1 0 0 1
pinnumber=166
T 2400 7450 5 8 0 1 0 2 1
pinseq=5
T 2250 7500 9 8 1 1 0 6 1
pinlabel=LVDS_55n
T 2250 7500 5 8 0 1 0 8 1
pintype=io
}
P 2600 7300 2300 7300 1 0 0
{
T 2400 7350 5 8 1 1 0 0 1
pinnumber=165
T 2400 7250 5 8 0 1 0 2 1
pinseq=6
T 2250 7300 9 8 1 1 0 6 1
pinlabel=LVDS_56p
T 2250 7300 5 8 0 1 0 8 1
pintype=io
}
P 2600 7100 2300 7100 1 0 0
{
T 2400 7150 5 8 1 1 0 0 1
pinnumber=164
T 2400 7050 5 8 0 1 0 2 1
pinseq=7
T 2250 7100 9 8 1 1 0 6 1
pinlabel=LVDS_56n
T 2250 7100 5 8 0 1 0 8 1
pintype=io
}
P 2600 6900 2300 6900 1 0 0
{
T 2400 6950 5 8 1 1 0 0 1
pinnumber=163
T 2400 6850 5 8 0 1 0 2 1
pinseq=8
T 2250 6900 9 8 1 1 0 6 1
pinlabel=LVDS_57p
T 2250 6900 5 8 0 1 0 8 1
pintype=io
}
P 2600 6700 2300 6700 1 0 0
{
T 2400 6750 5 8 1 1 0 0 1
pinnumber=162
T 2400 6650 5 8 0 1 0 2 1
pinseq=9
T 2250 6700 9 8 1 1 0 6 1
pinlabel=LVDS_57n
T 2250 6700 5 8 0 1 0 8 1
pintype=io
}
P 2600 6500 2300 6500 1 0 0
{
T 2400 6550 5 8 1 1 0 0 1
pinnumber=161
T 2400 6450 5 8 0 1 0 2 1
pinseq=10
T 2250 6500 9 8 1 1 0 6 1
pinlabel=LVDS_58p
T 2250 6500 5 8 0 1 0 8 1
pintype=io
}
P 2600 6300 2300 6300 1 0 0
{
T 2400 6350 5 8 1 1 0 0 1
pinnumber=160
T 2400 6250 5 8 0 1 0 2 1
pinseq=11
T 2250 6300 9 8 1 1 0 6 1
pinlabel=LVDS_58n
T 2250 6300 5 8 0 1 0 8 1
pintype=io
}
P 2600 6100 2300 6100 1 0 0
{
T 2400 6150 5 8 1 1 0 0 1
pinnumber=159
T 2400 6050 5 8 0 1 0 2 1
pinseq=12
T 2250 6100 9 8 1 1 0 6 1
pinlabel=LVDS_59p
T 2250 6100 5 8 0 1 0 8 1
pintype=io
}
P 2600 5900 2300 5900 1 0 0
{
T 2400 5950 5 8 1 1 0 0 1
pinnumber=158
T 2400 5850 5 8 0 1 0 2 1
pinseq=13
T 2250 5900 9 8 1 1 0 6 1
pinlabel=LVDS_59n
T 2250 5900 5 8 0 1 0 8 1
pintype=io
}
P 2600 5700 2300 5700 1 0 0
{
T 2400 5750 5 8 1 1 0 0 1
pinnumber=157
T 2400 5650 5 8 0 1 0 2 1
pinseq=14
T 2250 5700 9 8 1 1 0 6 1
pinlabel=VCCIO_3
T 2250 5700 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 5500 2300 5500 1 0 0
{
T 2400 5550 5 8 1 1 0 0 1
pinnumber=156
T 2400 5450 5 8 0 1 0 2 1
pinseq=15
T 2250 5500 9 8 1 1 0 6 1
pinlabel=VREF_1B3
T 2250 5500 5 8 0 1 0 8 1
pintype=io
}
P 2600 5300 2300 5300 1 0 0
{
T 2400 5350 5 8 1 1 0 0 1
pinnumber=155
T 2400 5250 5 8 0 1 0 2 1
pinseq=16
T 2250 5300 9 8 1 1 0 6 1
pinlabel=TDI
T 2250 5300 5 8 0 1 0 8 1
pintype=io
}
P 2600 5100 2300 5100 1 0 0
{
T 2400 5150 5 8 1 1 0 0 1
pinnumber=154
T 2400 5050 5 8 0 1 0 2 1
pinseq=17
T 2250 5100 9 8 1 1 0 6 1
pinlabel=VCCA_PLL2
T 2250 5100 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 4900 2300 4900 1 0 0
{
T 2400 4950 5 8 1 1 0 0 1
pinnumber=153
T 2400 4850 5 8 0 1 0 2 1
pinseq=18
T 2175 4900 9 8 1 1 0 6 1
pinlabel=CLK2 LVDS_CLK2p
T 2175 4900 5 8 0 1 0 8 1
pintype=in
}
L 2200 4900 2300 4825 3 0 0 0 -1 -1
L 2200 4900 2300 4975 3 0 0 0 -1 -1
P 2600 4700 2300 4700 1 0 0
{
T 2400 4750 5 8 1 1 0 0 1
pinnumber=152
T 2400 4650 5 8 0 1 0 2 1
pinseq=19
T 2175 4700 9 8 1 1 0 6 1
pinlabel=CLK3 LVDS_CLK2n
T 2175 4700 5 8 0 1 0 8 1
pintype=in
}
L 2200 4700 2300 4625 3 0 0 0 -1 -1
L 2200 4700 2300 4775 3 0 0 0 -1 -1
P 2600 4500 2300 4500 1 0 0
{
T 2400 4550 5 8 1 1 0 0 1
pinnumber=151
T 2400 4450 5 8 0 1 0 2 1
pinseq=20
T 2250 4500 9 8 1 1 0 6 1
pinlabel=GNDA_PLL2
T 2250 4500 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 4300 2300 4300 1 0 0
{
T 2400 4350 5 8 1 1 0 0 1
pinnumber=150
T 2400 4250 5 8 0 1 0 2 1
pinseq=21
T 2250 4300 9 8 1 1 0 6 1
pinlabel=GNDG_PLL2
T 2250 4300 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 4100 2300 4100 1 0 0
{
T 2400 4150 5 8 1 1 0 0 1
pinnumber=149
T 2400 4050 5 8 0 1 0 2 1
pinseq=22
T 2250 4100 9 8 1 1 0 6 1
pinlabel=TDO
T 2250 4100 5 8 0 1 0 8 1
pintype=io
}
P 2600 3900 2300 3900 1 0 0
{
T 2400 3950 5 8 1 1 0 0 1
pinnumber=148
T 2400 3850 5 8 0 1 0 2 1
pinseq=23
T 2250 3900 9 8 1 1 0 6 1
pinlabel=TMS
T 2250 3900 5 8 0 1 0 8 1
pintype=io
}
P 2600 3700 2300 3700 1 0 0
{
T 2400 3750 5 8 1 1 0 0 1
pinnumber=147
T 2400 3650 5 8 0 1 0 2 1
pinseq=24
T 2250 3700 9 8 1 1 0 6 1
pinlabel=TCK
T 2250 3700 5 8 0 1 0 8 1
pintype=io
}
P 2600 3500 2300 3500 1 0 0
{
T 2400 3550 5 8 1 1 0 0 1
pinnumber=146
T 2400 3450 5 8 0 1 0 2 1
pinseq=25
T 2250 3500 9 8 1 1 0 6 1
pinlabel=nSTATUS
T 2250 3500 5 8 0 1 0 8 1
pintype=io
}
P 2600 3300 2300 3300 1 0 0
{
T 2400 3350 5 8 1 1 0 0 1
pinnumber=145
T 2400 3250 5 8 0 1 0 2 1
pinseq=26
T 2250 3300 9 8 1 1 0 6 1
pinlabel=CONF_DONE
T 2250 3300 5 8 0 1 0 8 1
pintype=io
}
P 2600 3100 2300 3100 1 0 0
{
T 2400 3150 5 8 1 1 0 0 1
pinnumber=144
T 2400 3050 5 8 0 1 0 2 1
pinseq=27
T 2175 3100 9 8 1 1 0 6 1
pinlabel=PLL2_OUTp
T 2175 3100 5 8 0 1 0 8 1
pintype=out
}
L 2200 3100 2300 3025 3 0 0 0 -1 -1
L 2200 3100 2300 3175 3 0 0 0 -1 -1
P 2600 2900 2300 2900 1 0 0
{
T 2400 2950 5 8 1 1 0 0 1
pinnumber=143
T 2400 2850 5 8 0 1 0 2 1
pinseq=28
T 2250 2900 9 8 1 1 0 6 1
pinlabel=PLL2_OUTn
T 2250 2900 5 8 0 1 0 8 1
pintype=io
}
P 2600 2700 2300 2700 1 0 0
{
T 2400 2750 5 8 1 1 0 0 1
pinnumber=142
T 2400 2650 5 8 0 1 0 2 1
pinseq=29
T 2250 2700 9 8 1 1 0 6 1
pinlabel=GND
T 2250 2700 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 2500 2300 2500 1 0 0
{
T 2400 2550 5 8 1 1 0 0 1
pinnumber=141
T 2400 2450 5 8 0 1 0 2 1
pinseq=30
T 2250 2500 9 8 1 1 0 6 1
pinlabel=LVDS_68p
T 2250 2500 5 8 0 1 0 8 1
pintype=io
}
P 2600 2300 2300 2300 1 0 0
{
T 2400 2350 5 8 1 1 0 0 1
pinnumber=140
T 2400 2250 5 8 0 1 0 2 1
pinseq=31
T 2250 2300 9 8 1 1 0 6 1
pinlabel=LVDS_68n
T 2250 2300 5 8 0 1 0 8 1
pintype=io
}
P 2600 2100 2300 2100 1 0 0
{
T 2400 2150 5 8 1 1 0 0 1
pinnumber=139
T 2400 2050 5 8 0 1 0 2 1
pinseq=32
T 2250 2100 9 8 1 1 0 6 1
pinlabel=LVDS_69p
T 2250 2100 5 8 0 1 0 8 1
pintype=io
}
P 2600 1900 2300 1900 1 0 0
{
T 2400 1950 5 8 1 1 0 0 1
pinnumber=138
T 2400 1850 5 8 0 1 0 2 1
pinseq=33
T 2250 1900 9 8 1 1 0 6 1
pinlabel=LVDS_69n
T 2250 1900 5 8 0 1 0 8 1
pintype=io
}
P 2600 1700 2300 1700 1 0 0
{
T 2400 1750 5 8 1 1 0 0 1
pinnumber=137
T 2400 1650 5 8 0 1 0 2 1
pinseq=34
T 2250 1700 9 8 1 1 0 6 1
pinlabel=LVDS_70p
T 2250 1700 5 8 0 1 0 8 1
pintype=io
}
P 2600 1500 2300 1500 1 0 0
{
T 2400 1550 5 8 1 1 0 0 1
pinnumber=136
T 2400 1450 5 8 0 1 0 2 1
pinseq=35
T 2250 1500 9 8 1 1 0 6 1
pinlabel=LVDS_70n
T 2250 1500 5 8 0 1 0 8 1
pintype=io
}
P 2600 1300 2300 1300 1 0 0
{
T 2400 1350 5 8 1 1 0 0 1
pinnumber=135
T 2400 1250 5 8 0 1 0 2 1
pinseq=36
T 2250 1300 9 8 1 1 0 6 1
pinlabel=LVDS_71p
T 2250 1300 5 8 0 1 0 8 1
pintype=io
}
P 2600 1100 2300 1100 1 0 0
{
T 2400 1150 5 8 1 1 0 0 1
pinnumber=134
T 2400 1050 5 8 0 1 0 2 1
pinseq=37
T 2250 1100 9 8 1 1 0 6 1
pinlabel=LVDS_71n
T 2250 1100 5 8 0 1 0 8 1
pintype=io
}
P 2600 900 2300 900 1 0 0
{
T 2400 950 5 8 1 1 0 0 1
pinnumber=133
T 2400 850 5 8 0 1 0 2 1
pinseq=38
T 2250 900 9 8 1 1 0 6 1
pinlabel=LVDS_72p
T 2250 900 5 8 0 1 0 8 1
pintype=io
}
P 2600 700 2300 700 1 0 0
{
T 2400 750 5 8 1 1 0 0 1
pinnumber=132
T 2400 650 5 8 0 1 0 2 1
pinseq=39
T 2250 700 9 8 1 1 0 6 1
pinlabel=LVDS_72n
T 2250 700 5 8 0 1 0 8 1
pintype=io
}
P 2600 500 2300 500 1 0 0
{
T 2400 550 5 8 1 1 0 0 1
pinnumber=131
T 2400 450 5 8 0 1 0 2 1
pinseq=40
T 2250 500 9 8 1 1 0 6 1
pinlabel=DPCLK5
T 2250 500 5 8 0 1 0 8 1
pintype=io
}
B 400 300 1900 8400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 700 8800 8 10 1 1 0 6 1
refdes=U?
T -4800 2800 9 10 1 0 180 6 1

T 400 16800 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 17000 5 10 0 0 0 0 1
footprint=PQFP240
T 400 17200 5 10 0 0 0 0 1
author=Paul Pham
T 400 17400 5 10 0 0 0 0 1
documentation=
T 400 17600 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Eastside"
T 400 17800 5 10 0 0 0 0 1
numslots=0
T 300 3300 9 24 1 0 90 0 1
East Coast
P 100 8300 400 8300 1 0 0
{
T 300 8350 5 8 1 1 0 6 1
pinnumber=180
T 300 8250 5 8 0 1 0 8 1
pinseq=71
T 450 8300 5 8 1 1 0 0 1
pinlabel=LVDS_51p
T 450 8300 5 8 0 1 0 2 1
pintype=io
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=179
T 300 8050 5 8 0 1 0 8 1
pinseq=72
T 450 8100 5 8 1 1 0 0 1
pinlabel=LVDS_51n
T 450 8100 5 8 0 1 0 2 1
pintype=io
}
P 100 7900 400 7900 1 0 0
{
T 300 7950 5 8 1 1 0 6 1
pinnumber=178
T 300 7850 5 8 0 1 0 8 1
pinseq=73
T 450 7900 5 8 1 1 0 0 1
pinlabel=LVDS_52p
T 450 7900 5 8 0 1 0 2 1
pintype=io
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=177
T 300 7650 5 8 0 1 0 8 1
pinseq=74
T 450 7700 5 8 1 1 0 0 1
pinlabel=LVDS_52n
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 7500 400 7500 1 0 0
{
T 300 7550 5 8 1 1 0 6 1
pinnumber=176
T 300 7450 5 8 0 1 0 8 1
pinseq=75
T 450 7500 5 8 1 1 0 0 1
pinlabel=VREF_0B3
T 450 7500 5 8 0 1 0 2 1
pintype=io
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=175
T 300 7250 5 8 0 1 0 8 1
pinseq=76
T 450 7300 5 8 0 1 0 0 1
pinlabel=
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 100 7100 400 7100 1 0 0
{
T 300 7150 5 8 1 1 0 6 1
pinnumber=174
T 300 7050 5 8 0 1 0 8 1
pinseq=77
T 450 7100 5 8 1 1 0 0 1
pinlabel=LVDS_53p
T 450 7100 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=173
T 300 6850 5 8 0 1 0 8 1
pinseq=78
T 450 6900 5 8 1 1 0 0 1
pinlabel=LVDS_53n
T 450 6900 5 8 0 1 0 2 1
pintype=io
}
P 100 6700 400 6700 1 0 0
{
T 300 6750 5 8 1 1 0 6 1
pinnumber=172
T 300 6650 5 8 0 1 0 8 1
pinseq=79
T 450 6700 5 8 1 1 0 0 1
pinlabel=VCCIO_3
T 450 6700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=171
T 300 6450 5 8 0 1 0 8 1
pinseq=80
T 450 6500 5 8 1 1 0 0 1
pinlabel=GND
T 450 6500 5 8 0 1 0 2 1
pintype=pwr
}
T 400 100 8 10 1 1 0 0 1
value=EP1C12Q240
T 4000 8700 8 10 0 1 0 0 1
footprint=QFP240_32
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=121
T 300 450 5 8 0 1 0 8 1
pinseq=71
T 450 500 5 8 1 1 0 0 1
pinlabel=LVDS_75n
T 450 500 5 8 0 1 0 2 1
pintype=io
}
P 100 700 400 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=122
T 300 650 5 8 0 1 0 8 1
pinseq=72
T 450 700 5 8 1 1 0 0 1
pinlabel=LVDS_75p
T 450 700 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=123
T 300 850 5 8 0 1 0 8 1
pinseq=73
T 450 900 5 8 1 1 0 0 1
pinlabel=LVDS_74n
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 1100 400 1100 1 0 0
{
T 300 1150 5 8 1 1 0 6 1
pinnumber=124
T 300 1050 5 8 0 1 0 8 1
pinseq=74
T 450 1100 5 8 1 1 0 0 1
pinlabel=LVDS_74p
T 450 1100 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=125
T 300 1250 5 8 0 1 0 8 1
pinseq=75
T 450 1300 5 8 1 1 0 0 1
pinlabel=LVDS_73n
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 1500 400 1500 1 0 0
{
T 300 1550 5 8 1 1 0 6 1
pinnumber=126
T 300 1450 5 8 0 1 0 8 1
pinseq=76
T 450 1500 5 8 1 1 0 0 1
pinlabel=LVDS_73p
T 450 1500 5 8 0 1 0 2 1
pintype=io
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=127
T 300 1650 5 8 0 1 0 8 1
pinseq=77
T 450 1700 5 8 1 1 0 0 1
pinlabel=VREF_2B3
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=128
T 300 1850 5 8 0 1 0 8 1
pinseq=78
T 450 1900 5 8 0 1 0 0 1
pinlabel=
T 450 1900 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=129
T 300 2050 5 8 0 1 0 8 1
pinseq=79
T 450 2100 5 8 1 1 0 0 1
pinlabel=GND
T 450 2100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2300 400 2300 1 0 0
{
T 300 2350 5 8 1 1 0 6 1
pinnumber=130
T 300 2250 5 8 0 1 0 8 1
pinseq=80
T 450 2300 5 8 1 1 0 0 1
pinlabel=VCCIO_3
T 450 2300 5 8 0 1 0 2 1
pintype=pwr
}
