###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =      5958242   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      7801086   # Number of read requests issued
num_writes_done                =      1722405   # Number of read requests issued
num_cycles                     =    228317134   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =          171   # Number of epochs
num_read_cmds                  =      7800749   # Number of READ/READP commands
num_act_cmds                   =      2914283   # Number of ACT commands
num_write_row_hits             =       656725   # Number of write row buffer hits
num_pre_cmds                   =      2914268   # Number of PRE commands
num_write_cmds                 =      1722399   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      2403021   # Number of ondemend PRE commands
num_ref_cmds                   =        43915   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =     11962573   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =     12311521   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =    216354561   # Cyles of rank active rank.0
rank_active_cycles.1           =    216005613   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      3561208   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      2386644   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1114977   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       670036   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       525474   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       362346   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       271041   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =       160795   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =       113541   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        81770   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       275660   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          338   # Read request latency (cycles)
read_latency[20-39]            =      4905733   # Read request latency (cycles)
read_latency[40-59]            =       720576   # Read request latency (cycles)
read_latency[60-79]            =      1419029   # Read request latency (cycles)
read_latency[80-99]            =       149145   # Read request latency (cycles)
read_latency[100-119]          =       118792   # Read request latency (cycles)
read_latency[120-139]          =        83366   # Read request latency (cycles)
read_latency[140-159]          =        58972   # Read request latency (cycles)
read_latency[160-179]          =        41450   # Read request latency (cycles)
read_latency[180-199]          =        32860   # Read request latency (cycles)
read_latency[200-]             =       270825   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          526   # Write cmd latency (cycles)
write_latency[40-59]           =         1965   # Write cmd latency (cycles)
write_latency[60-79]           =        47971   # Write cmd latency (cycles)
write_latency[80-99]           =        75757   # Write cmd latency (cycles)
write_latency[100-119]         =        50065   # Write cmd latency (cycles)
write_latency[120-139]         =        42449   # Write cmd latency (cycles)
write_latency[140-159]         =        58306   # Write cmd latency (cycles)
write_latency[160-179]         =        57242   # Write cmd latency (cycles)
write_latency[180-199]         =        55213   # Write cmd latency (cycles)
write_latency[200-]            =      1332904   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  8.22957e+10   # Refresh energy
write_energy                   =   9.3919e+09   # Write energy
act_energy                     =  2.37246e+10   # Activation energy
read_energy                    =  4.79278e+10   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  1.70314e+11   # Active standby energy rank.0
act_stb_energy.1               =   1.7004e+11   # Active standby energy rank.1
pre_stb_energy.0               =  8.03885e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.27334e+09   # Precharge standby energy rank.1
average_interarrival           =      23.9741   # Average request interarrival latency (cycles)
average_read_latency           =      53.2347   # Average read request latency (cycles)
average_power                  =      2277.56   # Average power (mW)
average_bandwidth              =       3.5594   # Average bandwidth
total_energy                   =  5.20006e+11   # Total energy (pJ)
