{
  "module_name": "i915_drm.h",
  "hash_id": "4dd04ddca5058af2c013a7592698611480546f7b4c8e9c7c2da4eb0014e08fe5",
  "original_prompt": "Ingested from linux-6.6.14/include/drm/i915_drm.h",
  "human_readable_source": " \n#ifndef _I915_DRM_H_\n#define _I915_DRM_H_\n\n#include <linux/types.h>\n\n \nunsigned long i915_read_mch_val(void);\nbool i915_gpu_raise(void);\nbool i915_gpu_lower(void);\nbool i915_gpu_busy(void);\nbool i915_gpu_turbo_disable(void);\n\n \nextern struct resource intel_graphics_stolen_res;\n\n \n#define INTEL_GMCH_CTRL\t\t0x52\n#define INTEL_GMCH_VGA_DISABLE  (1 << 1)\n#define SNB_GMCH_CTRL\t\t0x50\n#define    SNB_GMCH_GGMS_SHIFT\t8  \n#define    SNB_GMCH_GGMS_MASK\t0x3\n#define    SNB_GMCH_GMS_SHIFT   3  \n#define    SNB_GMCH_GMS_MASK    0x1f\n#define    BDW_GMCH_GGMS_SHIFT\t6\n#define    BDW_GMCH_GGMS_MASK\t0x3\n#define    BDW_GMCH_GMS_SHIFT   8\n#define    BDW_GMCH_GMS_MASK    0xff\n\n#define I830_GMCH_CTRL\t\t\t0x52\n\n#define I830_GMCH_GMS_MASK\t\t0x70\n#define I830_GMCH_GMS_LOCAL\t\t0x10\n#define I830_GMCH_GMS_STOLEN_512\t0x20\n#define I830_GMCH_GMS_STOLEN_1024\t0x30\n#define I830_GMCH_GMS_STOLEN_8192\t0x40\n\n#define I855_GMCH_GMS_MASK\t\t0xF0\n#define I855_GMCH_GMS_STOLEN_0M\t\t0x0\n#define I855_GMCH_GMS_STOLEN_1M\t\t(0x1 << 4)\n#define I855_GMCH_GMS_STOLEN_4M\t\t(0x2 << 4)\n#define I855_GMCH_GMS_STOLEN_8M\t\t(0x3 << 4)\n#define I855_GMCH_GMS_STOLEN_16M\t(0x4 << 4)\n#define I855_GMCH_GMS_STOLEN_32M\t(0x5 << 4)\n#define I915_GMCH_GMS_STOLEN_48M\t(0x6 << 4)\n#define I915_GMCH_GMS_STOLEN_64M\t(0x7 << 4)\n#define G33_GMCH_GMS_STOLEN_128M\t(0x8 << 4)\n#define G33_GMCH_GMS_STOLEN_256M\t(0x9 << 4)\n#define INTEL_GMCH_GMS_STOLEN_96M\t(0xa << 4)\n#define INTEL_GMCH_GMS_STOLEN_160M\t(0xb << 4)\n#define INTEL_GMCH_GMS_STOLEN_224M\t(0xc << 4)\n#define INTEL_GMCH_GMS_STOLEN_352M\t(0xd << 4)\n\n#define I830_DRB3\t\t0x63\n#define I85X_DRB3\t\t0x43\n#define I865_TOUD\t\t0xc4\n\n#define I830_ESMRAMC\t\t0x91\n#define I845_ESMRAMC\t\t0x9e\n#define I85X_ESMRAMC\t\t0x61\n#define    TSEG_ENABLE\t\t(1 << 0)\n#define    I830_TSEG_SIZE_512K\t(0 << 1)\n#define    I830_TSEG_SIZE_1M\t(1 << 1)\n#define    I845_TSEG_SIZE_MASK\t(3 << 1)\n#define    I845_TSEG_SIZE_512K\t(2 << 1)\n#define    I845_TSEG_SIZE_1M\t(3 << 1)\n\n#define INTEL_BSM\t\t0x5c\n#define INTEL_GEN11_BSM_DW0\t0xc0\n#define INTEL_GEN11_BSM_DW1\t0xc4\n#define   INTEL_BSM_MASK\t(-(1u << 20))\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}