<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="#FFFFFF">
		<table width="600">
			<td width="600"><b>John Sanguinetti</b>
				<p>Ph.D., Computer and Communication Sciences, The University of Michigan, 1977</p>
				<p>Dr. Sanguinetti has been active in computer architecture, performance analysis, and design verification for 20 years. After working for DEC, Amdahl, ELXSI, Ardent, and NeXT computer manufacturers, he founded Chronologic Simulation in 1991 and was President until 1995. He was the principal architect of VCS, the Verilog Compiled Simulator, and was a major contributor to the resurgence in the use of Verilog in the design community.</p>
				<p>Dr. Sanguinetti served on the Open Verilog International Board of Directors from 1992 to 1995 and was a major contributor to the working group which drafted the specification for the IEEE 1364 Verilog standard. Most recently, he was a member of the Accellera Board of Directors. He has been active in Verilog training and has worked with start-up companies in both MCAD and EDA.</p>
				<p>In 1998, Dr. Sanguinetti was a co-founder of CynApps, which is now <a href="http://www.forteds.com">Forte Design Systems</a>. He has 15 publications and one patent.</p>
			</td>
		</table>
	</body>

</html>