Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 11:54:40 2024
| Host         : DESKTOP-IQB8PGC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a50t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1)
11. checking partial_output_delay (97)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1)
------------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay (97)
--------------------------------------
 There are 97 ports with partial output delay specified. (HIGH)


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.061        0.000                      0                 2068        0.121        0.000                      0                 1659        6.450        0.000                       0                   689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.061        0.000                      0                 2068        0.121        0.000                      0                 1659        6.450        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 2.040ns (48.599%)  route 2.158ns (51.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 11.454 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          0.803     6.839    MemoryAccessUnit/ReadDataW[7]
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.097     6.936 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.497     7.433    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.097     7.530 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_5/O
                         net (fo=4, routed)           0.858     8.388    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/DIC1
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.197    11.454    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.668    
                         clock uncertainty           -0.035    11.632    
    SLICE_X2Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.183    11.449    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.040ns (48.913%)  route 2.131ns (51.087%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 11.455 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          1.141     7.178    MemoryAccessUnit/ReadDataW[7]
    SLICE_X6Y5           LUT6 (Prop_lut6_I0_O)        0.097     7.275 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.580     7.855    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.097     7.952 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_1/O
                         net (fo=4, routed)           0.409     8.361    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/DIA1
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.198    11.455    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.669    
                         clock uncertainty           -0.035    11.633    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.187    11.446    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 2.040ns (48.997%)  route 2.124ns (51.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 11.454 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          1.141     7.178    MemoryAccessUnit/ReadDataW[7]
    SLICE_X6Y5           LUT6 (Prop_lut6_I0_O)        0.097     7.275 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.580     7.855    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.097     7.952 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_1/O
                         net (fo=4, routed)           0.402     8.354    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/DIA1
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.197    11.454    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.668    
                         clock uncertainty           -0.035    11.632    
    SLICE_X2Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.187    11.445    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r1_0_31_6_11/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 2.040ns (48.366%)  route 2.178ns (51.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 11.461 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          0.949     6.986    MemoryAccessUnit/ReadDataW[7]
    SLICE_X10Y3          LUT5 (Prop_lut5_I1_O)        0.097     7.083 r  MemoryAccessUnit/registers_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.188     7.271    MemoryAccessUnit/ReadBus[8]
    SLICE_X10Y3          LUT6 (Prop_lut6_I0_O)        0.097     7.368 r  MemoryAccessUnit/registers_reg_r1_0_31_6_11_i_4/O
                         net (fo=4, routed)           1.040     8.408    InstructionDecodeUnit/RF/registers_reg_r1_0_31_6_11/DIB0
    SLICE_X2Y6           RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.204    11.461    InstructionDecodeUnit/RF/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X2Y6           RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.675    
                         clock uncertainty           -0.035    11.639    
    SLICE_X2Y6           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.137    11.502    InstructionDecodeUnit/RF/registers_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.040ns (48.903%)  route 2.131ns (51.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 11.455 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          1.005     7.042    MemoryAccessUnit/ReadDataW[7]
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.097     7.139 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.781     7.920    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.097     8.017 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_6/O
                         net (fo=4, routed)           0.345     8.362    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/DIC0
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.198    11.455    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.669    
                         clock uncertainty           -0.035    11.633    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.130    11.503    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 2.040ns (48.873%)  route 2.134ns (51.127%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 11.454 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          1.102     7.139    MemoryAccessUnit/ReadDataW[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.097     7.236 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.649     7.885    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.097     7.982 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.383     8.365    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/DIA0
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.197    11.454    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.668    
                         clock uncertainty           -0.035    11.632    
    SLICE_X2Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.118    11.514    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r2_0_31_0_5/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 2.040ns (49.032%)  route 2.121ns (50.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 11.461 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.051     7.088    MemoryAccessUnit/ReadDataW[4]
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.097     7.185 r  MemoryAccessUnit/registers_reg_r1_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.315     7.500    MemoryAccessUnit/registers_reg_r1_0_31_0_5_i_13_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.097     7.597 r  MemoryAccessUnit/registers_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.754     8.351    InstructionDecodeUnit/RF/registers_reg_r2_0_31_0_5/DIC0
    SLICE_X2Y3           RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.204    11.461    InstructionDecodeUnit/RF/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y3           RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.675    
                         clock uncertainty           -0.035    11.639    
    SLICE_X2Y3           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.130    11.509    InstructionDecodeUnit/RF/registers_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 2.040ns (49.749%)  route 2.061ns (50.251%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 11.455 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          1.102     7.139    MemoryAccessUnit/ReadDataW[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.097     7.236 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.506     7.742    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.097     7.839 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_3/O
                         net (fo=4, routed)           0.453     8.291    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/DIB1
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.198    11.455    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.669    
                         clock uncertainty           -0.035    11.633    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    11.467    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 2.040ns (49.188%)  route 2.107ns (50.812%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 11.455 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          1.102     7.139    MemoryAccessUnit/ReadDataW[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.097     7.236 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.649     7.885    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.097     7.982 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           0.356     8.338    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.198    11.455    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y16          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.669    
                         clock uncertainty           -0.035    11.633    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.118    11.515    InstructionDecodeUnit/RF/registers_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         11.515    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (CLK fall@7.500ns - CLK rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 2.040ns (49.869%)  route 2.051ns (50.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 11.454 - 7.500 ) 
    Source Clock Delay      (SCD):    4.191ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.280     4.191    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.846     6.037 r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=25, routed)          1.102     7.139    MemoryAccessUnit/ReadDataW[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.097     7.236 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.506     7.742    MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.097     7.839 r  MemoryAccessUnit/registers_reg_r1_0_31_24_29_i_3/O
                         net (fo=4, routed)           0.443     8.281    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/DIB1
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK (IN)
                         net (fo=0)                   0.000     7.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     8.770 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    10.185    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.257 f  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.197    11.454    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y17          RAMD32                                       r  InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.214    11.668    
                         clock uncertainty           -0.035    11.632    
    SLICE_X2Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    11.466    InstructionDecodeUnit/RF/registers_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ExecutionUnit/PCPlus4M_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            MemoryAccessUnit/PCPlus4W_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.568     1.481    ExecutionUnit/CLK
    SLICE_X13Y3          FDRE                                         r  ExecutionUnit/PCPlus4M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  ExecutionUnit/PCPlus4M_reg[2]/Q
                         net (fo=1, routed)           0.055     1.677    MemoryAccessUnit/PCPlus4W_reg[31]_0[2]
    SLICE_X13Y3          FDRE                                         r  MemoryAccessUnit/PCPlus4W_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.838     1.996    MemoryAccessUnit/CLK
    SLICE_X13Y3          FDRE                                         r  MemoryAccessUnit/PCPlus4W_reg[2]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.075     1.556    MemoryAccessUnit/PCPlus4W_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ExecutionUnit/PCPlus4M_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            MemoryAccessUnit/PCPlus4W_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.568     1.481    ExecutionUnit/CLK
    SLICE_X13Y3          FDRE                                         r  ExecutionUnit/PCPlus4M_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  ExecutionUnit/PCPlus4M_reg[5]/Q
                         net (fo=1, routed)           0.055     1.677    MemoryAccessUnit/PCPlus4W_reg[31]_0[5]
    SLICE_X13Y3          FDRE                                         r  MemoryAccessUnit/PCPlus4W_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.838     1.996    MemoryAccessUnit/CLK
    SLICE_X13Y3          FDRE                                         r  MemoryAccessUnit/PCPlus4W_reg[5]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.071     1.552    MemoryAccessUnit/PCPlus4W_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.567     1.480    InstructionFetchUnit/CLK
    SLICE_X15Y8          FDRE                                         r  InstructionFetchUnit/PCD_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  InstructionFetchUnit/PCD_reg[13]/Q
                         net (fo=1, routed)           0.086     1.707    InstructionDecodeUnit/PCD[13]
    SLICE_X14Y8          FDRE                                         r  InstructionDecodeUnit/PCE_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.837     1.995    InstructionDecodeUnit/CLK
    SLICE_X14Y8          FDRE                                         r  InstructionDecodeUnit/PCE_reg[13]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.085     1.578    InstructionDecodeUnit/PCE_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/InstrD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/ALUOpE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.906%)  route 0.076ns (29.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.569     1.482    InstructionFetchUnit/CLK
    SLICE_X13Y2          FDRE                                         r  InstructionFetchUnit/InstrD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  InstructionFetchUnit/InstrD_reg[4]/Q
                         net (fo=13, routed)          0.076     1.700    InstructionFetchUnit/InstrD_reg_n_0_[4]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.745 r  InstructionFetchUnit/ALUOpE[3]_i_1/O
                         net (fo=1, routed)           0.000     1.745    InstructionDecodeUnit/ALUOpE_reg[3]_1[3]
    SLICE_X12Y2          FDRE                                         r  InstructionDecodeUnit/ALUOpE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.839     1.997    InstructionDecodeUnit/CLK
    SLICE_X12Y2          FDRE                                         r  InstructionDecodeUnit/ALUOpE_reg[3]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.120     1.615    InstructionDecodeUnit/ALUOpE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ExecutionUnit/ResultSrcM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            MemoryAccessUnit/ResultSrcW_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.595     1.508    ExecutionUnit/CLK
    SLICE_X6Y3           FDRE                                         r  ExecutionUnit/ResultSrcM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  ExecutionUnit/ResultSrcM_reg[1]/Q
                         net (fo=3, routed)           0.055     1.727    MemoryAccessUnit/ResultSrcW_reg[1]_0[1]
    SLICE_X6Y3           FDRE                                         r  MemoryAccessUnit/ResultSrcW_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.866     2.024    MemoryAccessUnit/CLK
    SLICE_X6Y3           FDRE                                         r  MemoryAccessUnit/ResultSrcW_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.064     1.572    MemoryAccessUnit/ResultSrcW_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ExecutionUnit/WriteDataM_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.252%)  route 0.358ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.594     1.507    ExecutionUnit/CLK
    SLICE_X5Y9           FDRE                                         r  ExecutionUnit/WriteDataM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.648 r  ExecutionUnit/WriteDataM_reg[23]/Q
                         net (fo=1, routed)           0.358     2.006    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.874     2.032    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.553    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.849    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ExecutionUnit/WriteDataM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.170%)  route 0.360ns (71.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.595     1.508    ExecutionUnit/CLK
    SLICE_X4Y5           FDRE                                         r  ExecutionUnit/WriteDataM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ExecutionUnit/WriteDataM_reg[5]/Q
                         net (fo=1, routed)           0.360     2.009    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.873     2.031    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.552    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.848    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ExecutionUnit/WriteDataM_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.916%)  route 0.364ns (72.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.594     1.507    ExecutionUnit/CLK
    SLICE_X5Y8           FDRE                                         r  ExecutionUnit/WriteDataM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     1.648 r  ExecutionUnit/WriteDataM_reg[21]/Q
                         net (fo=1, routed)           0.364     2.012    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[21]
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.874     2.032    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.553    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.849    MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.562     1.475    InstructionFetchUnit/CLK
    SLICE_X9Y17          FDRE                                         r  InstructionFetchUnit/PCD_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  InstructionFetchUnit/PCD_reg[24]/Q
                         net (fo=1, routed)           0.107     1.724    InstructionDecodeUnit/PCD[24]
    SLICE_X9Y16          FDRE                                         r  InstructionDecodeUnit/PCE_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.831     1.989    InstructionDecodeUnit/CLK
    SLICE_X9Y16          FDRE                                         r  InstructionDecodeUnit/PCE_reg[24]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.070     1.560    InstructionDecodeUnit/PCE_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.564     1.477    InstructionFetchUnit/CLK
    SLICE_X28Y7          FDRE                                         r  InstructionFetchUnit/PCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  InstructionFetchUnit/PCD_reg[12]/Q
                         net (fo=1, routed)           0.110     1.728    InstructionDecodeUnit/PCD[12]
    SLICE_X28Y6          FDRE                                         r  InstructionDecodeUnit/PCE_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.835     1.993    InstructionDecodeUnit/CLK
    SLICE_X28Y6          FDRE                                         r  InstructionDecodeUnit/PCE_reg[12]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.070     1.564    InstructionDecodeUnit/PCE_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.000      13.038     RAMB18_X0Y2     MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.000      13.038     RAMB18_X0Y2     MemoryAccessUnit/DataMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.000      13.408     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X15Y9     ExecutionUnit/ALUResultM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X12Y7     ExecutionUnit/ALUResultM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X12Y7     ExecutionUnit/ALUResultM_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X13Y8     ExecutionUnit/ALUResultM_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X12Y8     ExecutionUnit/ALUResultM_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X12Y9     ExecutionUnit/ALUResultM_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X9Y12     ExecutionUnit/ALUResultM_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.500       6.450      SLICE_X2Y2      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             0 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[24]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.577ns  (logic 1.269ns (80.472%)  route 0.308ns (19.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.587     1.500    ExecutionUnit/CLK
    SLICE_X0Y22          FDRE                                         r  ExecutionUnit/WriteDataM_reg[24]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ExecutionUnit/WriteDataM_reg[24]_lopt_replica/Q
                         net (fo=1, routed)           0.308     1.949    lopt_17
    P15                  OBUF (Prop_obuf_I_O)         1.128     3.077 r  WriteData_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.077    WriteData[24]
    P15                                                               r  WriteData[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.586ns  (logic 1.274ns (80.374%)  route 0.311ns (19.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.587     1.500    ExecutionUnit/CLK
    SLICE_X0Y22          FDRE                                         r  ExecutionUnit/WriteDataM_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ExecutionUnit/WriteDataM_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           0.311     1.953    lopt_16
    R15                  OBUF (Prop_obuf_I_O)         1.133     3.086 r  WriteData_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.086    WriteData[23]
    R15                                                               r  WriteData[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.595ns  (logic 1.284ns (80.493%)  route 0.311ns (19.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.590     1.503    ExecutionUnit/CLK
    SLICE_X0Y18          FDRE                                         r  ExecutionUnit/WriteDataM_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ExecutionUnit/WriteDataM_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           0.311     1.956    lopt_11
    T16                  OBUF (Prop_obuf_I_O)         1.143     3.099 r  WriteData_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.099    WriteData[19]
    T16                                                               r  WriteData[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.287ns (80.529%)  route 0.311ns (19.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.588     1.501    ExecutionUnit/CLK
    SLICE_X0Y20          FDRE                                         r  ExecutionUnit/WriteDataM_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ExecutionUnit/WriteDataM_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           0.311     1.954    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         1.146     3.100 r  WriteData_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.100    WriteData[21]
    T15                                                               r  WriteData[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.595ns  (logic 1.287ns (80.701%)  route 0.308ns (19.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.595     1.508    ExecutionUnit/CLK
    SLICE_X1Y11          FDRE                                         r  ExecutionUnit/WriteDataM_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ExecutionUnit/WriteDataM_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.308     1.957    lopt_4
    T11                  OBUF (Prop_obuf_I_O)         1.146     3.104 r  WriteData_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.104    WriteData[12]
    T11                                                               r  WriteData[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 1.288ns (80.543%)  route 0.311ns (19.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.593     1.506    ExecutionUnit/CLK
    SLICE_X0Y13          FDRE                                         r  ExecutionUnit/WriteDataM_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ExecutionUnit/WriteDataM_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.311     1.959    lopt_6
    U16                  OBUF (Prop_obuf_I_O)         1.147     3.106 r  WriteData_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.106    WriteData[14]
    U16                                                               r  WriteData[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 1.285ns (80.370%)  route 0.314ns (19.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.595     1.508    ExecutionUnit/CLK
    SLICE_X3Y11          FDRE                                         r  ExecutionUnit/WriteDataM_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ExecutionUnit/WriteDataM_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.314     1.963    lopt_3
    U11                  OBUF (Prop_obuf_I_O)         1.144     3.107 r  WriteData_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.107    WriteData[11]
    U11                                                               r  WriteData[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.280ns (79.161%)  route 0.337ns (20.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.584     1.497    ExecutionUnit/CLK
    SLICE_X1Y24          FDRE                                         r  ExecutionUnit/WriteDataM_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ExecutionUnit/WriteDataM_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           0.337     1.975    lopt_18
    R17                  OBUF (Prop_obuf_I_O)         1.139     3.114 r  WriteData_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.114    WriteData[25]
    R17                                                               r  WriteData[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[20]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.613ns  (logic 1.282ns (79.455%)  route 0.331ns (20.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.590     1.503    ExecutionUnit/CLK
    SLICE_X0Y18          FDRE                                         r  ExecutionUnit/WriteDataM_reg[20]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ExecutionUnit/WriteDataM_reg[20]_lopt_replica/Q
                         net (fo=1, routed)           0.331     1.976    lopt_13
    R16                  OBUF (Prop_obuf_I_O)         1.141     3.117 r  WriteData_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.117    WriteData[20]
    R16                                                               r  WriteData[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            WriteData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.607ns  (logic 1.286ns (80.009%)  route 0.321ns (19.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.597     1.510    ExecutionUnit/CLK
    SLICE_X0Y6           FDRE                                         r  ExecutionUnit/WriteDataM_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ExecutionUnit/WriteDataM_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.321     1.973    lopt_29
    U14                  OBUF (Prop_obuf_I_O)         1.145     3.117 r  WriteData_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.117    WriteData[6]
    U14                                                               r  WriteData[6] (OUT)
  -------------------------------------------------------------------    -------------------





