// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Fast Corner delays for the design using part EP4CE10F17C8,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "au_filter")
  (DATE "03/31/2022 11:24:32")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE bclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (615:615:615) (662:662:662))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE ws\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (607:607:607) (653:653:653))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_clka\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (932:932:932) (1045:1045:1045))
        (IOPATH i o (1585:1585:1585) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (786:786:786) (890:890:890))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (477:477:477) (550:550:550))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (730:730:730) (824:824:824))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (479:479:479) (552:552:552))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (593:593:593) (672:672:672))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (758:758:758) (860:860:860))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (589:589:589) (670:670:670))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dac_dat_a\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (619:619:619) (704:704:704))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sys_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1111:1111:1111) (1111:1111:1111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE i2s_inst\|pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1121:1121:1121) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE i2s_inst\|pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1121:1121:1121) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE sys_clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (108:108:108) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sys_rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE sys_rst\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (108:108:108) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (125:125:125) (157:157:157))
        (PORT datac (110:110:110) (134:134:134))
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (124:124:124) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (153:153:153))
        (PORT datab (119:119:119) (150:150:150))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (288:288:288))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (256:256:256))
        (PORT datab (202:202:202) (241:241:241))
        (PORT datac (185:185:185) (217:217:217))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (768:768:768))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (758:758:758) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (285:285:285))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (282:282:282))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (261:261:261))
        (PORT datab (205:205:205) (244:244:244))
        (PORT datac (188:188:188) (220:220:220))
        (PORT datad (158:158:158) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (768:768:768))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (758:758:758) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (262:262:262))
        (PORT datab (206:206:206) (245:245:245))
        (PORT datac (188:188:188) (221:221:221))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (768:768:768))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (758:758:758) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datab (223:223:223) (283:283:283))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (205:205:205) (258:258:258))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (255:255:255))
        (PORT datab (200:200:200) (238:238:238))
        (PORT datac (186:186:186) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_enableQ\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (184:184:184))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (746:746:746) (718:718:718))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (271:271:271))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (738:738:738) (758:758:758))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (719:719:719))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (738:738:738) (758:758:758))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (719:719:719))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (738:738:738) (758:758:758))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (719:719:719))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (738:738:738) (758:758:758))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (719:719:719))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (191:191:191))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (738:738:738) (758:758:758))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (719:719:719))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (738:738:738) (758:758:758))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (719:719:719))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (738:738:738) (758:758:758))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (719:719:719))
        (PORT ena (495:495:495) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (264:264:264))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (206:206:206))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_clkproc\:u0_m0_wo0_run_enable_c\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_enableQ\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datac (138:138:138) (188:188:188))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_enableQ\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_count\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (633:633:633))
        (PORT datab (151:151:151) (207:207:207))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (633:633:633))
        (PORT datab (137:137:137) (189:189:189))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_run_q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT asdata (312:312:312) (361:361:361))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_memread\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_memread_q_13\|delay_signals\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_memread_q_13\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_memread_q_14\|delay_signals\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_memread_q_14\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (737:737:737) (756:756:756))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (746:746:746) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_compute\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT asdata (749:749:749) (869:869:869))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (337:337:337))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add13\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (436:436:436))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (287:287:287))
        (PORT datad (344:344:344) (401:401:401))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (PORT ena (466:466:466) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (343:343:343))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (350:350:350) (415:415:415))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (290:290:290))
        (PORT datac (381:381:381) (460:460:460))
        (PORT datad (212:212:212) (253:253:253))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_eq)
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (531:531:531) (583:583:583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (260:260:260))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_ca0_i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (730:730:730))
        (PORT ena (636:636:636) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (452:452:452) (534:534:534))
        (PORT d[1] (457:457:457) (541:541:541))
        (PORT d[2] (506:506:506) (587:587:587))
        (PORT d[3] (502:502:502) (601:601:601))
        (PORT d[4] (584:584:584) (692:692:692))
        (PORT d[5] (509:509:509) (594:594:594))
        (PORT d[6] (770:770:770) (907:907:907))
        (PORT d[7] (534:534:534) (649:649:649))
        (PORT d[8] (377:377:377) (453:453:453))
        (PORT clk (952:952:952) (986:986:986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (952:952:952) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (987:987:987))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (967:967:967))
        (PORT aclr (939:939:939) (913:913:913))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
        (IOPATH (posedge aclr) q (184:184:184) (187:187:187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (474:474:474) (499:499:499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (475:475:475) (500:500:500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (475:475:475) (500:500:500))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_cm0_lutmem_dmem\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (475:475:475) (500:500:500))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[4\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (768:768:768))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (758:758:758) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (768:768:768))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (758:758:758) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (768:768:768))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (758:758:758) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (768:768:768))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (758:758:758) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (228:228:228))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE au_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1809:1809:1809) (2023:2023:2023))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|ws_d1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (635:635:635) (678:678:678))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|ws_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (527:527:527) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (527:527:527) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (527:527:527) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (527:527:527) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (527:527:527) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (389:389:389))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (695:695:695))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|right_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|right_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (743:743:743) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|right_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|right_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (743:743:743) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|right_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|right_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (743:743:743) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|right_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|right_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (743:743:743) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|right_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|right_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (743:743:743) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (498:498:498) (537:537:537))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2020:2020:2020) (2312:2312:2312))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (144:144:144) (182:182:182))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (IOPATH datab combout (160:160:160) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (136:136:136) (186:186:186))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (269:269:269))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_wa0_i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (759:759:759) (731:731:731))
        (PORT ena (462:462:462) (500:500:500))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (913:913:913) (1028:1028:1028))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (295:295:295))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (220:220:220) (275:275:275))
        (PORT datac (135:135:135) (178:178:178))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_eq)
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (913:913:913) (1028:1028:1028))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (582:582:582) (691:691:691))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (771:771:771) (793:793:793))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (783:783:783) (752:752:752))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (434:434:434) (506:506:506))
        (PORT d[1] (425:425:425) (502:502:502))
        (PORT d[2] (409:409:409) (481:481:481))
        (PORT d[3] (418:418:418) (494:494:494))
        (PORT d[4] (389:389:389) (458:458:458))
        (PORT d[5] (390:390:390) (458:458:458))
        (PORT d[6] (416:416:416) (491:491:491))
        (PORT d[7] (410:410:410) (482:482:482))
        (PORT d[8] (396:396:396) (467:467:467))
        (PORT clk (953:953:953) (988:988:988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (953:953:953) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (989:989:989))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (935:935:935) (969:969:969))
        (PORT aclr (941:941:941) (914:914:914))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
        (IOPATH (posedge aclr) q (184:184:184) (187:187:187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (475:475:475) (501:501:501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (476:476:476) (502:502:502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (476:476:476) (502:502:502))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (476:476:476) (502:502:502))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (649:649:649))
        (PORT datad (396:396:396) (485:485:485))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (741:741:741) (760:760:760))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (722:722:722))
        (PORT ena (653:653:653) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (190:190:190))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (PORT ena (642:642:642) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (PORT ena (642:642:642) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (PORT ena (642:642:642) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (PORT ena (642:642:642) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (PORT ena (642:642:642) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (114:114:114))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (PORT ena (642:642:642) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (PORT ena (642:642:642) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (457:457:457))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (741:741:741) (760:760:760))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (715:715:715))
        (PORT datab (550:550:550) (655:655:655))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (614:614:614))
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (282:282:282))
        (PORT datab (227:227:227) (281:281:281))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_clkproc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (652:652:652))
        (PORT datac (572:572:572) (693:693:693))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (830:830:830))
        (PORT datab (222:222:222) (283:283:283))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (PORT datab (541:541:541) (628:628:628))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (290:290:290))
        (PORT datab (645:645:645) (738:738:738))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (275:275:275))
        (PORT datab (732:732:732) (841:841:841))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[5\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (622:622:622))
        (PORT datab (230:230:230) (286:286:286))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (638:638:638))
        (PORT datab (217:217:217) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (650:650:650))
        (PORT datab (230:230:230) (286:286:286))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (761:761:761) (782:782:782))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (772:772:772) (742:742:742))
        (PORT ena (483:483:483) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[8\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (285:285:285))
        (PORT datad (343:343:343) (392:392:392))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_add_0_0_o\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT asdata (641:641:641) (707:707:707))
        (PORT ena (840:840:840) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2128:2128:2128) (2441:2441:2441))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (529:529:529) (634:634:634))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT asdata (377:377:377) (428:428:428))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (423:423:423))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (756:756:756) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2159:2159:2159) (2460:2460:2460))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (352:352:352) (430:430:430))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (395:395:395))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (904:904:904) (993:993:993))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2005:2005:2005) (2291:2291:2291))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT asdata (647:647:647) (722:722:722))
        (PORT ena (840:840:840) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2195:2195:2195) (2487:2487:2487))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT asdata (642:642:642) (721:721:721))
        (PORT ena (840:840:840) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2153:2153:2153) (2474:2474:2474))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (440:440:440))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (369:369:369) (417:417:417))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (449:449:449))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (748:748:748) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (621:621:621) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2141:2141:2141) (2437:2437:2437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (370:370:370) (422:422:422))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT asdata (477:477:477) (526:526:526))
        (PORT ena (773:773:773) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2126:2126:2126) (2426:2426:2426))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (571:571:571))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (542:542:542))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (840:840:840) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2143:2143:2143) (2474:2474:2474))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (748:748:748) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (621:621:621) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2126:2126:2126) (2464:2464:2464))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (160:160:160))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (753:753:753) (771:771:771))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (761:761:761) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (748:748:748) (767:767:767))
        (PORT asdata (530:530:530) (593:593:593))
        (PORT ena (621:621:621) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2129:2129:2129) (2461:2461:2461))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (748:748:748) (767:767:767))
        (PORT asdata (542:542:542) (614:614:614))
        (PORT ena (621:621:621) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2113:2113:2113) (2429:2429:2429))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (748:748:748) (767:767:767))
        (PORT asdata (536:536:536) (607:607:607))
        (PORT ena (621:621:621) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2122:2122:2122) (2399:2399:2399))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (231:231:231))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (755:755:755) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (904:904:904) (993:993:993))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2104:2104:2104) (2432:2432:2432))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (751:751:751) (769:769:769))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (904:904:904) (993:993:993))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT asdata (2250:2250:2250) (2596:2596:2596))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (760:760:760) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (314:314:314) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (425:425:425))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2034:2034:2034) (2318:2318:2318))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (412:412:412))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (431:431:431))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (498:498:498) (537:537:537))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT asdata (2230:2230:2230) (2546:2546:2546))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (779:779:779))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (769:769:769) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT asdata (361:361:361) (408:408:408))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (770:770:770))
        (PORT asdata (534:534:534) (598:598:598))
        (PORT ena (498:498:498) (537:537:537))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (2308:2308:2308))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (758:758:758) (780:780:780))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (770:770:770) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (451:451:451))
        (PORT d[1] (396:396:396) (469:469:469))
        (PORT d[2] (402:402:402) (480:480:480))
        (PORT d[3] (553:553:553) (635:635:635))
        (PORT d[4] (528:528:528) (620:620:620))
        (PORT d[5] (532:532:532) (618:618:618))
        (PORT d[6] (388:388:388) (453:453:453))
        (PORT d[7] (390:390:390) (459:459:459))
        (PORT d[8] (541:541:541) (641:641:641))
        (PORT d[9] (699:699:699) (807:807:807))
        (PORT d[10] (350:350:350) (409:409:409))
        (PORT d[11] (346:346:346) (405:405:405))
        (PORT d[12] (404:404:404) (476:476:476))
        (PORT d[13] (685:685:685) (794:794:794))
        (PORT d[14] (669:669:669) (761:761:761))
        (PORT d[15] (377:377:377) (443:443:443))
        (PORT d[16] (396:396:396) (460:460:460))
        (PORT d[17] (382:382:382) (443:443:443))
        (PORT clk (947:947:947) (981:981:981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (358:358:358) (412:412:412))
        (PORT d[1] (543:543:543) (632:632:632))
        (PORT d[2] (573:573:573) (669:669:669))
        (PORT d[3] (532:532:532) (624:624:624))
        (PORT d[4] (556:556:556) (648:648:648))
        (PORT d[5] (567:567:567) (666:666:666))
        (PORT d[6] (567:567:567) (665:665:665))
        (PORT d[7] (553:553:553) (647:647:647))
        (PORT d[8] (887:887:887) (1019:1019:1019))
        (PORT clk (945:945:945) (979:979:979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (566:566:566) (596:596:596))
        (PORT clk (945:945:945) (979:979:979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (947:947:947) (981:981:981))
        (PORT d[0] (850:850:850) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (948:948:948) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (1088:1088:1088))
        (PORT d[1] (775:775:775) (915:915:915))
        (PORT d[2] (665:665:665) (762:762:762))
        (PORT d[3] (676:676:676) (778:778:778))
        (PORT d[4] (693:693:693) (798:798:798))
        (PORT d[5] (954:954:954) (1092:1092:1092))
        (PORT d[6] (1278:1278:1278) (1455:1455:1455))
        (PORT d[7] (676:676:676) (776:776:776))
        (PORT d[8] (685:685:685) (788:788:788))
        (PORT clk (904:904:904) (940:940:940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (941:941:941))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (939:939:939))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (523:523:523) (611:611:611))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1001:1001:1001) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2110:2110:2110) (2397:2397:2397))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (535:535:535) (623:623:623))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1001:1001:1001) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2128:2128:2128) (2472:2472:2472))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT asdata (687:687:687) (766:766:766))
        (PORT ena (1001:1001:1001) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2071:2071:2071) (2357:2357:2357))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (773:773:773))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (763:763:763) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (749:749:749) (767:767:767))
        (PORT asdata (527:527:527) (603:603:603))
        (PORT clrn (757:757:757) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (747:747:747) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (756:756:756) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2171:2171:2171) (2483:2483:2483))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT asdata (541:541:541) (616:616:616))
        (PORT clrn (759:759:759) (731:731:731))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (759:759:759) (731:731:731))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|left_data\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2148:2148:2148) (2459:2459:2459))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (750:750:750) (769:769:769))
        (PORT asdata (532:532:532) (604:604:604))
        (PORT clrn (759:759:759) (731:731:731))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|left_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT ena (480:480:480) (507:507:507))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE i2s_inst\|receive_left_data\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i2s_inst\|receive_left_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (2061:2061:2061) (2361:2361:2361))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[4\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (754:754:754) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (575:575:575))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (747:747:747) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (756:756:756) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (747:747:747) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (756:756:756) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_xIn_0_15\|delay_signals\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (747:747:747) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (756:756:756) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (381:381:381) (445:445:445))
        (PORT d[1] (379:379:379) (452:452:452))
        (PORT d[2] (342:342:342) (401:401:401))
        (PORT d[3] (390:390:390) (453:453:453))
        (PORT d[4] (397:397:397) (461:461:461))
        (PORT d[5] (377:377:377) (442:442:442))
        (PORT clk (938:938:938) (970:970:970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (208:208:208) (244:244:244))
        (PORT d[1] (693:693:693) (800:800:800))
        (PORT d[2] (399:399:399) (468:468:468))
        (PORT d[3] (391:391:391) (463:463:463))
        (PORT d[4] (824:824:824) (944:944:944))
        (PORT d[5] (390:390:390) (461:461:461))
        (PORT d[6] (723:723:723) (840:840:840))
        (PORT d[7] (404:404:404) (480:480:480))
        (PORT d[8] (410:410:410) (482:482:482))
        (PORT clk (936:936:936) (968:968:968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (548:548:548) (574:574:574))
        (PORT clk (936:936:936) (968:968:968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (938:938:938) (970:970:970))
        (PORT d[0] (832:832:832) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (971:971:971))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (971:971:971))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (939:939:939) (971:971:971))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (920:920:920))
        (PORT d[1] (761:761:761) (896:896:896))
        (PORT d[2] (1128:1128:1128) (1280:1280:1280))
        (PORT d[3] (923:923:923) (1049:1049:1049))
        (PORT d[4] (961:961:961) (1089:1089:1089))
        (PORT d[5] (815:815:815) (939:939:939))
        (PORT d[6] (836:836:836) (962:962:962))
        (PORT d[7] (839:839:839) (958:958:958))
        (PORT d[8] (804:804:804) (913:913:913))
        (PORT clk (895:895:895) (929:929:929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_wi0_r0_memr0_dmem\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (928:928:928))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im4_component\|auto_generated\|mac_mult1.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (110:110:110) (112:112:112))
        (PORT data[1] (110:110:110) (112:112:112))
        (PORT data[2] (778:778:778) (863:863:863))
        (PORT data[3] (773:773:773) (847:847:847))
        (PORT data[4] (774:774:774) (851:851:851))
        (PORT data[5] (770:770:770) (853:853:853))
        (PORT data[6] (778:778:778) (853:853:853))
        (PORT data[7] (773:773:773) (859:859:859))
        (PORT data[8] (812:812:812) (899:899:899))
        (PORT data[9] (621:621:621) (677:677:677))
        (PORT data[10] (939:939:939) (1061:1061:1061))
        (PORT data[11] (725:725:725) (789:789:789))
        (PORT data[12] (627:627:627) (696:696:696))
        (PORT data[13] (721:721:721) (798:798:798))
        (PORT data[14] (631:631:631) (698:698:698))
        (PORT data[15] (639:639:639) (713:713:713))
        (PORT data[16] (734:734:734) (807:807:807))
        (PORT data[17] (711:711:711) (775:775:775))
        (PORT clk (704:704:704) (739:739:739))
        (PORT aclr (796:796:796) (787:787:787))
        (IOPATH (posedge aclr) dataout (110:110:110) (110:110:110))
        (IOPATH (posedge clk) dataout (146:146:146) (146:146:146))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (108:108:108))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im4_component\|auto_generated\|mac_mult1.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (110:110:110) (112:112:112))
        (PORT data[1] (110:110:110) (112:112:112))
        (PORT data[2] (110:110:110) (112:112:112))
        (PORT data[3] (110:110:110) (112:112:112))
        (PORT data[4] (110:110:110) (112:112:112))
        (PORT data[5] (110:110:110) (112:112:112))
        (PORT data[6] (110:110:110) (112:112:112))
        (PORT data[7] (110:110:110) (112:112:112))
        (PORT data[8] (110:110:110) (112:112:112))
        (PORT data[9] (110:110:110) (112:112:112))
        (PORT data[10] (110:110:110) (112:112:112))
        (PORT data[11] (821:821:821) (909:909:909))
        (PORT data[12] (577:577:577) (641:641:641))
        (PORT data[13] (589:589:589) (652:652:652))
        (PORT data[14] (571:571:571) (632:632:632))
        (PORT data[15] (592:592:592) (658:658:658))
        (PORT data[16] (575:575:575) (625:625:625))
        (PORT data[17] (560:560:560) (614:614:614))
        (PORT clk (704:704:704) (739:739:739))
        (PORT aclr (796:796:796) (787:787:787))
        (IOPATH (posedge aclr) dataout (110:110:110) (110:110:110))
        (IOPATH (posedge clk) dataout (146:146:146) (146:146:146))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (108:108:108))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im4_component\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1606:1606:1606) (1606:1606:1606))
        (IOPATH datab dataout (1562:1562:1562) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im4_component\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (PORT clk (704:704:704) (739:739:739))
        (PORT aclr (796:796:796) (787:787:787))
        (PORT dataa[13] (23:23:23) (23:23:23))
        (PORT dataa[14] (23:23:23) (23:23:23))
        (PORT dataa[15] (23:23:23) (23:23:23))
        (PORT dataa[16] (23:23:23) (23:23:23))
        (PORT dataa[17] (23:23:23) (23:23:23))
        (PORT dataa[18] (23:23:23) (23:23:23))
        (PORT dataa[19] (23:23:23) (23:23:23))
        (PORT dataa[20] (23:23:23) (23:23:23))
        (PORT dataa[21] (23:23:23) (23:23:23))
        (PORT dataa[22] (23:23:23) (23:23:23))
        (PORT dataa[23] (23:23:23) (23:23:23))
        (PORT dataa[24] (23:23:23) (23:23:23))
        (PORT dataa[25] (23:23:23) (23:23:23))
        (PORT dataa[26] (23:23:23) (23:23:23))
        (PORT dataa[27] (23:23:23) (23:23:23))
        (PORT dataa[28] (23:23:23) (23:23:23))
        (PORT dataa[29] (23:23:23) (23:23:23))
        (PORT dataa[30] (23:23:23) (23:23:23))
        (PORT dataa[31] (23:23:23) (23:23:23))
        (PORT dataa[32] (23:23:23) (23:23:23))
        (PORT dataa[33] (23:23:23) (23:23:23))
        (PORT dataa[34] (23:23:23) (23:23:23))
        (PORT dataa[35] (23:23:23) (23:23:23))
        (PORT dataa[0] (23:23:23) (23:23:23))
        (PORT dataa[1] (23:23:23) (23:23:23))
        (PORT dataa[2] (23:23:23) (23:23:23))
        (PORT dataa[3] (23:23:23) (23:23:23))
        (PORT dataa[4] (23:23:23) (23:23:23))
        (PORT dataa[5] (23:23:23) (23:23:23))
        (PORT dataa[6] (23:23:23) (23:23:23))
        (PORT dataa[7] (23:23:23) (23:23:23))
        (PORT dataa[8] (23:23:23) (23:23:23))
        (PORT dataa[9] (23:23:23) (23:23:23))
        (PORT dataa[10] (23:23:23) (23:23:23))
        (PORT dataa[11] (23:23:23) (23:23:23))
        (PORT dataa[12] (23:23:23) (23:23:23))
        (IOPATH (posedge clk) dataout (238:238:238) (242:242:242))
        (IOPATH (posedge aclr) dataout (202:202:202) (206:206:206))
      )
    )
    (TIMINGCHECK
      (SETUP dataa (posedge clk) (108:108:108))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im0_component\|auto_generated\|mac_mult1.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (574:574:574) (636:636:636))
        (PORT data[1] (582:582:582) (639:639:639))
        (PORT data[2] (570:570:570) (626:626:626))
        (PORT data[3] (581:581:581) (644:644:644))
        (PORT data[4] (579:579:579) (642:642:642))
        (PORT data[5] (573:573:573) (634:634:634))
        (PORT data[6] (586:586:586) (649:649:649))
        (PORT data[7] (569:569:569) (627:627:627))
        (PORT data[8] (513:513:513) (557:557:557))
        (PORT data[9] (527:527:527) (571:571:571))
        (PORT data[10] (535:535:535) (581:581:581))
        (PORT data[11] (514:514:514) (553:553:553))
        (PORT data[12] (519:519:519) (561:561:561))
        (PORT data[13] (528:528:528) (569:569:569))
        (PORT data[14] (525:525:525) (573:573:573))
        (PORT data[15] (522:522:522) (572:572:572))
        (PORT data[16] (557:557:557) (612:612:612))
        (PORT data[17] (110:110:110) (112:112:112))
        (PORT clk (712:712:712) (750:750:750))
        (PORT aclr (807:807:807) (795:795:795))
        (IOPATH (posedge aclr) dataout (110:110:110) (110:110:110))
        (IOPATH (posedge clk) dataout (146:146:146) (146:146:146))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (108:108:108))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im0_component\|auto_generated\|mac_mult1.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (110:110:110) (112:112:112))
        (PORT data[1] (110:110:110) (112:112:112))
        (PORT data[2] (632:632:632) (687:687:687))
        (PORT data[3] (930:930:930) (1029:1029:1029))
        (PORT data[4] (669:669:669) (743:743:743))
        (PORT data[5] (629:629:629) (694:694:694))
        (PORT data[6] (942:942:942) (1046:1046:1046))
        (PORT data[7] (621:621:621) (684:684:684))
        (PORT data[8] (665:665:665) (737:737:737))
        (PORT data[9] (898:898:898) (981:981:981))
        (PORT data[10] (454:454:454) (490:490:490))
        (PORT data[11] (466:466:466) (510:510:510))
        (PORT data[12] (469:469:469) (517:517:517))
        (PORT data[13] (481:481:481) (528:528:528))
        (PORT data[14] (870:870:870) (957:957:957))
        (PORT data[15] (454:454:454) (496:496:496))
        (PORT data[16] (486:486:486) (530:530:530))
        (PORT data[17] (568:568:568) (624:624:624))
        (PORT clk (712:712:712) (750:750:750))
        (PORT aclr (807:807:807) (795:795:795))
        (IOPATH (posedge aclr) dataout (110:110:110) (110:110:110))
        (IOPATH (posedge clk) dataout (146:146:146) (146:146:146))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (108:108:108))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im0_component\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (1606:1606:1606) (1606:1606:1606))
        (IOPATH datab dataout (1562:1562:1562) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_im0_component\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (PORT clk (712:712:712) (750:750:750))
        (PORT aclr (807:807:807) (795:795:795))
        (PORT dataa[2] (23:23:23) (23:23:23))
        (PORT dataa[3] (23:23:23) (23:23:23))
        (PORT dataa[4] (23:23:23) (23:23:23))
        (PORT dataa[5] (23:23:23) (23:23:23))
        (PORT dataa[6] (23:23:23) (23:23:23))
        (PORT dataa[7] (23:23:23) (23:23:23))
        (PORT dataa[8] (23:23:23) (23:23:23))
        (PORT dataa[9] (23:23:23) (23:23:23))
        (PORT dataa[10] (23:23:23) (23:23:23))
        (PORT dataa[11] (23:23:23) (23:23:23))
        (PORT dataa[12] (23:23:23) (23:23:23))
        (PORT dataa[13] (23:23:23) (23:23:23))
        (PORT dataa[14] (23:23:23) (23:23:23))
        (PORT dataa[15] (23:23:23) (23:23:23))
        (PORT dataa[16] (23:23:23) (23:23:23))
        (PORT dataa[17] (23:23:23) (23:23:23))
        (PORT dataa[18] (23:23:23) (23:23:23))
        (PORT dataa[19] (23:23:23) (23:23:23))
        (PORT dataa[20] (23:23:23) (23:23:23))
        (PORT dataa[21] (23:23:23) (23:23:23))
        (PORT dataa[22] (23:23:23) (23:23:23))
        (PORT dataa[23] (23:23:23) (23:23:23))
        (PORT dataa[24] (23:23:23) (23:23:23))
        (PORT dataa[25] (23:23:23) (23:23:23))
        (PORT dataa[26] (23:23:23) (23:23:23))
        (PORT dataa[27] (23:23:23) (23:23:23))
        (PORT dataa[28] (23:23:23) (23:23:23))
        (PORT dataa[29] (23:23:23) (23:23:23))
        (PORT dataa[30] (23:23:23) (23:23:23))
        (PORT dataa[31] (23:23:23) (23:23:23))
        (PORT dataa[32] (23:23:23) (23:23:23))
        (PORT dataa[33] (23:23:23) (23:23:23))
        (PORT dataa[34] (23:23:23) (23:23:23))
        (PORT dataa[35] (23:23:23) (23:23:23))
        (PORT dataa[0] (23:23:23) (23:23:23))
        (PORT dataa[1] (23:23:23) (23:23:23))
        (IOPATH (posedge clk) dataout (238:238:238) (242:242:242))
        (IOPATH (posedge aclr) dataout (202:202:202) (206:206:206))
      )
    )
    (TIMINGCHECK
      (SETUP dataa (posedge clk) (108:108:108))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[17\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (370:370:370))
        (PORT datab (150:150:150) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[18\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (544:544:544))
        (PORT datab (258:258:258) (298:298:298))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[19\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (379:379:379))
        (PORT datab (150:150:150) (186:186:186))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[20\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (313:313:313))
        (PORT datab (302:302:302) (362:362:362))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[21\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (360:360:360))
        (PORT datab (151:151:151) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[22\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (645:645:645))
        (PORT datab (164:164:164) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[23\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (651:651:651))
        (PORT datab (261:261:261) (305:305:305))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[24\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (497:497:497))
        (PORT datab (164:164:164) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[25\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (206:206:206))
        (PORT datab (524:524:524) (599:599:599))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[26\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (488:488:488))
        (PORT datab (163:163:163) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[27\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (210:210:210))
        (PORT datab (438:438:438) (511:511:511))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[28\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (206:206:206))
        (PORT datab (452:452:452) (527:527:527))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[29\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (359:359:359))
        (PORT datab (449:449:449) (525:525:525))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[30\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (480:480:480))
        (PORT datab (428:428:428) (500:500:500))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[31\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (694:694:694))
        (PORT datab (652:652:652) (738:738:738))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[32\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (493:493:493))
        (PORT datab (304:304:304) (361:361:361))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[33\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (488:488:488))
        (PORT datab (626:626:626) (729:729:729))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[34\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (508:508:508))
        (PORT datab (626:626:626) (729:729:729))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[35\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (480:480:480))
        (PORT datab (625:625:625) (729:729:729))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[36\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (494:494:494))
        (PORT datab (625:625:625) (728:728:728))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[37\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (685:685:685))
        (PORT datab (624:624:624) (727:727:727))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[38\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (475:475:475))
        (PORT datab (624:624:624) (727:727:727))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[39\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (673:673:673))
        (PORT datab (623:623:623) (727:727:727))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (764:764:764))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (754:754:754) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (747:747:747) (767:767:767))
        (PORT asdata (741:741:741) (816:816:816))
        (PORT clrn (757:757:757) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (564:564:564) (640:640:640))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (747:747:747) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (757:757:757) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (563:563:563) (639:639:639))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (526:526:526) (595:595:595))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT asdata (576:576:576) (633:633:633))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (357:357:357))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (366:366:366))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT asdata (717:717:717) (786:786:786))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT asdata (585:585:585) (644:644:644))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT asdata (589:589:589) (651:651:651))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT asdata (613:613:613) (680:680:680))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT asdata (862:862:862) (952:952:952))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (559:559:559) (646:646:646))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (508:508:508))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT asdata (718:718:718) (795:795:795))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (487:487:487))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (745:745:745) (765:765:765))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[0\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (377:377:377))
        (PORT datab (202:202:202) (258:258:258))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (303:303:303))
        (PORT datab (214:214:214) (270:270:270))
        (PORT datac (201:201:201) (257:257:257))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datac (357:357:357) (428:428:428))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (174:174:174) (209:209:209))
        (PORT datac (159:159:159) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_17\|delay_signals\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_17\|delay_signals\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_17\|delay_signals\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (592:592:592))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_17\|delay_signals\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_17\|delay_signals\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (773:773:773) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_17\|delay_signals\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_17\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_eq)
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (PORT ena (475:475:475) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (213:213:213))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (756:756:756) (776:776:776))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (766:766:766) (737:737:737))
        (PORT ena (638:638:638) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (451:451:451))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (764:764:764) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (745:745:745))
        (PORT ena (497:497:497) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (764:764:764) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (745:745:745))
        (PORT ena (497:497:497) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (764:764:764) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (745:745:745))
        (PORT ena (497:497:497) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (764:764:764) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (745:745:745))
        (PORT ena (497:497:497) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (764:764:764) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (745:745:745))
        (PORT ena (497:497:497) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (764:764:764) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (745:745:745))
        (PORT ena (497:497:497) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (764:764:764) (784:784:784))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (774:774:774) (745:745:745))
        (PORT ena (497:497:497) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (288:288:288))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_c\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (PORT ena (475:475:475) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (277:277:277))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_c\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (PORT ena (475:475:475) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add4\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (222:222:222) (278:278:278))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_c\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (303:303:303))
        (PORT datab (231:231:231) (288:288:288))
        (PORT datac (201:201:201) (258:258:258))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_c\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (168:168:168) (199:199:199))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_aseq_clkproc\:u0_m0_wo0_aseq_c\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (PORT ena (475:475:475) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_18\|delay_signals\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|d_u0_m0_wo0_compute_q_18\|delay_signals\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (366:366:366) (414:414:414))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[1\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (PORT datab (129:129:129) (176:176:176))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (435:435:435))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (281:281:281))
        (PORT datab (308:308:308) (370:370:370))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (434:434:434))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[3\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (259:259:259))
        (PORT datab (203:203:203) (258:258:258))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (367:367:367) (414:414:414))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (317:317:317) (379:379:379))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (481:481:481) (535:535:535))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (179:179:179))
        (PORT datab (294:294:294) (353:353:353))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (458:458:458) (509:509:509))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[6\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (388:388:388))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (541:541:541))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[7\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (362:362:362))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (462:462:462) (515:515:515))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[8\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (365:365:365))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (465:465:465) (517:517:517))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[9\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (610:610:610))
        (PORT datab (129:129:129) (176:176:176))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (676:676:676) (763:763:763))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[10\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (329:329:329) (396:396:396))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (490:490:490) (553:553:553))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (375:375:375))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (475:475:475) (528:528:528))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[12\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (318:318:318) (385:385:385))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (542:542:542))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[13\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (497:497:497))
        (PORT datab (128:128:128) (176:176:176))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (576:576:576) (650:650:650))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[14\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (282:282:282))
        (PORT datab (202:202:202) (259:259:259))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (436:436:436))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1180:1180:1180) (1345:1345:1345))
        (PORT ena (1181:1181:1181) (1318:1318:1318))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (549:549:549))
        (PORT datab (128:128:128) (176:176:176))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (702:702:702))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[16\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (479:479:479))
        (PORT datab (128:128:128) (176:176:176))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (548:548:548) (632:632:632))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[17\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (626:626:626))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (686:686:686) (780:780:780))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[18\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (471:471:471) (555:555:555))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (711:711:711))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[19\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (259:259:259))
        (PORT datab (474:474:474) (568:568:568))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (637:637:637) (723:723:723))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[20\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (627:627:627) (733:733:733))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (725:725:725))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[21\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (498:498:498) (593:593:593))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (659:659:659) (750:750:750))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[22\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (452:452:452))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (605:605:605))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[23\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (733:733:733))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (787:787:787) (885:885:885))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[24\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (490:490:490))
        (PORT datab (642:642:642) (762:762:762))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (803:803:803) (920:920:920))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[25\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (628:628:628))
        (PORT datab (130:130:130) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (690:690:690) (780:780:780))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[26\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (180:180:180))
        (PORT datab (636:636:636) (748:748:748))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (798:798:798) (905:905:905))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[27\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (626:626:626))
        (PORT datab (130:130:130) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (688:688:688) (778:778:778))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[28\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (472:472:472) (559:559:559))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (714:714:714))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[29\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (839:839:839))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (886:886:886) (993:993:993))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[30\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (180:180:180))
        (PORT datab (495:495:495) (586:586:586))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (766:766:766))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (656:656:656) (743:743:743))
        (PORT clrn (756:756:756) (727:727:727))
        (PORT sload (1183:1183:1183) (1341:1341:1341))
        (PORT ena (1061:1061:1061) (1188:1188:1188))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[31\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (768:768:768))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (807:807:807) (922:922:922))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[32\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (647:647:647))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (699:699:699) (800:800:800))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[33\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (260:260:260))
        (PORT datab (463:463:463) (547:547:547))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (627:627:627) (701:701:701))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[34\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (659:659:659) (760:760:760))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (823:823:823) (915:915:915))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[35\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (891:891:891))
        (PORT datab (130:130:130) (178:178:178))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (922:922:922) (1044:1044:1044))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[36\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (619:619:619) (732:732:732))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (782:782:782) (887:887:887))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[37\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (462:462:462))
        (PORT datab (309:309:309) (379:379:379))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (614:614:614))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[38\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (258:258:258))
        (PORT datab (513:513:513) (610:610:610))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (674:674:674) (766:766:766))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[39\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (457:457:457))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (609:609:609))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dac_dat_a\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (160:160:160))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (120:120:120) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (460:460:460))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (368:368:368) (434:434:434))
        (PORT datad (363:363:363) (427:427:427))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (94:94:94) (116:116:116))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_eq)
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (670:670:670) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (208:208:208))
        (PORT datad (366:366:366) (445:445:445))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (757:757:757) (777:777:777))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (767:767:767) (738:738:738))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (456:456:456))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_c\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (385:385:385))
        (PORT datad (362:362:362) (439:439:439))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (PORT ena (475:475:475) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (457:457:457))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_c\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (343:343:343) (403:403:403))
        (PORT datad (362:362:362) (440:440:440))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (PORT ena (475:475:475) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|Add17\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (457:457:457))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_c\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (221:221:221) (276:276:276))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (367:367:367) (445:445:445))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_c\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (383:383:383))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (361:361:361) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_clkproc\:u0_m0_wo0_oseq_c\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (PORT ena (475:475:475) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_gated_q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (136:136:136) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_oseq_gated_reg_q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (773:773:773) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (763:763:763) (783:783:783))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (773:773:773) (744:744:744))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[40\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (521:521:521))
        (PORT datad (608:608:608) (702:702:702))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_mtree_mult1_0_result_add_0_0_o\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (742:742:742) (761:761:761))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (751:751:751) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[40\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (271:271:271))
        (PORT datab (596:596:596) (719:719:719))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (755:755:755) (869:869:869))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dac_dat_a\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[41\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (375:375:375))
        (PORT datab (597:597:597) (722:722:722))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (756:756:756) (871:871:871))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (435:435:435))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dac_dat_a\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[42\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (599:599:599) (724:724:724))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (758:758:758) (873:873:873))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT asdata (539:539:539) (603:603:603))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dac_dat_a\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[43\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (600:600:600) (725:725:725))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (759:759:759) (874:874:874))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT asdata (537:537:537) (606:606:606))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dac_dat_a\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[44\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (601:601:601) (726:726:726))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (760:760:760) (875:875:875))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dac_dat_a\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[45\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datab (601:601:601) (727:727:727))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (760:760:760) (876:876:876))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT asdata (560:560:560) (638:638:638))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dac_dat_a\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[46\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (602:602:602) (728:728:728))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|real_passthrough\:hpfircore_core\|u0_m0_wo0_accum_o\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (746:746:746) (767:767:767))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (761:761:761) (876:876:876))
        (PORT clrn (757:757:757) (727:727:727))
        (PORT sload (1036:1036:1036) (1182:1182:1182))
        (PORT ena (1037:1037:1037) (1159:1159:1159))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FirIP_inst\|fir_inst\|fir_inst\|fir_0002_ast_inst\|source\|data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT asdata (540:540:540) (605:605:605))
        (PORT clrn (762:762:762) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dac_dat_a\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (752:752:752) (772:772:772))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (762:762:762) (733:733:733))
        (PORT ena (835:835:835) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
)
