// Seed: 489951910
module module_0;
  timeprecision 1ps;
  assign module_2.type_2 = 0;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wor id_2,
    input wire id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7
);
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0
    , id_17,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    input wand id_6,
    output supply1 id_7,
    output wor id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    output wire id_12,
    output tri0 id_13,
    output supply1 id_14
    , id_18,
    input tri id_15
);
  wire id_19;
  assign id_5 = 1;
  wire id_20;
  module_0 modCall_1 ();
  wire id_21;
  wire id_22;
  always @(posedge 1 or posedge 1) id_8 = id_9;
  assign id_0 = id_17++;
  assign id_7 = 1;
  wire id_23, id_24, id_25, id_26;
  uwire id_27;
  assign id_27 = id_4;
endmodule
