#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 11 08:37:50 2019
# Process ID: 8560
# Current directory: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1
# Command line: vivado.exe -log top_level_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_wrapper.tcl
# Log file: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/top_level_wrapper.vds
# Journal file: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 414.371 ; gain = 20.961
Command: synth_design -top top_level_wrapper -part xczu29dr-ffvf1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 6 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9000 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.703 ; gain = 178.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_wrapper' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:921]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_gpio_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_gpio_0_0' (1#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'top_level_axi_gpio_0_0' has 23 connections declared, but only 22 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1170]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_uartlite_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_uartlite_0_0' (2#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'top_level_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1193]
INFO: [Synth 8-6157] synthesizing module 'top_level_axis_data_fifo_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axis_data_fifo_0_0' (3#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axis_data_fifo_1_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axis_data_fifo_1_0' (4#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_clk_wiz_1_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_level_clk_wiz_1_0' (5#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_level_count_buffer_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_count_buffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_count_buffer_0_0' (6#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_count_buffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_gpio_buffer_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_gpio_buffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_gpio_buffer_0_0' (7#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_gpio_buffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_gpio_trigger_breakin_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_gpio_trigger_breakin_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_gpio_trigger_breakin_0_0' (8#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_gpio_trigger_breakin_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_locking_sr_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_locking_sr_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_locking_sr_0_0' (9#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_locking_sr_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_mdm_1_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_mdm_1_0' (10#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'top_level_mdm_1_0' has 30 connections declared, but only 29 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1273]
INFO: [Synth 8-6157] synthesizing module 'top_level_microblaze_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_microblaze_0_0' (11#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'top_level_microblaze_0_0' has 84 connections declared, but only 75 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1305]
INFO: [Synth 8-6157] synthesizing module 'top_level_microblaze_0_axi_periph_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1644]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_RMQ2WX' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_RMQ2WX' (12#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1E2MCK9' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1E2MCK9' (13#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_6F20FK' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_6F20FK' (14#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1HHG8VC' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1HHG8VC' (15#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:408]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XULX5P' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:774]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XULX5P' (16#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:774]
INFO: [Synth 8-6157] synthesizing module 'top_level_xbar_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_xbar_0' (17#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'top_level_xbar_0' has 40 connections declared, but only 38 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:2309]
INFO: [Synth 8-6155] done synthesizing module 'top_level_microblaze_0_axi_periph_0' (18#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1644]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_598ZMX' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:540]
INFO: [Synth 8-6157] synthesizing module 'top_level_dlmb_bram_if_cntlr_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_dlmb_bram_if_cntlr_0' (19#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_dlmb_v10_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_dlmb_v10_0' (20#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'top_level_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:686]
INFO: [Synth 8-6157] synthesizing module 'top_level_ilmb_bram_if_cntlr_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_ilmb_bram_if_cntlr_0' (21#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_ilmb_v10_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_ilmb_v10_0' (22#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'top_level_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:732]
INFO: [Synth 8-6157] synthesizing module 'top_level_lmb_bram_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_lmb_bram_0' (23#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'top_level_lmb_bram_0' has 16 connections declared, but only 14 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:757]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_598ZMX' (24#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:540]
INFO: [Synth 8-6157] synthesizing module 'top_level_proc_sys_reset_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_proc_sys_reset_0_0' (25#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'top_level_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1503]
INFO: [Synth 8-6157] synthesizing module 'top_level_rfsoc_data_pipeline_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rfsoc_data_pipeline_0_0' (26#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_rfsoc_data_pipeline_1_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rfsoc_data_pipeline_1_0' (27#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_rfsoc_data_pipeline_2_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rfsoc_data_pipeline_2_0' (28#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_rfsoc_data_pipeline_3_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rfsoc_data_pipeline_3_0' (29#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rfsoc_data_pipeline_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_rst_clk_wiz_1_100M_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rst_clk_wiz_1_100M_0' (30#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'top_level_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1574]
INFO: [Synth 8-6157] synthesizing module 'top_level_trigger_buffer_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_trigger_buffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_trigger_buffer_0_0' (31#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_trigger_buffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_usp_rf_data_converter_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_usp_rf_data_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_usp_rf_data_converter_0_0' (32#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_usp_rf_data_converter_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'top_level_usp_rf_data_converter_0_0' has 47 connections declared, but only 46 given [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:1592]
INFO: [Synth 8-6157] synthesizing module 'top_level_util_vector_logic_0_0' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_util_vector_logic_0_0' (33#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/.Xil/Vivado-8560-DESKTOP-6ILET8A/realtime/top_level_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (34#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/synth/top_level.v:921]
INFO: [Synth 8-6155] done synthesizing module 'top_level_wrapper' (35#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1XULX5P has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1XULX5P has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1XULX5P has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1XULX5P has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1HHG8VC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1HHG8VC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1HHG8VC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1HHG8VC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_6F20FK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_6F20FK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_6F20FK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_6F20FK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1E2MCK9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1E2MCK9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1E2MCK9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1E2MCK9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_RMQ2WX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_RMQ2WX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_RMQ2WX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_RMQ2WX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1578.867 ; gain = 245.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1584.801 ; gain = 251.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1584.801 ; gain = 251.445
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_microblaze_0_0/top_level_microblaze_0_0/top_level_microblaze_0_0_in_context.xdc] for cell 'top_level_i/microblaze_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_microblaze_0_0/top_level_microblaze_0_0/top_level_microblaze_0_0_in_context.xdc] for cell 'top_level_i/microblaze_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_dlmb_v10_0/top_level_dlmb_v10_0/top_level_dlmb_v10_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_dlmb_v10_0/top_level_dlmb_v10_0/top_level_dlmb_v10_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_ilmb_v10_0/top_level_ilmb_v10_0/top_level_dlmb_v10_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_ilmb_v10_0/top_level_ilmb_v10_0/top_level_dlmb_v10_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_dlmb_bram_if_cntlr_0/top_level_dlmb_bram_if_cntlr_0/top_level_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_dlmb_bram_if_cntlr_0/top_level_dlmb_bram_if_cntlr_0/top_level_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_ilmb_bram_if_cntlr_0/top_level_ilmb_bram_if_cntlr_0/top_level_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_ilmb_bram_if_cntlr_0/top_level_ilmb_bram_if_cntlr_0/top_level_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_lmb_bram_0/top_level_lmb_bram_0/top_level_lmb_bram_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_lmb_bram_0/top_level_lmb_bram_0/top_level_lmb_bram_0_in_context.xdc] for cell 'top_level_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0/top_level_xbar_0_in_context.xdc] for cell 'top_level_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0/top_level_xbar_0_in_context.xdc] for cell 'top_level_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_mdm_1_0/top_level_mdm_1_0/top_level_mdm_1_0_in_context.xdc] for cell 'top_level_i/mdm_1'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_mdm_1_0/top_level_mdm_1_0/top_level_mdm_1_0_in_context.xdc] for cell 'top_level_i/mdm_1'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0_in_context.xdc] for cell 'top_level_i/clk_wiz_1'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0_in_context.xdc] for cell 'top_level_i/clk_wiz_1'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rst_clk_wiz_1_100M_0/top_level_rst_clk_wiz_1_100M_0/top_level_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_level_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rst_clk_wiz_1_100M_0/top_level_rst_clk_wiz_1_100M_0/top_level_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_level_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0_in_context.xdc] for cell 'top_level_i/util_vector_logic_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0_in_context.xdc] for cell 'top_level_i/util_vector_logic_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0_in_context.xdc] for cell 'top_level_i/axi_uartlite_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0_in_context.xdc] for cell 'top_level_i/axi_uartlite_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0_in_context.xdc] for cell 'top_level_i/axi_gpio_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0/top_level_axi_gpio_0_0_in_context.xdc] for cell 'top_level_i/axi_gpio_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc] for cell 'top_level_i/usp_rf_data_converter_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc] for cell 'top_level_i/usp_rf_data_converter_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_0_0/top_level_rfsoc_data_pipeline_0_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_0_0/top_level_rfsoc_data_pipeline_0_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_1_0/top_level_rfsoc_data_pipeline_1_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_1'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_1_0/top_level_rfsoc_data_pipeline_1_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_1'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0_in_context.xdc] for cell 'top_level_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0_in_context.xdc] for cell 'top_level_i/proc_sys_reset_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_count_buffer_0_0/top_level_count_buffer_0_0/top_level_count_buffer_0_0_in_context.xdc] for cell 'top_level_i/count_buffer_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_count_buffer_0_0/top_level_count_buffer_0_0/top_level_count_buffer_0_0_in_context.xdc] for cell 'top_level_i/count_buffer_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0_in_context.xdc] for cell 'top_level_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0/top_level_axis_data_fifo_0_0_in_context.xdc] for cell 'top_level_i/axis_data_fifo_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_gpio_trigger_breakin_0_0/top_level_gpio_trigger_breakin_0_0/top_level_gpio_trigger_breakin_0_0_in_context.xdc] for cell 'top_level_i/gpio_trigger_breakin_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_gpio_trigger_breakin_0_0/top_level_gpio_trigger_breakin_0_0/top_level_gpio_trigger_breakin_0_0_in_context.xdc] for cell 'top_level_i/gpio_trigger_breakin_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_trigger_buffer_0_0/top_level_trigger_buffer_0_0/top_level_trigger_buffer_0_0_in_context.xdc] for cell 'top_level_i/trigger_buffer_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_trigger_buffer_0_0/top_level_trigger_buffer_0_0/top_level_trigger_buffer_0_0_in_context.xdc] for cell 'top_level_i/trigger_buffer_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_2_0/top_level_rfsoc_data_pipeline_2_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_2'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_2_0/top_level_rfsoc_data_pipeline_2_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_2'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_3_0/top_level_rfsoc_data_pipeline_3_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_3'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_rfsoc_data_pipeline_3_0/top_level_rfsoc_data_pipeline_3_0/top_level_rfsoc_data_pipeline_2_0_in_context.xdc] for cell 'top_level_i/rfsoc_data_pipeline_3'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0_in_context.xdc] for cell 'top_level_i/gpio_buffer_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0/top_level_gpio_buffer_0_0_in_context.xdc] for cell 'top_level_i/gpio_buffer_0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_0/top_level_axis_data_fifo_1_0/rfsoc_data_pipeline_axis_data_fifo_1_1_in_context.xdc] for cell 'top_level_i/axis_data_fifo_1'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_1_0/top_level_axis_data_fifo_1_0/rfsoc_data_pipeline_axis_data_fifo_1_1_in_context.xdc] for cell 'top_level_i/axis_data_fifo_1'
Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_locking_sr_0_0/top_level_locking_sr_0_0/top_level_locking_sr_0_0_in_context.xdc] for cell 'top_level_i/locking_sr_0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_locking_sr_0_0/top_level_locking_sr_0_0/top_level_locking_sr_0_0_in_context.xdc] for cell 'top_level_i/locking_sr_0'
Parsing XDC File [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/constrs_1/new/elab_design.xdc]
Finished Parsing XDC File [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/constrs_1/new/elab_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/constrs_1/new/elab_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1691.887 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_level_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.309 ; gain = 365.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.309 ; gain = 365.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0/top_level_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_v_n. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_v_p. (constraint file  c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0/top_level_usp_rf_data_converter_0_0_in_context.xdc, line 25).
Applied set_property DONT_TOUCH = true for top_level_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/usp_rf_data_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/rfsoc_data_pipeline_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/rfsoc_data_pipeline_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/count_buffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/gpio_trigger_breakin_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/trigger_buffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/rfsoc_data_pipeline_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/rfsoc_data_pipeline_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/gpio_buffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/locking_sr_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.309 ; gain = 365.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.309 ; gain = 365.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design top_level_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1699.309 ; gain = 365.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'top_level_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'top_level_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/mdm_1/Dbg_Clk_0' to pin 'top_level_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/mdm_1/Dbg_Update_0' to pin 'top_level_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/clk_wiz_1/clk_out1' to pin 'top_level_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/usp_rf_data_converter_0/clk_dac0' to pin 'top_level_i/usp_rf_data_converter_0/bbstub_clk_dac0/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.137 ; gain = 773.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.438 ; gain = 774.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2118.242 ; gain = 784.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |top_level_xbar_0                    |         1|
|2     |top_level_axi_gpio_0_0              |         1|
|3     |top_level_axi_uartlite_0_0          |         1|
|4     |top_level_axis_data_fifo_0_0        |         1|
|5     |top_level_axis_data_fifo_1_0        |         1|
|6     |top_level_clk_wiz_1_0               |         1|
|7     |top_level_count_buffer_0_0          |         1|
|8     |top_level_gpio_buffer_0_0           |         1|
|9     |top_level_gpio_trigger_breakin_0_0  |         1|
|10    |top_level_locking_sr_0_0            |         1|
|11    |top_level_mdm_1_0                   |         1|
|12    |top_level_microblaze_0_0            |         1|
|13    |top_level_proc_sys_reset_0_0        |         1|
|14    |top_level_rfsoc_data_pipeline_0_0   |         1|
|15    |top_level_rfsoc_data_pipeline_1_0   |         1|
|16    |top_level_rfsoc_data_pipeline_2_0   |         1|
|17    |top_level_rfsoc_data_pipeline_3_0   |         1|
|18    |top_level_rst_clk_wiz_1_100M_0      |         1|
|19    |top_level_trigger_buffer_0_0        |         1|
|20    |top_level_usp_rf_data_converter_0_0 |         1|
|21    |top_level_util_vector_logic_0_0     |         1|
|22    |top_level_dlmb_bram_if_cntlr_0      |         1|
|23    |top_level_dlmb_v10_0                |         1|
|24    |top_level_ilmb_bram_if_cntlr_0      |         1|
|25    |top_level_ilmb_v10_0                |         1|
|26    |top_level_lmb_bram_0                |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |top_level_axi_gpio_0_0              |     1|
|2     |top_level_axi_uartlite_0_0          |     1|
|3     |top_level_axis_data_fifo_0_0        |     1|
|4     |top_level_axis_data_fifo_1_0        |     1|
|5     |top_level_clk_wiz_1_0               |     1|
|6     |top_level_count_buffer_0_0          |     1|
|7     |top_level_dlmb_bram_if_cntlr_0      |     1|
|8     |top_level_dlmb_v10_0                |     1|
|9     |top_level_gpio_buffer_0_0           |     1|
|10    |top_level_gpio_trigger_breakin_0_0  |     1|
|11    |top_level_ilmb_bram_if_cntlr_0      |     1|
|12    |top_level_ilmb_v10_0                |     1|
|13    |top_level_lmb_bram_0                |     1|
|14    |top_level_locking_sr_0_0            |     1|
|15    |top_level_mdm_1_0                   |     1|
|16    |top_level_microblaze_0_0            |     1|
|17    |top_level_proc_sys_reset_0_0        |     1|
|18    |top_level_rfsoc_data_pipeline_0_0   |     1|
|19    |top_level_rfsoc_data_pipeline_1_0   |     1|
|20    |top_level_rfsoc_data_pipeline_2_0   |     1|
|21    |top_level_rfsoc_data_pipeline_3_0   |     1|
|22    |top_level_rst_clk_wiz_1_100M_0      |     1|
|23    |top_level_trigger_buffer_0_0        |     1|
|24    |top_level_usp_rf_data_converter_0_0 |     1|
|25    |top_level_util_vector_logic_0_0     |     1|
|26    |top_level_xbar_0                    |     1|
|27    |IBUF                                |     3|
|28    |OBUF                                |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2779|
|2     |  top_level_i                 |top_level                            |  2775|
|3     |    microblaze_0_axi_periph   |top_level_microblaze_0_axi_periph_0  |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_598ZMX |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.043 ; gain = 686.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2134.043 ; gain = 800.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2188.254 ; gain = 1773.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1/top_level_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_synth.rpt -pb top_level_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 08:38:42 2019...
