-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Tue Aug 23 21:08:10 2022
-- Host        : DESKTOP-F1LS71S running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               C:/Users/Jim/Desktop/Code/VHDL/GOL/GOL_chunks/GOL_chunks.sim/sim_1/impl/func/xsim/bram_dp_custom_tb_func_impl.vhd
-- Design      : bram_dp_synth_wrapper
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k is
  port (
    \s_doutbs[0,0]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,0]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bram_dp_36k;

architecture STRUCTURE of bram_dp_36k is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[0].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,0]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,0]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,0]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,0]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_0 is
  port (
    \s_doutbs[0,10]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,10]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_0 : entity is "bram_dp_36k";
end bram_dp_36k_0;

architecture STRUCTURE of bram_dp_36k_0 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[10].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,10]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,10]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,10]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,10]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_1 is
  port (
    \s_doutbs[0,11]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,11]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_1 : entity is "bram_dp_36k";
end bram_dp_36k_1;

architecture STRUCTURE of bram_dp_36k_1 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[11].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,11]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,11]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,11]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,11]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_10 is
  port (
    \s_doutbs[0,1]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,1]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_10 : entity is "bram_dp_36k";
end bram_dp_36k_10;

architecture STRUCTURE of bram_dp_36k_10 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[1].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,1]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,1]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,1]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,1]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_11 is
  port (
    \s_doutbs[0,20]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,20]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_11 : entity is "bram_dp_36k";
end bram_dp_36k_11;

architecture STRUCTURE of bram_dp_36k_11 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[20].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,20]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,20]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,20]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,20]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_12 is
  port (
    \s_doutbs[0,21]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,21]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_12 : entity is "bram_dp_36k";
end bram_dp_36k_12;

architecture STRUCTURE of bram_dp_36k_12 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[21].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,21]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,21]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,21]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,21]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_13 is
  port (
    \s_doutbs[0,22]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,22]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_13 : entity is "bram_dp_36k";
end bram_dp_36k_13;

architecture STRUCTURE of bram_dp_36k_13 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[22].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,22]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,22]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,22]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,22]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_14 is
  port (
    \s_doutbs[0,23]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,23]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_14 : entity is "bram_dp_36k";
end bram_dp_36k_14;

architecture STRUCTURE of bram_dp_36k_14 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[23].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,23]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,23]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,23]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,23]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_15 is
  port (
    \s_doutbs[0,24]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,24]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_15 : entity is "bram_dp_36k";
end bram_dp_36k_15;

architecture STRUCTURE of bram_dp_36k_15 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[24].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,24]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,24]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,24]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,24]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_16 is
  port (
    \s_doutbs[0,25]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,25]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_16 : entity is "bram_dp_36k";
end bram_dp_36k_16;

architecture STRUCTURE of bram_dp_36k_16 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[25].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,25]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,25]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,25]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,25]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_17 is
  port (
    \s_doutbs[0,26]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,26]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_17 : entity is "bram_dp_36k";
end bram_dp_36k_17;

architecture STRUCTURE of bram_dp_36k_17 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[26].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,26]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,26]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,26]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,26]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_18 is
  port (
    \s_doutbs[0,27]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,27]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_18 : entity is "bram_dp_36k";
end bram_dp_36k_18;

architecture STRUCTURE of bram_dp_36k_18 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[27].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,27]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,27]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,27]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,27]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_19 is
  port (
    \s_doutbs[0,28]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,28]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_19 : entity is "bram_dp_36k";
end bram_dp_36k_19;

architecture STRUCTURE of bram_dp_36k_19 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[28].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,28]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,28]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,28]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,28]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_2 is
  port (
    \s_doutbs[0,12]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,12]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_2 : entity is "bram_dp_36k";
end bram_dp_36k_2;

architecture STRUCTURE of bram_dp_36k_2 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[12].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,12]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,12]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,12]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,12]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_20 is
  port (
    \s_doutbs[0,29]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,29]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_20 : entity is "bram_dp_36k";
end bram_dp_36k_20;

architecture STRUCTURE of bram_dp_36k_20 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[29].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,29]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,29]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,29]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,29]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_21 is
  port (
    \s_doutbs[0,2]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,2]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_21 : entity is "bram_dp_36k";
end bram_dp_36k_21;

architecture STRUCTURE of bram_dp_36k_21 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[2].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,2]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,2]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,2]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,2]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_22 is
  port (
    \s_doutbs[0,30]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,30]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_22 : entity is "bram_dp_36k";
end bram_dp_36k_22;

architecture STRUCTURE of bram_dp_36k_22 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[30].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,30]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,30]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,30]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,30]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_23 is
  port (
    \s_doutbs[0,31]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,31]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_23 : entity is "bram_dp_36k";
end bram_dp_36k_23;

architecture STRUCTURE of bram_dp_36k_23 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[31].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,31]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,31]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,31]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,31]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_24 is
  port (
    \s_doutbs[0,32]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,32]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_24 : entity is "bram_dp_36k";
end bram_dp_36k_24;

architecture STRUCTURE of bram_dp_36k_24 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[32].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,32]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,32]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,32]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,32]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_25 is
  port (
    \s_doutbs[0,33]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,33]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_25 : entity is "bram_dp_36k";
end bram_dp_36k_25;

architecture STRUCTURE of bram_dp_36k_25 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[33].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,33]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,33]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,33]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,33]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_26 is
  port (
    \s_doutbs[0,34]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,34]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_26 : entity is "bram_dp_36k";
end bram_dp_36k_26;

architecture STRUCTURE of bram_dp_36k_26 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[34].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,34]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,34]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,34]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,34]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_27 is
  port (
    \s_doutbs[0,35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_27 : entity is "bram_dp_36k";
end bram_dp_36k_27;

architecture STRUCTURE of bram_dp_36k_27 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[35].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,35]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,35]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,35]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,35]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_28 is
  port (
    \s_doutbs[0,36]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,36]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_28 : entity is "bram_dp_36k";
end bram_dp_36k_28;

architecture STRUCTURE of bram_dp_36k_28 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[36].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,36]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,36]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,36]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,36]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_29 is
  port (
    \s_doutbs[0,37]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,37]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_29 : entity is "bram_dp_36k";
end bram_dp_36k_29;

architecture STRUCTURE of bram_dp_36k_29 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[37].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,37]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,37]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,37]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,37]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_3 is
  port (
    \s_doutbs[0,13]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,13]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_3 : entity is "bram_dp_36k";
end bram_dp_36k_3;

architecture STRUCTURE of bram_dp_36k_3 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[13].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,13]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,13]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,13]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,13]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_30 is
  port (
    \s_doutbs[0,38]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,38]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_30 : entity is "bram_dp_36k";
end bram_dp_36k_30;

architecture STRUCTURE of bram_dp_36k_30 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[38].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,38]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,38]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,38]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,38]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_31 is
  port (
    \s_doutbs[0,39]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,39]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_31 : entity is "bram_dp_36k";
end bram_dp_36k_31;

architecture STRUCTURE of bram_dp_36k_31 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[39].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,39]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,39]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,39]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,39]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_32 is
  port (
    \s_doutbs[0,3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_32 : entity is "bram_dp_36k";
end bram_dp_36k_32;

architecture STRUCTURE of bram_dp_36k_32 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[3].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,3]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,3]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,3]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,3]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_33 is
  port (
    \s_doutbs[0,40]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,40]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_33 : entity is "bram_dp_36k";
end bram_dp_36k_33;

architecture STRUCTURE of bram_dp_36k_33 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[40].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,40]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,40]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,40]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,40]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_34 is
  port (
    \s_doutbs[0,41]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,41]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_34 : entity is "bram_dp_36k";
end bram_dp_36k_34;

architecture STRUCTURE of bram_dp_36k_34 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[41].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,41]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,41]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,41]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,41]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_35 is
  port (
    \s_doutbs[0,42]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,42]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_35 : entity is "bram_dp_36k";
end bram_dp_36k_35;

architecture STRUCTURE of bram_dp_36k_35 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[42].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,42]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,42]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,42]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,42]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_36 is
  port (
    \s_doutbs[0,43]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,43]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_36 : entity is "bram_dp_36k";
end bram_dp_36k_36;

architecture STRUCTURE of bram_dp_36k_36 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[43].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,43]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,43]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,43]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,43]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_37 is
  port (
    \s_doutbs[0,44]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,44]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_37 : entity is "bram_dp_36k";
end bram_dp_36k_37;

architecture STRUCTURE of bram_dp_36k_37 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[44].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,44]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,44]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,44]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,44]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_38 is
  port (
    \s_doutbs[0,45]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,45]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_38 : entity is "bram_dp_36k";
end bram_dp_36k_38;

architecture STRUCTURE of bram_dp_36k_38 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[45].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,45]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,45]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,45]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,45]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_39 is
  port (
    \s_doutbs[0,46]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,46]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_39 : entity is "bram_dp_36k";
end bram_dp_36k_39;

architecture STRUCTURE of bram_dp_36k_39 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[46].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,46]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,46]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,46]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,46]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_4 is
  port (
    \s_doutbs[0,14]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,14]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_4 : entity is "bram_dp_36k";
end bram_dp_36k_4;

architecture STRUCTURE of bram_dp_36k_4 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[14].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,14]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,14]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,14]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,14]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_40 is
  port (
    \s_doutbs[0,47]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,47]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_40 : entity is "bram_dp_36k";
end bram_dp_36k_40;

architecture STRUCTURE of bram_dp_36k_40 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[47].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,47]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,47]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,47]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,47]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_41 is
  port (
    \s_doutbs[0,48]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,48]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_41 : entity is "bram_dp_36k";
end bram_dp_36k_41;

architecture STRUCTURE of bram_dp_36k_41 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[48].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,48]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,48]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,48]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,48]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_42 is
  port (
    \s_doutbs[0,49]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,49]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_42 : entity is "bram_dp_36k";
end bram_dp_36k_42;

architecture STRUCTURE of bram_dp_36k_42 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[49].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,49]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,49]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,49]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,49]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_43 is
  port (
    \s_doutbs[0,4]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,4]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_4 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_43 : entity is "bram_dp_36k";
end bram_dp_36k_43;

architecture STRUCTURE of bram_dp_36k_43 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[4].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_4,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_5,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,4]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,4]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,4]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,4]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_44 is
  port (
    \s_doutbs[0,50]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,50]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_44 : entity is "bram_dp_36k";
end bram_dp_36k_44;

architecture STRUCTURE of bram_dp_36k_44 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[50].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,50]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,50]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,50]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,50]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_45 is
  port (
    \s_doutbs[0,51]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,51]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    o_output_bita_OBUF : out STD_LOGIC;
    o_output_bitb_OBUF : out STD_LOGIC;
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_douta : in STD_LOGIC_VECTOR ( 35 downto 0 );
    s_doutb : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_45 : entity is "bram_dp_36k";
end bram_dp_36k_45;

architecture STRUCTURE of bram_dp_36k_45 is
  signal o_output_bita_OBUF_inst_i_2_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_2_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[51].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
o_output_bita_OBUF_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_2_n_0,
      I1 => o_output_bita_OBUF_inst_i_3_n_0,
      I2 => o_output_bita_OBUF_inst_i_4_n_0,
      I3 => o_output_bita_OBUF_inst_i_5_n_0,
      I4 => o_output_bita_OBUF_inst_i_6_n_0,
      I5 => o_output_bita_OBUF_inst_i_7_n_0,
      O => o_output_bita_OBUF
    );
o_output_bita_OBUF_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_douta(24),
      I1 => s_douta(23),
      I2 => s_douta(27),
      I3 => s_douta(28),
      I4 => s_douta(25),
      I5 => s_douta(26),
      O => o_output_bita_OBUF_inst_i_2_n_0
    );
o_output_bita_OBUF_inst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_douta(30),
      I1 => s_douta(29),
      I2 => s_douta(34),
      I3 => s_douta(33),
      I4 => s_douta(31),
      I5 => s_douta(32),
      O => o_output_bita_OBUF_inst_i_3_n_0
    );
o_output_bita_OBUF_inst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_douta(5),
      I1 => s_douta(6),
      I2 => s_douta(10),
      I3 => s_douta(9),
      I4 => s_douta(8),
      I5 => s_douta(7),
      O => o_output_bita_OBUF_inst_i_4_n_0
    );
o_output_bita_OBUF_inst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_douta(0),
      I1 => s_douta(35),
      I2 => s_douta(4),
      I3 => s_douta(3),
      I4 => s_douta(2),
      I5 => s_douta(1),
      O => o_output_bita_OBUF_inst_i_5_n_0
    );
o_output_bita_OBUF_inst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_douta(18),
      I1 => s_douta(17),
      I2 => s_douta(21),
      I3 => s_douta(22),
      I4 => s_douta(19),
      I5 => s_douta(20),
      O => o_output_bita_OBUF_inst_i_6_n_0
    );
o_output_bita_OBUF_inst_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_douta(11),
      I1 => s_douta(12),
      I2 => s_douta(16),
      I3 => s_douta(15),
      I4 => s_douta(14),
      I5 => s_douta(13),
      O => o_output_bita_OBUF_inst_i_7_n_0
    );
o_output_bitb_OBUF_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_2_n_0,
      I1 => o_output_bitb_OBUF_inst_i_3_n_0,
      I2 => o_output_bitb_OBUF_inst_i_4_n_0,
      I3 => o_output_bitb_OBUF_inst_i_5_n_0,
      I4 => o_output_bitb_OBUF_inst_i_6_n_0,
      I5 => o_output_bitb_OBUF_inst_i_7_n_0,
      O => o_output_bitb_OBUF
    );
o_output_bitb_OBUF_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_doutb(24),
      I1 => s_doutb(23),
      I2 => s_doutb(27),
      I3 => s_doutb(28),
      I4 => s_doutb(25),
      I5 => s_doutb(26),
      O => o_output_bitb_OBUF_inst_i_2_n_0
    );
o_output_bitb_OBUF_inst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_doutb(30),
      I1 => s_doutb(29),
      I2 => s_doutb(34),
      I3 => s_doutb(33),
      I4 => s_doutb(31),
      I5 => s_doutb(32),
      O => o_output_bitb_OBUF_inst_i_3_n_0
    );
o_output_bitb_OBUF_inst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_doutb(5),
      I1 => s_doutb(6),
      I2 => s_doutb(10),
      I3 => s_doutb(9),
      I4 => s_doutb(8),
      I5 => s_doutb(7),
      O => o_output_bitb_OBUF_inst_i_4_n_0
    );
o_output_bitb_OBUF_inst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_doutb(0),
      I1 => s_doutb(35),
      I2 => s_doutb(4),
      I3 => s_doutb(3),
      I4 => s_doutb(2),
      I5 => s_doutb(1),
      O => o_output_bitb_OBUF_inst_i_5_n_0
    );
o_output_bitb_OBUF_inst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_doutb(18),
      I1 => s_doutb(17),
      I2 => s_doutb(21),
      I3 => s_doutb(22),
      I4 => s_doutb(19),
      I5 => s_doutb(20),
      O => o_output_bitb_OBUF_inst_i_6_n_0
    );
o_output_bitb_OBUF_inst_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_doutb(11),
      I1 => s_doutb(12),
      I2 => s_doutb(16),
      I3 => s_doutb(15),
      I4 => s_doutb(14),
      I5 => s_doutb(13),
      O => o_output_bitb_OBUF_inst_i_7_n_0
    );
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,51]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,51]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,51]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,51]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_46 is
  port (
    \s_doutbs[0,52]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,52]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_46 : entity is "bram_dp_36k";
end bram_dp_36k_46;

architecture STRUCTURE of bram_dp_36k_46 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[52].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,52]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,52]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,52]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,52]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_47 is
  port (
    \s_doutbs[0,53]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,53]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_47 : entity is "bram_dp_36k";
end bram_dp_36k_47;

architecture STRUCTURE of bram_dp_36k_47 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[53].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,53]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,53]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,53]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,53]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_48 is
  port (
    \s_doutbs[0,54]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,54]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_48 : entity is "bram_dp_36k";
end bram_dp_36k_48;

architecture STRUCTURE of bram_dp_36k_48 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[54].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,54]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,54]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,54]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,54]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_49 is
  port (
    \s_doutbs[0,55]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,55]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_49 : entity is "bram_dp_36k";
end bram_dp_36k_49;

architecture STRUCTURE of bram_dp_36k_49 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[55].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,55]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,55]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,55]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,55]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_5 is
  port (
    \s_doutbs[0,15]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,15]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sv_ram_reg_2 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_5 : entity is "bram_dp_36k";
end bram_dp_36k_5;

architecture STRUCTURE of bram_dp_36k_5 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[15].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_2,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_3,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,15]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,15]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,15]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,15]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_50 is
  port (
    \s_doutbs[0,56]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,56]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_50 : entity is "bram_dp_36k";
end bram_dp_36k_50;

architecture STRUCTURE of bram_dp_36k_50 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[56].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,56]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,56]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,56]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,56]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_51 is
  port (
    \s_doutbs[0,57]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,57]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_51 : entity is "bram_dp_36k";
end bram_dp_36k_51;

architecture STRUCTURE of bram_dp_36k_51 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[57].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,57]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,57]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,57]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,57]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_52 is
  port (
    \s_doutbs[0,58]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,58]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_52 : entity is "bram_dp_36k";
end bram_dp_36k_52;

architecture STRUCTURE of bram_dp_36k_52 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[58].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,58]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,58]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,58]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,58]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_53 is
  port (
    \s_doutbs[0,59]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,59]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    sv_ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_53 : entity is "bram_dp_36k";
end bram_dp_36k_53;

architecture STRUCTURE of bram_dp_36k_53 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute \PinAttr:ADDRARDADDR[8]:HOLD_DETOUR\ : integer;
  attribute \PinAttr:ADDRARDADDR[8]:HOLD_DETOUR\ of sv_ram_reg : label is 332;
  attribute \PinAttr:ADDRBWRADDR[12]:HOLD_DETOUR\ : integer;
  attribute \PinAttr:ADDRBWRADDR[12]:HOLD_DETOUR\ of sv_ram_reg : label is 336;
  attribute \PinAttr:ADDRBWRADDR[5]:HOLD_DETOUR\ : integer;
  attribute \PinAttr:ADDRBWRADDR[5]:HOLD_DETOUR\ of sv_ram_reg : label is 336;
  attribute \PinAttr:ADDRBWRADDR[6]:HOLD_DETOUR\ : integer;
  attribute \PinAttr:ADDRBWRADDR[6]:HOLD_DETOUR\ of sv_ram_reg : label is 335;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[59].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => sv_ram_reg_2,
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => sv_ram_reg_3,
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,59]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,59]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,59]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,59]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_54 is
  port (
    \s_doutbs[0,5]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,5]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_4 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_54 : entity is "bram_dp_36k";
end bram_dp_36k_54;

architecture STRUCTURE of bram_dp_36k_54 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[5].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_4,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_5,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,5]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,5]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,5]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,5]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_55 is
  port (
    \s_doutbs[0,60]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,60]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_55 : entity is "bram_dp_36k";
end bram_dp_36k_55;

architecture STRUCTURE of bram_dp_36k_55 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[60].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,60]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,60]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,60]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,60]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_56 is
  port (
    \s_doutbs[0,61]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,61]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_56 : entity is "bram_dp_36k";
end bram_dp_36k_56;

architecture STRUCTURE of bram_dp_36k_56 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[61].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,61]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,61]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,61]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,61]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_57 is
  port (
    \s_doutbs[0,62]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,62]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_57 : entity is "bram_dp_36k";
end bram_dp_36k_57;

architecture STRUCTURE of bram_dp_36k_57 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute \PinAttr:ADDRARDADDR[13]:HOLD_DETOUR\ : integer;
  attribute \PinAttr:ADDRARDADDR[13]:HOLD_DETOUR\ of sv_ram_reg : label is 320;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[62].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,62]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,62]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,62]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,62]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_58 is
  port (
    \s_doutbs[0,63]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,63]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_58 : entity is "bram_dp_36k";
end bram_dp_36k_58;

architecture STRUCTURE of bram_dp_36k_58 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[63].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,63]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,63]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,63]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,63]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_59 is
  port (
    \s_doutbs[0,64]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,64]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_59 : entity is "bram_dp_36k";
end bram_dp_36k_59;

architecture STRUCTURE of bram_dp_36k_59 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[64].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,64]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,64]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,64]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,64]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_6 is
  port (
    \s_doutbs[0,16]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,16]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_6 : entity is "bram_dp_36k";
end bram_dp_36k_6;

architecture STRUCTURE of bram_dp_36k_6 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[16].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,16]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,16]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,16]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,16]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_60 is
  port (
    \s_doutbs[0,65]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,65]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_60 : entity is "bram_dp_36k";
end bram_dp_36k_60;

architecture STRUCTURE of bram_dp_36k_60 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[65].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,65]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,65]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,65]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,65]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_61 is
  port (
    \s_doutbs[0,66]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,66]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_61 : entity is "bram_dp_36k";
end bram_dp_36k_61;

architecture STRUCTURE of bram_dp_36k_61 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[66].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,66]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,66]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,66]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,66]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_62 is
  port (
    \s_doutbs[0,67]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,67]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_62 : entity is "bram_dp_36k";
end bram_dp_36k_62;

architecture STRUCTURE of bram_dp_36k_62 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[67].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,67]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,67]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,67]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,67]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_63 is
  port (
    \s_doutbs[0,68]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,68]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_63 : entity is "bram_dp_36k";
end bram_dp_36k_63;

architecture STRUCTURE of bram_dp_36k_63 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[68].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,68]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,68]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,68]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,68]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_64 is
  port (
    \s_doutbs[0,69]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,69]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_64 : entity is "bram_dp_36k";
end bram_dp_36k_64;

architecture STRUCTURE of bram_dp_36k_64 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[69].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,69]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,69]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,69]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,69]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_65 is
  port (
    \s_doutbs[0,6]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,6]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_4 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_65 : entity is "bram_dp_36k";
end bram_dp_36k_65;

architecture STRUCTURE of bram_dp_36k_65 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[6].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_4,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_5,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,6]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,6]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,6]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,6]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_66 is
  port (
    \s_doutbs[0,70]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,70]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_66 : entity is "bram_dp_36k";
end bram_dp_36k_66;

architecture STRUCTURE of bram_dp_36k_66 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[70].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,70]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,70]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,70]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,70]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_67 is
  port (
    \s_doutbs[0,71]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,71]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_67 : entity is "bram_dp_36k";
end bram_dp_36k_67;

architecture STRUCTURE of bram_dp_36k_67 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[71].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,71]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,71]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,71]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,71]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_68 is
  port (
    \s_doutbs[0,72]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,72]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_68 : entity is "bram_dp_36k";
end bram_dp_36k_68;

architecture STRUCTURE of bram_dp_36k_68 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[72].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,72]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,72]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,72]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,72]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_69 is
  port (
    \s_doutbs[0,73]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,73]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_69 : entity is "bram_dp_36k";
end bram_dp_36k_69;

architecture STRUCTURE of bram_dp_36k_69 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[73].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,73]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,73]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,73]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,73]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_7 is
  port (
    \s_doutbs[0,17]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,17]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_7 : entity is "bram_dp_36k";
end bram_dp_36k_7;

architecture STRUCTURE of bram_dp_36k_7 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[17].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,17]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,17]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,17]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,17]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_70 is
  port (
    \s_doutbs[0,74]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,74]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_70 : entity is "bram_dp_36k";
end bram_dp_36k_70;

architecture STRUCTURE of bram_dp_36k_70 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[74].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,74]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,74]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,74]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,74]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_71 is
  port (
    \s_doutbs[0,75]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,75]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_71 : entity is "bram_dp_36k";
end bram_dp_36k_71;

architecture STRUCTURE of bram_dp_36k_71 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[75].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,75]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,75]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,75]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,75]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_72 is
  port (
    \s_doutbs[0,76]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,76]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_72 : entity is "bram_dp_36k";
end bram_dp_36k_72;

architecture STRUCTURE of bram_dp_36k_72 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[76].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,76]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,76]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,76]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,76]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_73 is
  port (
    \s_doutbs[0,77]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,77]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_73 : entity is "bram_dp_36k";
end bram_dp_36k_73;

architecture STRUCTURE of bram_dp_36k_73 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[77].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,77]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,77]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,77]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,77]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_74 is
  port (
    \s_doutbs[0,78]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,78]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_74 : entity is "bram_dp_36k";
end bram_dp_36k_74;

architecture STRUCTURE of bram_dp_36k_74 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[78].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,78]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,78]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,78]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,78]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_75 is
  port (
    \s_doutbs[0,79]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,79]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_75 : entity is "bram_dp_36k";
end bram_dp_36k_75;

architecture STRUCTURE of bram_dp_36k_75 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[79].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,79]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,79]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,79]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,79]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_76 is
  port (
    \s_doutbs[0,7]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,7]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_4 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_76 : entity is "bram_dp_36k";
end bram_dp_36k_76;

architecture STRUCTURE of bram_dp_36k_76 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[7].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_4,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_5,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,7]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,7]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,7]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,7]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_77 is
  port (
    \s_doutbs[0,80]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,80]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_77 : entity is "bram_dp_36k";
end bram_dp_36k_77;

architecture STRUCTURE of bram_dp_36k_77 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[80].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,80]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,80]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,80]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,80]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_78 is
  port (
    \s_doutbs[0,81]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,81]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_78 : entity is "bram_dp_36k";
end bram_dp_36k_78;

architecture STRUCTURE of bram_dp_36k_78 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[81].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,81]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,81]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,81]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,81]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_79 is
  port (
    \s_doutbs[0,82]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,82]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_79 : entity is "bram_dp_36k";
end bram_dp_36k_79;

architecture STRUCTURE of bram_dp_36k_79 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[82].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,82]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,82]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,82]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,82]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_8 is
  port (
    \s_doutbs[0,18]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,18]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_8 : entity is "bram_dp_36k";
end bram_dp_36k_8;

architecture STRUCTURE of bram_dp_36k_8 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[18].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,18]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,18]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,18]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,18]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_80 is
  port (
    \s_doutbs[0,83]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,83]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_80 : entity is "bram_dp_36k";
end bram_dp_36k_80;

architecture STRUCTURE of bram_dp_36k_80 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[83].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,83]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,83]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,83]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,83]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_81 is
  port (
    \s_doutbs[0,84]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,84]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_81 : entity is "bram_dp_36k";
end bram_dp_36k_81;

architecture STRUCTURE of bram_dp_36k_81 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[84].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,84]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,84]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,84]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,84]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_82 is
  port (
    \s_doutbs[0,85]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,85]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_82 : entity is "bram_dp_36k";
end bram_dp_36k_82;

architecture STRUCTURE of bram_dp_36k_82 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[85].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,85]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,85]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,85]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,85]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_83 is
  port (
    \s_doutbs[0,86]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,86]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_83 : entity is "bram_dp_36k";
end bram_dp_36k_83;

architecture STRUCTURE of bram_dp_36k_83 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[86].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,86]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,86]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,86]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,86]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_84 is
  port (
    \s_doutbs[0,87]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,87]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_84 : entity is "bram_dp_36k";
end bram_dp_36k_84;

architecture STRUCTURE of bram_dp_36k_84 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[87].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,87]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,87]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,87]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,87]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_85 is
  port (
    \s_doutbs[0,88]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,88]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_85 : entity is "bram_dp_36k";
end bram_dp_36k_85;

architecture STRUCTURE of bram_dp_36k_85 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[88].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,88]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,88]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,88]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,88]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_86 is
  port (
    \s_doutbs[0,89]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,89]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_86 : entity is "bram_dp_36k";
end bram_dp_36k_86;

architecture STRUCTURE of bram_dp_36k_86 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[89].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,89]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,89]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,89]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,89]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_87 is
  port (
    \s_doutbs[0,8]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,8]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_4 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_87 : entity is "bram_dp_36k";
end bram_dp_36k_87;

architecture STRUCTURE of bram_dp_36k_87 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[8].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_4,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_5,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,8]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,8]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,8]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,8]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_88 is
  port (
    \s_doutbs[0,90]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,90]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_88 : entity is "bram_dp_36k";
end bram_dp_36k_88;

architecture STRUCTURE of bram_dp_36k_88 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[90].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,90]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,90]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,90]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,90]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_89 is
  port (
    \s_doutbs[0,91]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,91]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_89 : entity is "bram_dp_36k";
end bram_dp_36k_89;

architecture STRUCTURE of bram_dp_36k_89 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[91].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,91]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,91]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,91]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,91]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_9 is
  port (
    \s_doutbs[0,19]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,19]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_9 : entity is "bram_dp_36k";
end bram_dp_36k_9;

architecture STRUCTURE of bram_dp_36k_9 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[19].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,19]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,19]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,19]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,19]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_90 is
  port (
    \s_doutbs[0,92]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,92]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_90 : entity is "bram_dp_36k";
end bram_dp_36k_90;

architecture STRUCTURE of bram_dp_36k_90 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[92].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,92]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,92]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,92]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,92]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_91 is
  port (
    \s_doutbs[0,93]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,93]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_91 : entity is "bram_dp_36k";
end bram_dp_36k_91;

architecture STRUCTURE of bram_dp_36k_91 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[93].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,93]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,93]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,93]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,93]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_92 is
  port (
    \s_doutbs[0,94]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,94]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_92 : entity is "bram_dp_36k";
end bram_dp_36k_92;

architecture STRUCTURE of bram_dp_36k_92 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[94].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,94]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,94]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,94]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,94]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_93 is
  port (
    \s_doutbs[0,95]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,95]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_93 : entity is "bram_dp_36k";
end bram_dp_36k_93;

architecture STRUCTURE of bram_dp_36k_93 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[95].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,95]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,95]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,95]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,95]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_36k_94 is
  port (
    \s_doutbs[0,9]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \s_doutas[0,9]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk_out_vga : in STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    sv_ram_reg_0 : in STD_LOGIC;
    sv_ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sv_ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sv_ram_reg_4 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sv_ram_reg_5 : in STD_LOGIC;
    DIBDI : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIPBDIP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bram_dp_36k_94 : entity is "bram_dp_36k";
end bram_dp_36k_94;

architecture STRUCTURE of bram_dp_36k_94 is
  signal NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sv_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sv_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sv_ram_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sv_ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sv_ram_reg : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sv_ram_reg : label is "bram_inst/gen_prim_width[0].gen_prim_depth[9].bram_prim_inst/sv_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sv_ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sv_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sv_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sv_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sv_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sv_ram_reg : label is 35;
begin
sv_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRARDADDR(0),
      ADDRARDADDR(13 downto 5) => sv_ram_reg_2(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(0),
      ADDRBWRADDR(13 downto 5) => sv_ram_reg_3(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sv_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sv_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_out_vga,
      CLKBWRCLK => clk_out_logic,
      DBITERR => NLW_sv_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => sv_ram_reg_4,
      DIADI(30 downto 0) => DIADI(30 downto 0),
      DIBDI(31) => sv_ram_reg_5,
      DIBDI(30 downto 0) => DIBDI(30 downto 0),
      DIPADIP(3 downto 0) => DIPADIP(3 downto 0),
      DIPBDIP(3 downto 0) => DIPBDIP(3 downto 0),
      DOADO(31 downto 0) => \s_doutbs[0,9]\(31 downto 0),
      DOBDO(31 downto 0) => \s_doutas[0,9]\(31 downto 0),
      DOPADOP(3 downto 0) => \s_doutbs[0,9]\(35 downto 32),
      DOPBDOP(3 downto 0) => \s_doutas[0,9]\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_sv_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => sv_ram_reg_0,
      ENBWREN => sv_ram_reg_1,
      INJECTDBITERR => NLW_sv_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sv_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sv_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sv_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity clk_wiz_1_clk_wiz is
  port (
    clk_out_vga : out STD_LOGIC;
    clk_out_logic : out STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end clk_wiz_1_clk_wiz;

architecture STRUCTURE of clk_wiz_1_clk_wiz is
  signal clk_in1_clk_wiz_1 : STD_LOGIC;
  signal clk_out_logic_clk_wiz_1 : STD_LOGIC;
  signal clk_out_logic_clk_wiz_1_en_clk : STD_LOGIC;
  signal clk_out_vga_clk_wiz_1 : STD_LOGIC;
  signal clk_out_vga_clk_wiz_1_en_clk : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_1 : STD_LOGIC;
  signal clkfbout_clk_wiz_1 : STD_LOGIC;
  signal \^locked\ : STD_LOGIC;
  signal seq_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of seq_reg1 : signal is "true";
  attribute async_reg : string;
  attribute async_reg of seq_reg1 : signal is "true";
  signal seq_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of seq_reg2 : signal is "true";
  attribute async_reg of seq_reg2 : signal is "true";
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkin1_ibufg : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of clkout1_buf : label is "BUFG_OPT";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of clkout1_buf : label is "BUFGCE";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of clkout1_buf : label is "CE:CE0 I:I0 GND:S1,IGNORE0,CE1 VCC:S0,IGNORE1,I1";
  attribute BOX_TYPE of clkout1_buf_en : label is "PRIMITIVE";
  attribute OPT_MODIFIED of clkout1_buf_en : label is "BUFG_OPT";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute OPT_MODIFIED of clkout2_buf : label is "BUFG_OPT";
  attribute XILINX_LEGACY_PRIM of clkout2_buf : label is "BUFGCE";
  attribute XILINX_TRANSFORM_PINMAP of clkout2_buf : label is "CE:CE0 I:I0 GND:S1,IGNORE0,CE1 VCC:S0,IGNORE1,I1";
  attribute BOX_TYPE of clkout2_buf_en : label is "PRIMITIVE";
  attribute OPT_MODIFIED of clkout2_buf_en : label is "BUFG_OPT";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of mmcm_adv_inst : label is "BUFG_OPT";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \seq_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \seq_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \seq_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \seq_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \seq_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \seq_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \seq_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \seq_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \seq_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \seq_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \seq_reg2_reg[7]\ : label is "yes";
begin
  locked <= 'Z';
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_1,
      O => clkfbout_buf_clk_wiz_1
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_1
    );
clkout1_buf: unisim.vcomponents.BUFGCTRL
    generic map(
      CE_TYPE_CE0 => "SYNC",
      CE_TYPE_CE1 => "SYNC",
      INIT_OUT => 0,
      PRESELECT_I0 => true,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE0 => seq_reg1(7),
      CE1 => '0',
      I0 => clk_out_vga_clk_wiz_1,
      I1 => '1',
      IGNORE0 => '0',
      IGNORE1 => '1',
      O => clk_out_vga,
      S0 => '1',
      S1 => '0'
    );
clkout1_buf_en: unisim.vcomponents.BUFH
     port map (
      I => clk_out_vga_clk_wiz_1,
      O => clk_out_vga_clk_wiz_1_en_clk
    );
clkout2_buf: unisim.vcomponents.BUFGCTRL
    generic map(
      CE_TYPE_CE0 => "SYNC",
      CE_TYPE_CE1 => "SYNC",
      INIT_OUT => 0,
      PRESELECT_I0 => true,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE0 => seq_reg2(7),
      CE1 => '0',
      I0 => clk_out_logic_clk_wiz_1,
      I1 => '1',
      IGNORE0 => '0',
      IGNORE1 => '1',
      O => clk_out_logic,
      S0 => '1',
      S1 => '0'
    );
clkout2_buf_en: unisim.vcomponents.BUFH
     port map (
      I => clk_out_logic_clk_wiz_1,
      O => clk_out_logic_clk_wiz_1_en_clk
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 54.250000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 7.375000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 11,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 5,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_1,
      CLKFBOUT => clkfbout_clk_wiz_1,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_1,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out_vga_clk_wiz_1,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out_logic_clk_wiz_1,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => \^locked\,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => '0'
    );
\seq_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => \^locked\,
      Q => seq_reg1(0),
      R => '0'
    );
\seq_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg1(0),
      Q => seq_reg1(1),
      R => '0'
    );
\seq_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg1(1),
      Q => seq_reg1(2),
      R => '0'
    );
\seq_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg1(2),
      Q => seq_reg1(3),
      R => '0'
    );
\seq_reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg1(3),
      Q => seq_reg1(4),
      R => '0'
    );
\seq_reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg1(4),
      Q => seq_reg1(5),
      R => '0'
    );
\seq_reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg1(5),
      Q => seq_reg1(6),
      R => '0'
    );
\seq_reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg1(6),
      Q => seq_reg1(7),
      R => '0'
    );
\seq_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => \^locked\,
      Q => seq_reg2(0),
      R => '0'
    );
\seq_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg2(0),
      Q => seq_reg2(1),
      R => '0'
    );
\seq_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg2(1),
      Q => seq_reg2(2),
      R => '0'
    );
\seq_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg2(2),
      Q => seq_reg2(3),
      R => '0'
    );
\seq_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg2(3),
      Q => seq_reg2(4),
      R => '0'
    );
\seq_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg2(4),
      Q => seq_reg2(5),
      R => '0'
    );
\seq_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg2(5),
      Q => seq_reg2(6),
      R => '0'
    );
\seq_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic_clk_wiz_1_en_clk,
      CE => '1',
      D => seq_reg2(6),
      Q => seq_reg2(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_custom is
  port (
    o_output_bita_OBUF : out STD_LOGIC;
    o_output_bitb_OBUF : out STD_LOGIC;
    clk_out_logic : in STD_LOGIC;
    clk_out_vga : in STD_LOGIC;
    i_input_bit_IBUF : in STD_LOGIC
  );
end bram_dp_custom;

architecture STRUCTURE of bram_dp_custom is
  signal \gen_prim_width[0].gen_prim_depth[0].s2_enas[0,0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[0].s2_enas_reg[0,_n_0_0]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[0].s2_enbs[0,0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[0].s2_enbs_reg[0,_n_0_0]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[10].s2_enas[0,10]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[10].s2_enas_reg[0,_n_0_10]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[10].s2_enbs[0,10]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[10].s2_enbs_reg[0,_n_0_10]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[11].s2_enas[0,11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[11].s2_enas_reg[0,_n_0_11]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[11].s2_enbs[0,11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[11].s2_enbs_reg[0,_n_0_11]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[12].s2_enas[0,12]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[12].s2_enas_reg[0,_n_0_12]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[12].s2_enbs[0,12]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[12].s2_enbs_reg[0,_n_0_12]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[13].s2_enas[0,13]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[13].s2_enas_reg[0,_n_0_13]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[13].s2_enbs[0,13]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[13].s2_enbs_reg[0,_n_0_13]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[14].s2_enas[0,14]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[14].s2_enas_reg[0,_n_0_14]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[14].s2_enbs[0,14]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[14].s2_enbs_reg[0,_n_0_14]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[15].s2_enas[0,15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[15].s2_enas_reg[0,_n_0_15]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[15].s2_enbs[0,15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[15].s2_enbs_reg[0,_n_0_15]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[16].s2_enas[0,16]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[16].s2_enas_reg[0,_n_0_16]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[16].s2_enbs[0,16]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[16].s2_enbs_reg[0,_n_0_16]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[17].s2_enas[0,17]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[17].s2_enas_reg[0,_n_0_17]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[17].s2_enbs[0,17]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[17].s2_enbs_reg[0,_n_0_17]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[18].s2_enas[0,18]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[18].s2_enas_reg[0,_n_0_18]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[18].s2_enbs[0,18]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[18].s2_enbs_reg[0,_n_0_18]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[19].s2_enas[0,19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[19].s2_enas_reg[0,_n_0_19]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[19].s2_enbs[0,19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[19].s2_enbs_reg[0,_n_0_19]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[1].s2_enas[0,1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[1].s2_enas_reg[0,_n_0_1]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[1].s2_enbs[0,1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[1].s2_enbs_reg[0,_n_0_1]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[20].s2_enas[0,20]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[20].s2_enas_reg[0,_n_0_20]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[20].s2_enbs[0,20]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[20].s2_enbs_reg[0,_n_0_20]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[21].s2_enas[0,21]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[21].s2_enas_reg[0,_n_0_21]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[21].s2_enbs[0,21]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[21].s2_enbs_reg[0,_n_0_21]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[22].s2_enas[0,22]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[22].s2_enas_reg[0,_n_0_22]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[22].s2_enbs[0,22]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[22].s2_enbs_reg[0,_n_0_22]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[23].s2_enas[0,23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[23].s2_enas_reg[0,_n_0_23]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[23].s2_enbs[0,23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[23].s2_enbs_reg[0,_n_0_23]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[24].s2_enas[0,24]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[24].s2_enas_reg[0,_n_0_24]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[24].s2_enbs[0,24]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[24].s2_enbs_reg[0,_n_0_24]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[25].s2_enas[0,25]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[25].s2_enas_reg[0,_n_0_25]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[25].s2_enbs[0,25]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[25].s2_enbs_reg[0,_n_0_25]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[26].s2_enas[0,26]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[26].s2_enas_reg[0,_n_0_26]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[26].s2_enbs[0,26]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[26].s2_enbs_reg[0,_n_0_26]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[27].s2_enas[0,27]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[27].s2_enas_reg[0,_n_0_27]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[27].s2_enbs[0,27]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[27].s2_enbs_reg[0,_n_0_27]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[28].s2_enas[0,28]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[28].s2_enas_reg[0,_n_0_28]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[28].s2_enbs[0,28]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[28].s2_enbs_reg[0,_n_0_28]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[29].s2_enas[0,29]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[29].s2_enas_reg[0,_n_0_29]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[29].s2_enbs[0,29]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[29].s2_enbs_reg[0,_n_0_29]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[2].s2_enas[0,2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[2].s2_enas_reg[0,_n_0_2]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[2].s2_enbs[0,2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[2].s2_enbs_reg[0,_n_0_2]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[30].s2_enas[0,30]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[30].s2_enas_reg[0,_n_0_30]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[30].s2_enbs[0,30]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[30].s2_enbs_reg[0,_n_0_30]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[31].s2_enas[0,31]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[31].s2_enas_reg[0,_n_0_31]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[31].s2_enbs[0,31]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[31].s2_enbs_reg[0,_n_0_31]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[32].s2_enas[0,32]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[32].s2_enas_reg[0,_n_0_32]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[32].s2_enbs[0,32]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[32].s2_enbs_reg[0,_n_0_32]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[33].s2_enas[0,33]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[33].s2_enas_reg[0,_n_0_33]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[33].s2_enbs[0,33]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[33].s2_enbs_reg[0,_n_0_33]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[34].s2_enas[0,34]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[34].s2_enas_reg[0,_n_0_34]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[34].s2_enbs[0,34]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[34].s2_enbs_reg[0,_n_0_34]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[35].s2_enas[0,35]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[35].s2_enas_reg[0,_n_0_35]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[35].s2_enbs[0,35]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[35].s2_enbs_reg[0,_n_0_35]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[36].s2_enas[0,36]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[36].s2_enas_reg[0,_n_0_36]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[36].s2_enbs[0,36]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[36].s2_enbs_reg[0,_n_0_36]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[37].s2_enas[0,37]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[37].s2_enas_reg[0,_n_0_37]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[37].s2_enbs[0,37]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[37].s2_enbs_reg[0,_n_0_37]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[38].s2_enas[0,38]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[38].s2_enas_reg[0,_n_0_38]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[38].s2_enbs[0,38]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[38].s2_enbs_reg[0,_n_0_38]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[39].s2_enas[0,39]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[39].s2_enas_reg[0,_n_0_39]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[39].s2_enbs[0,39]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[39].s2_enbs_reg[0,_n_0_39]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[3].s2_enas[0,3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[3].s2_enas_reg[0,_n_0_3]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[3].s2_enbs[0,3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[3].s2_enbs_reg[0,_n_0_3]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[40].s2_enas[0,40]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[40].s2_enas_reg[0,_n_0_40]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[40].s2_enbs[0,40]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[40].s2_enbs_reg[0,_n_0_40]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[41].s2_enas[0,41]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[41].s2_enas_reg[0,_n_0_41]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[41].s2_enbs[0,41]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[41].s2_enbs_reg[0,_n_0_41]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[42].s2_enas[0,42]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[42].s2_enas_reg[0,_n_0_42]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[42].s2_enbs[0,42]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[42].s2_enbs_reg[0,_n_0_42]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[43].s2_enas[0,43]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[43].s2_enas_reg[0,_n_0_43]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[43].s2_enbs[0,43]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[43].s2_enbs_reg[0,_n_0_43]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[44].s2_enas[0,44]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[44].s2_enas_reg[0,_n_0_44]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[44].s2_enbs[0,44]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[44].s2_enbs_reg[0,_n_0_44]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[45].s2_enas_reg[0,_n_0_45]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[45].s2_enbs_reg[0,_n_0_45]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[46].s2_enas[0,46]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[46].s2_enas_reg[0,_n_0_46]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[46].s2_enbs[0,46]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[46].s2_enbs_reg[0,_n_0_46]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[47].s2_enas_reg[0,_n_0_47]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[47].s2_enbs_reg[0,_n_0_47]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[48].s2_enas[0,48]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[48].s2_enas_reg[0,_n_0_48]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[48].s2_enbs[0,48]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[48].s2_enbs_reg[0,_n_0_48]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[49].s2_enas[0,49]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[49].s2_enas_reg[0,_n_0_49]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[49].s2_enbs[0,49]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[49].s2_enbs_reg[0,_n_0_49]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[4].s2_enas[0,4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[4].s2_enas_reg[0,_n_0_4]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[4].s2_enbs[0,4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[4].s2_enbs_reg[0,_n_0_4]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[50].s2_enas[0,50]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[50].s2_enas_reg[0,_n_0_50]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[50].s2_enbs[0,50]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[50].s2_enbs_reg[0,_n_0_50]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[51].s2_enas[0,51]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[51].s2_enas_reg[0,_n_0_51]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[51].s2_enbs[0,51]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[51].s2_enbs_reg[0,_n_0_51]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[52].s2_enas[0,52]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[52].s2_enas_reg[0,_n_0_52]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[52].s2_enbs[0,52]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[52].s2_enbs_reg[0,_n_0_52]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[53].s2_enas[0,53]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[53].s2_enas_reg[0,_n_0_53]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[53].s2_enbs[0,53]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[53].s2_enbs_reg[0,_n_0_53]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[54].s2_enas[0,54]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[54].s2_enas_reg[0,_n_0_54]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[54].s2_enbs[0,54]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[54].s2_enbs_reg[0,_n_0_54]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[55].s2_enas[0,55]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[55].s2_enas_reg[0,_n_0_55]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[55].s2_enbs[0,55]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[55].s2_enbs_reg[0,_n_0_55]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[56].s2_enas[0,56]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[56].s2_enas_reg[0,_n_0_56]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[56].s2_enbs[0,56]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[56].s2_enbs_reg[0,_n_0_56]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[57].s2_enas[0,57]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[57].s2_enas_reg[0,_n_0_57]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[57].s2_enbs[0,57]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[57].s2_enbs_reg[0,_n_0_57]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[58].s2_enas[0,58]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[58].s2_enas_reg[0,_n_0_58]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[58].s2_enbs[0,58]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[58].s2_enbs_reg[0,_n_0_58]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[59].s2_enas[0,59]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[59].s2_enas_reg[0,_n_0_59]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[59].s2_enbs[0,59]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[59].s2_enbs_reg[0,_n_0_59]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[5].s2_enas[0,5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[5].s2_enas_reg[0,_n_0_5]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[5].s2_enbs[0,5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[5].s2_enbs_reg[0,_n_0_5]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[60].s2_enas[0,60]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[60].s2_enas_reg[0,_n_0_60]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[60].s2_enbs[0,60]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[60].s2_enbs_reg[0,_n_0_60]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[61].s2_enas_reg[0,_n_0_61]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[61].s2_enbs_reg[0,_n_0_61]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[62].s2_enas[0,62]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[62].s2_enas_reg[0,_n_0_62]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[62].s2_enbs[0,62]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[62].s2_enbs_reg[0,_n_0_62]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[63].s2_enas_reg[0,_n_0_63]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[63].s2_enbs_reg[0,_n_0_63]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[64].s2_enas[0,64]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[64].s2_enas_reg[0,_n_0_64]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[64].s2_enbs[0,64]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[64].s2_enbs_reg[0,_n_0_64]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[65].s2_enas[0,65]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[65].s2_enas_reg[0,_n_0_65]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[65].s2_enbs[0,65]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[65].s2_enbs_reg[0,_n_0_65]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[66].s2_enas[0,66]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[66].s2_enas_reg[0,_n_0_66]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[66].s2_enbs[0,66]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[66].s2_enbs_reg[0,_n_0_66]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[67].s2_enas[0,67]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[67].s2_enas_reg[0,_n_0_67]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[67].s2_enbs[0,67]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[67].s2_enbs_reg[0,_n_0_67]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[68].s2_enas[0,68]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[68].s2_enas_reg[0,_n_0_68]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[68].s2_enbs[0,68]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[68].s2_enbs_reg[0,_n_0_68]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[69].s2_enas[0,69]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[69].s2_enas_reg[0,_n_0_69]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[69].s2_enbs[0,69]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[69].s2_enbs_reg[0,_n_0_69]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[6].s2_enas[0,6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[6].s2_enas_reg[0,_n_0_6]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[6].s2_enbs[0,6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[6].s2_enbs_reg[0,_n_0_6]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[70].s2_enas[0,70]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[70].s2_enas_reg[0,_n_0_70]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[70].s2_enbs[0,70]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[70].s2_enbs_reg[0,_n_0_70]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[71].s2_enas[0,71]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[71].s2_enas_reg[0,_n_0_71]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[71].s2_enbs[0,71]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[71].s2_enbs_reg[0,_n_0_71]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[72].s2_enas[0,72]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[72].s2_enas_reg[0,_n_0_72]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[72].s2_enbs[0,72]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[72].s2_enbs_reg[0,_n_0_72]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[73].s2_enas[0,73]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[73].s2_enas_reg[0,_n_0_73]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[73].s2_enbs[0,73]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[73].s2_enbs_reg[0,_n_0_73]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[74].s2_enas[0,74]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[74].s2_enas_reg[0,_n_0_74]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[74].s2_enbs[0,74]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[74].s2_enbs_reg[0,_n_0_74]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[75].s2_enas[0,75]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[75].s2_enas_reg[0,_n_0_75]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[75].s2_enbs[0,75]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[75].s2_enbs_reg[0,_n_0_75]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[76].s2_enas[0,76]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[76].s2_enas_reg[0,_n_0_76]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[76].s2_enbs[0,76]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[76].s2_enbs_reg[0,_n_0_76]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[77].s2_enas[0,77]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[77].s2_enas_reg[0,_n_0_77]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[77].s2_enbs[0,77]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[77].s2_enbs_reg[0,_n_0_77]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[78].s2_enas[0,78]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[78].s2_enas_reg[0,_n_0_78]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[78].s2_enbs[0,78]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[78].s2_enbs_reg[0,_n_0_78]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[79].s2_enas[0,79]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[79].s2_enas_reg[0,_n_0_79]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[79].s2_enbs[0,79]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[79].s2_enbs_reg[0,_n_0_79]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[7].s2_enas[0,7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[7].s2_enas_reg[0,_n_0_7]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[7].s2_enbs[0,7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[7].s2_enbs_reg[0,_n_0_7]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[80].s2_enas[0,80]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[80].s2_enas_reg[0,_n_0_80]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[80].s2_enbs[0,80]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[80].s2_enbs_reg[0,_n_0_80]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[81].s2_enas[0,81]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[81].s2_enas_reg[0,_n_0_81]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[81].s2_enbs[0,81]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[81].s2_enbs_reg[0,_n_0_81]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[82].s2_enas[0,82]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[82].s2_enas_reg[0,_n_0_82]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[82].s2_enbs[0,82]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[82].s2_enbs_reg[0,_n_0_82]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[83].s2_enas[0,83]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[83].s2_enas_reg[0,_n_0_83]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[83].s2_enbs[0,83]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[83].s2_enbs_reg[0,_n_0_83]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[84].s2_enas[0,84]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[84].s2_enas_reg[0,_n_0_84]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[84].s2_enbs[0,84]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[84].s2_enbs_reg[0,_n_0_84]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[85].s2_enas[0,85]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[85].s2_enas_reg[0,_n_0_85]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[85].s2_enbs[0,85]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[85].s2_enbs_reg[0,_n_0_85]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[86].s2_enas[0,86]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[86].s2_enas_reg[0,_n_0_86]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[86].s2_enbs[0,86]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[86].s2_enbs_reg[0,_n_0_86]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[87].s2_enas[0,87]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[87].s2_enas_reg[0,_n_0_87]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[87].s2_enbs[0,87]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[87].s2_enbs_reg[0,_n_0_87]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[88].s2_enas[0,88]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[88].s2_enas_reg[0,_n_0_88]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[88].s2_enbs[0,88]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[88].s2_enbs_reg[0,_n_0_88]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[89].s2_enas[0,89]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[89].s2_enas_reg[0,_n_0_89]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[89].s2_enbs[0,89]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[89].s2_enbs_reg[0,_n_0_89]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[8].s2_enas[0,8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[8].s2_enas_reg[0,_n_0_8]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[8].s2_enbs[0,8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[8].s2_enbs_reg[0,_n_0_8]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[90].s2_enas[0,90]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[90].s2_enas_reg[0,_n_0_90]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[90].s2_enbs[0,90]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[90].s2_enbs_reg[0,_n_0_90]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[91].s2_enas[0,91]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[91].s2_enas_reg[0,_n_0_91]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[91].s2_enbs[0,91]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[91].s2_enbs_reg[0,_n_0_91]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[92].s2_enas_reg[0,_n_0_92]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[92].s2_enbs_reg[0,_n_0_92]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[93].s2_enas_reg[0,_n_0_93]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[93].s2_enbs_reg[0,_n_0_93]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[94].s2_enas_reg[0,_n_0_94]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[94].s2_enbs_reg[0,_n_0_94]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[95].s2_enas_reg[0,_n_0_95]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[95].s2_enbs_reg[0,_n_0_95]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[9].s2_enas[0,9]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[9].s2_enas_reg[0,_n_0_9]\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[9].s2_enbs[0,9]_i_1_n_0\ : STD_LOGIC;
  signal \gen_prim_width[0].gen_prim_depth[9].s2_enbs_reg[0,_n_0_9]\ : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1000_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1001_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1002_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1003_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1004_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1005_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1006_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1007_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1008_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1009_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_100_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1010_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1011_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1012_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1013_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1014_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1015_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1016_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1017_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1018_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1019_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_101_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1020_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1021_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1022_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1023_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1024_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1025_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1026_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1027_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1028_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1029_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_102_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1030_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1031_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1032_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1033_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1034_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1035_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1036_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1037_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1038_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1039_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_103_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1040_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1041_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1042_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1043_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1044_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1045_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1046_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1047_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1048_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1049_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_104_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1050_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1051_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1052_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1053_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1054_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1055_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1056_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1057_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1058_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1059_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_105_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1060_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1061_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1062_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1063_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1064_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1065_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1066_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1067_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1068_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1069_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_106_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1070_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1071_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1072_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1073_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1074_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1075_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1076_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1077_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1078_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1079_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_107_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1080_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1081_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1082_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1083_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1084_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1085_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1086_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1087_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1088_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1089_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_108_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1090_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1091_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1092_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1093_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1094_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1095_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1096_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1097_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1098_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1099_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_109_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1100_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1101_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1102_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1103_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1104_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1105_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1106_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1107_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1108_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1109_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_110_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1110_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1111_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1112_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1113_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1114_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1115_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1116_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1117_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1118_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1119_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_111_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1120_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1121_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1122_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1123_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1124_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1125_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1126_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1127_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1128_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1129_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_112_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1130_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1131_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1132_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1133_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1134_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1135_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1136_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1137_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1138_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1139_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_113_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1140_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1141_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1142_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1143_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1144_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1145_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1146_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1147_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1148_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1149_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_114_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1150_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1151_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1152_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1153_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1154_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1155_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1156_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1157_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1158_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1159_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_115_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1160_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1161_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1162_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1163_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1164_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1165_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1166_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1167_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1168_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1169_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_116_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1170_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1171_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1172_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1173_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1174_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1175_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1176_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1177_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1178_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1179_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_117_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1180_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1181_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1182_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1183_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1184_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1185_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1186_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1187_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1188_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1189_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_118_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1190_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1191_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1192_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1193_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1194_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1195_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1196_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1197_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1198_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1199_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_119_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1200_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1201_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1202_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1203_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1204_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1205_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1206_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1207_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1208_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1209_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_120_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1210_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1211_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1212_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1213_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1214_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1215_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1216_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1217_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1218_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1219_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_121_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1220_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1221_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1222_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1223_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1224_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1225_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1226_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1227_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1228_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1229_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_122_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1230_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1231_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1232_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1233_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1234_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1235_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1236_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1237_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1238_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1239_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_123_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1240_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1241_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1242_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1243_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1244_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1245_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1246_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1247_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1248_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1249_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_124_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1250_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1251_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1252_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1253_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1254_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1255_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1256_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1257_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1258_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1259_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_125_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1260_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1261_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1262_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1263_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1264_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1265_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1266_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1267_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1268_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1269_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_126_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1270_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1271_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1272_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1273_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1274_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1275_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1276_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1277_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1278_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1279_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_127_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1280_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1281_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1282_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1283_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1284_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1285_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1286_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1287_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1288_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1289_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_128_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1290_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1291_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1292_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1293_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1294_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1295_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1296_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1297_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1298_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1299_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_129_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1300_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1301_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1302_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1303_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1304_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1305_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1306_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1307_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1308_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1309_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_130_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1310_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1311_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1312_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1313_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1314_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1315_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1316_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1317_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1318_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1319_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_131_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1320_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1321_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1322_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1323_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1324_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1325_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1326_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1327_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1328_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1329_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_132_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1330_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1331_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1332_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1333_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1334_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1335_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1336_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1337_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1338_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1339_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_133_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1340_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1341_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1342_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1343_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1344_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1345_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1346_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1347_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1348_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1349_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_134_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1350_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1351_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1352_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1353_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1354_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1355_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1356_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1357_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1358_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1359_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_135_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1360_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1361_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1362_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1363_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1364_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1365_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1366_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1367_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1368_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1369_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_136_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1370_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1371_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1372_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1373_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1374_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1375_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1376_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1377_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1378_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1379_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_137_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1380_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1381_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1382_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1383_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1384_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1385_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1386_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1387_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1388_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1389_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_138_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1390_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1391_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1392_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1393_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1394_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1395_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1396_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1397_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1398_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1399_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_139_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1400_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1401_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1402_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1403_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1404_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1405_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1406_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1407_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1408_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1409_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_140_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1410_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1411_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1412_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1413_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1414_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1415_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1416_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1417_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1418_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1419_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_141_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1420_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1421_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1422_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1423_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1424_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1425_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1426_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1427_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1428_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1429_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_142_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1430_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1431_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1432_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1433_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1434_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1435_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1436_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1437_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1438_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1439_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_143_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1440_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1441_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1442_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1443_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1444_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1445_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1446_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1447_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1448_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1449_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_144_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1450_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1451_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1452_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1453_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1454_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1455_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1456_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1457_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1458_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1459_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_145_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1460_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1461_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1462_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1463_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1464_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1465_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1466_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1467_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1468_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1469_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_146_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1470_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1471_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1472_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1473_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1474_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1475_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1476_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1477_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1478_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1479_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_147_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1480_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1481_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1482_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1483_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1484_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1485_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1486_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1487_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1488_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1489_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_148_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1490_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1491_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1492_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1493_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1494_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1495_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1496_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1497_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1498_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1499_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_149_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1500_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1501_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1502_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1503_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1504_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1505_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1506_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1507_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1508_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1509_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_150_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1510_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1511_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1512_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1513_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1514_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1515_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1516_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1517_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1518_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1519_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_151_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1520_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1521_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1522_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1523_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1524_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1525_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1526_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1527_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1528_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1529_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_152_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1530_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1531_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1532_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1533_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1534_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1535_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1536_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1537_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1538_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1539_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_153_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1540_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1541_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1542_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1543_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1544_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1545_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1546_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1547_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1548_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1549_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_154_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1550_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1551_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1552_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1553_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1554_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_1555_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_155_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_156_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_157_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_158_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_159_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_160_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_161_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_162_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_163_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_164_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_165_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_166_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_167_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_168_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_169_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_170_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_171_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_172_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_173_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_174_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_175_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_176_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_177_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_178_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_179_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_180_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_181_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_182_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_183_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_184_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_185_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_186_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_187_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_188_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_189_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_190_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_191_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_192_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_193_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_194_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_195_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_196_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_197_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_198_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_199_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_200_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_201_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_202_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_203_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_204_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_205_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_206_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_207_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_208_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_209_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_210_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_211_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_212_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_213_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_214_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_215_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_216_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_217_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_218_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_219_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_220_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_221_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_222_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_223_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_224_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_225_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_226_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_227_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_228_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_229_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_230_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_231_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_232_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_233_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_234_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_235_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_236_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_237_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_238_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_239_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_240_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_241_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_242_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_243_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_244_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_245_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_246_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_247_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_248_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_249_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_250_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_251_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_252_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_253_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_254_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_255_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_256_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_257_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_258_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_259_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_260_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_261_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_262_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_263_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_264_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_265_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_266_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_267_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_268_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_269_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_270_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_271_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_272_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_273_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_274_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_275_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_276_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_277_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_278_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_279_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_280_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_281_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_282_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_283_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_284_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_285_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_286_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_287_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_288_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_289_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_290_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_291_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_292_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_293_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_294_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_295_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_296_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_297_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_298_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_299_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_300_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_301_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_302_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_303_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_304_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_305_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_306_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_307_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_308_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_309_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_310_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_311_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_312_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_313_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_314_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_315_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_316_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_317_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_318_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_319_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_320_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_321_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_322_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_323_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_324_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_325_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_326_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_327_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_328_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_329_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_330_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_331_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_332_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_333_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_334_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_335_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_336_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_337_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_338_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_339_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_340_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_341_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_342_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_343_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_344_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_345_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_346_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_347_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_348_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_349_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_350_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_351_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_352_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_353_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_354_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_355_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_356_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_357_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_358_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_359_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_360_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_361_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_362_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_363_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_364_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_365_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_366_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_367_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_368_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_369_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_370_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_371_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_372_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_373_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_374_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_375_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_376_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_377_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_378_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_379_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_380_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_381_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_382_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_383_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_384_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_385_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_386_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_387_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_388_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_389_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_390_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_391_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_392_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_393_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_394_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_395_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_396_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_397_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_398_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_399_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_400_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_401_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_402_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_403_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_404_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_405_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_406_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_407_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_408_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_409_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_410_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_411_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_412_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_413_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_414_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_415_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_416_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_417_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_418_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_419_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_420_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_421_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_422_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_423_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_424_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_425_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_426_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_427_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_428_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_429_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_430_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_431_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_432_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_433_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_434_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_435_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_436_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_437_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_438_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_439_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_440_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_441_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_442_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_443_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_444_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_445_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_446_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_447_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_448_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_449_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_44_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_450_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_451_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_452_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_453_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_454_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_455_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_456_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_457_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_458_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_459_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_45_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_460_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_461_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_462_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_463_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_464_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_465_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_466_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_467_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_468_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_469_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_46_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_470_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_471_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_472_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_473_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_474_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_475_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_476_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_477_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_478_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_479_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_47_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_480_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_481_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_482_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_483_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_484_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_485_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_486_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_487_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_488_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_489_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_48_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_490_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_491_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_492_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_493_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_494_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_495_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_496_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_497_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_498_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_499_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_49_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_500_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_501_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_502_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_503_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_504_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_505_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_506_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_507_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_508_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_509_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_50_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_510_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_511_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_512_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_513_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_514_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_515_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_516_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_517_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_518_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_519_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_51_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_520_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_521_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_522_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_523_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_524_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_525_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_526_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_527_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_528_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_529_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_52_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_530_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_531_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_532_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_533_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_534_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_535_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_536_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_537_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_538_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_539_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_53_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_540_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_541_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_542_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_543_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_544_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_545_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_546_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_547_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_548_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_549_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_54_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_550_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_551_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_552_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_553_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_554_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_555_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_556_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_557_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_558_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_559_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_55_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_560_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_561_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_562_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_563_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_564_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_565_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_566_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_567_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_568_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_569_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_56_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_570_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_571_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_572_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_573_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_574_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_575_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_576_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_577_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_578_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_579_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_57_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_580_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_581_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_582_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_583_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_584_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_585_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_586_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_587_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_588_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_589_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_58_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_590_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_591_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_592_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_593_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_594_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_595_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_596_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_597_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_598_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_599_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_59_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_600_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_601_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_602_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_603_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_604_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_605_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_606_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_607_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_608_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_609_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_60_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_610_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_611_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_612_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_613_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_614_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_615_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_616_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_617_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_618_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_619_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_61_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_620_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_621_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_622_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_623_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_624_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_625_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_626_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_627_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_628_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_629_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_62_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_630_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_631_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_632_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_633_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_634_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_635_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_636_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_637_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_638_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_639_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_63_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_640_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_641_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_642_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_643_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_644_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_645_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_646_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_647_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_648_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_649_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_64_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_650_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_651_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_652_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_653_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_654_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_655_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_656_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_657_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_658_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_659_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_65_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_660_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_661_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_662_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_663_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_664_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_665_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_666_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_667_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_668_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_669_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_66_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_670_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_671_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_672_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_673_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_674_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_675_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_676_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_677_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_678_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_679_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_67_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_680_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_681_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_682_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_683_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_684_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_685_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_686_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_687_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_688_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_689_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_68_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_690_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_691_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_692_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_693_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_694_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_695_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_696_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_697_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_698_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_699_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_69_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_700_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_701_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_702_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_703_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_704_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_705_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_706_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_707_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_708_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_709_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_70_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_710_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_711_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_712_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_713_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_714_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_715_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_716_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_717_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_718_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_719_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_71_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_720_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_721_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_722_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_723_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_724_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_725_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_726_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_727_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_728_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_729_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_72_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_730_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_731_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_732_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_733_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_734_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_735_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_736_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_737_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_738_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_739_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_73_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_740_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_741_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_742_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_743_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_744_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_745_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_746_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_747_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_748_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_749_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_74_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_750_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_751_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_752_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_753_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_754_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_755_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_756_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_757_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_758_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_759_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_75_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_760_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_761_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_762_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_763_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_764_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_765_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_766_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_767_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_768_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_769_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_76_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_770_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_771_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_772_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_773_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_774_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_775_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_776_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_777_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_778_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_779_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_77_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_780_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_781_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_782_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_783_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_784_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_785_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_786_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_787_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_788_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_789_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_78_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_790_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_791_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_792_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_793_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_794_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_795_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_796_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_797_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_798_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_799_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_79_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_800_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_801_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_802_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_803_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_804_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_805_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_806_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_807_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_808_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_809_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_80_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_810_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_811_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_812_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_813_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_814_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_815_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_816_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_817_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_818_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_819_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_81_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_820_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_821_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_822_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_823_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_824_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_825_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_826_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_827_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_828_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_829_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_82_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_830_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_831_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_832_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_833_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_834_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_835_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_836_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_837_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_838_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_839_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_83_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_840_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_841_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_842_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_843_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_844_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_845_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_846_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_847_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_848_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_849_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_84_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_850_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_851_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_852_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_853_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_854_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_855_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_856_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_857_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_858_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_859_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_85_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_860_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_861_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_862_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_863_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_864_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_865_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_866_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_867_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_868_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_869_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_86_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_870_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_871_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_872_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_873_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_874_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_875_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_876_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_877_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_878_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_879_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_87_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_880_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_881_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_882_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_883_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_884_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_885_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_886_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_887_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_888_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_889_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_88_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_890_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_891_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_892_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_893_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_894_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_895_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_896_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_897_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_898_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_899_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_89_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_900_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_901_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_902_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_903_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_904_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_905_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_906_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_907_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_908_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_909_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_90_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_910_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_911_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_912_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_913_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_914_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_915_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_916_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_917_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_918_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_919_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_91_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_920_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_921_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_922_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_923_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_924_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_925_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_926_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_927_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_928_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_929_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_92_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_930_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_931_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_932_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_933_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_934_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_935_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_936_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_937_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_938_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_939_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_93_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_940_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_941_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_942_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_943_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_944_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_945_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_946_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_947_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_948_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_949_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_94_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_950_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_951_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_952_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_953_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_954_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_955_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_956_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_957_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_958_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_959_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_95_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_960_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_961_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_962_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_963_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_964_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_965_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_966_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_967_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_968_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_969_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_96_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_970_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_971_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_972_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_973_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_974_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_975_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_976_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_977_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_978_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_979_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_97_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_980_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_981_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_982_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_983_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_984_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_985_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_986_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_987_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_988_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_989_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_98_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_990_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_991_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_992_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_993_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_994_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_995_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_996_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_997_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_998_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_999_n_0 : STD_LOGIC;
  signal o_output_bita_OBUF_inst_i_99_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1000_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1001_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1002_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1003_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1004_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1005_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1006_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1007_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1008_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1009_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_100_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1010_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1011_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1012_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1013_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1014_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1015_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1016_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1017_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1018_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1019_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_101_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1020_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1021_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1022_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1023_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1024_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1025_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1026_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1027_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1028_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1029_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_102_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1030_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1031_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1032_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1033_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1034_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1035_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1036_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1037_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1038_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1039_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_103_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1040_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1041_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1042_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1043_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1044_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1045_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1046_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1047_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1048_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1049_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_104_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1050_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1051_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1052_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1053_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1054_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1055_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1056_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1057_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1058_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1059_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_105_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1060_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1061_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1062_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1063_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1064_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1065_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1066_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1067_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1068_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1069_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_106_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1070_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1071_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1072_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1073_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1074_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1075_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1076_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1077_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1078_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1079_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_107_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1080_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1081_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1082_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1083_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1084_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1085_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1086_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1087_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1088_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1089_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_108_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1090_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1091_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1092_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1093_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1094_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1095_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1096_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1097_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1098_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1099_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_109_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1100_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1101_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1102_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1103_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1104_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1105_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1106_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1107_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1108_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1109_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_110_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1110_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1111_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1112_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1113_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1114_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1115_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1116_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1117_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1118_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1119_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_111_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1120_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1121_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1122_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1123_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1124_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1125_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1126_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1127_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1128_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1129_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_112_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1130_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1131_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1132_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1133_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1134_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1135_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1136_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1137_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1138_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1139_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_113_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1140_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1141_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1142_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1143_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1144_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1145_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1146_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1147_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1148_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1149_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_114_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1150_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1151_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1152_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1153_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1154_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1155_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1156_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1157_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1158_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1159_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_115_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1160_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1161_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1162_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1163_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1164_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1165_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1166_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1167_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1168_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1169_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_116_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1170_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1171_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1172_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1173_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1174_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1175_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1176_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1177_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1178_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1179_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_117_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1180_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1181_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1182_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1183_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1184_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1185_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1186_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1187_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1188_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1189_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_118_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1190_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1191_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1192_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1193_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1194_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1195_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1196_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1197_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1198_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1199_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_119_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1200_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1201_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1202_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1203_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1204_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1205_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1206_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1207_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1208_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1209_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_120_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1210_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1211_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1212_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1213_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1214_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1215_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1216_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1217_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1218_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1219_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_121_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1220_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1221_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1222_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1223_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1224_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1225_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1226_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1227_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1228_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1229_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_122_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1230_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1231_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1232_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1233_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1234_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1235_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1236_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1237_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1238_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1239_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_123_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1240_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1241_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1242_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1243_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1244_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1245_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1246_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1247_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1248_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1249_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_124_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1250_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1251_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1252_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1253_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1254_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1255_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1256_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1257_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1258_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1259_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_125_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1260_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1261_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1262_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1263_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1264_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1265_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1266_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1267_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1268_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1269_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_126_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1270_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1271_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1272_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1273_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1274_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1275_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1276_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1277_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1278_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1279_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_127_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1280_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1281_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1282_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1283_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1284_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1285_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1286_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1287_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1288_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1289_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_128_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1290_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1291_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1292_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1293_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1294_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1295_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1296_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1297_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1298_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1299_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_129_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1300_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1301_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1302_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1303_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1304_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1305_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1306_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1307_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1308_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1309_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_130_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1310_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1311_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1312_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1313_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1314_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1315_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1316_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1317_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1318_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1319_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_131_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1320_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1321_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1322_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1323_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1324_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1325_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1326_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1327_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1328_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1329_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_132_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1330_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1331_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1332_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1333_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1334_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1335_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1336_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1337_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1338_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1339_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_133_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1340_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1341_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1342_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1343_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1344_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1345_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1346_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1347_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1348_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1349_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_134_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1350_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1351_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1352_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1353_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1354_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1355_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1356_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1357_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1358_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1359_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_135_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1360_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1361_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1362_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1363_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1364_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1365_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1366_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1367_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1368_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1369_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_136_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1370_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1371_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1372_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1373_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1374_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1375_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1376_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1377_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1378_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1379_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_137_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1380_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1381_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1382_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1383_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1384_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1385_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1386_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1387_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1388_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1389_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_138_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1390_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1391_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1392_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1393_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1394_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1395_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1396_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1397_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1398_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1399_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_139_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1400_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1401_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1402_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1403_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1404_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1405_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1406_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1407_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1408_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1409_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_140_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1410_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1411_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1412_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1413_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1414_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1415_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1416_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1417_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1418_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1419_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_141_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1420_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1421_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1422_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1423_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1424_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1425_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1426_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1427_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1428_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1429_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_142_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1430_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1431_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1432_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1433_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1434_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1435_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1436_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1437_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1438_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1439_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_143_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1440_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1441_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1442_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1443_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1444_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1445_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1446_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1447_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1448_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1449_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_144_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1450_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1451_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1452_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1453_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1454_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1455_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1456_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1457_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1458_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1459_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_145_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1460_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1461_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1462_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1463_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1464_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1465_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1466_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1467_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1468_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1469_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_146_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1470_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1471_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1472_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1473_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1474_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1475_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1476_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1477_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1478_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1479_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_147_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1480_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1481_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1482_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1483_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1484_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1485_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1486_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1487_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1488_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1489_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_148_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1490_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1491_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1492_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1493_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1494_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1495_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1496_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1497_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1498_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1499_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_149_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1500_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1501_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1502_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1503_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1504_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1505_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1506_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1507_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1508_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1509_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_150_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1510_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1511_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1512_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1513_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1514_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1515_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1516_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1517_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1518_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1519_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_151_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1520_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1521_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1522_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1523_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1524_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1525_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1526_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1527_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1528_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1529_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_152_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1530_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1531_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1532_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1533_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1534_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1535_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1536_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1537_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1538_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1539_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_153_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1540_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1541_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1542_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1543_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1544_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1545_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1546_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1547_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1548_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1549_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_154_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1550_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1551_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1552_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1553_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1554_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_1555_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_155_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_156_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_157_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_158_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_159_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_160_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_161_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_162_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_163_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_164_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_165_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_166_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_167_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_168_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_169_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_170_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_171_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_172_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_173_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_174_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_175_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_176_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_177_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_178_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_179_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_180_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_181_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_182_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_183_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_184_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_185_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_186_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_187_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_188_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_189_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_190_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_191_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_192_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_193_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_194_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_195_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_196_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_197_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_198_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_199_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_200_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_201_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_202_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_203_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_204_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_205_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_206_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_207_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_208_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_209_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_210_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_211_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_212_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_213_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_214_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_215_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_216_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_217_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_218_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_219_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_220_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_221_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_222_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_223_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_224_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_225_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_226_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_227_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_228_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_229_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_230_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_231_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_232_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_233_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_234_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_235_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_236_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_237_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_238_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_239_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_240_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_241_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_242_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_243_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_244_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_245_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_246_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_247_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_248_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_249_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_250_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_251_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_252_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_253_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_254_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_255_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_256_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_257_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_258_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_259_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_260_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_261_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_262_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_263_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_264_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_265_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_266_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_267_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_268_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_269_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_270_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_271_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_272_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_273_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_274_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_275_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_276_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_277_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_278_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_279_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_280_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_281_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_282_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_283_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_284_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_285_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_286_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_287_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_288_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_289_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_290_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_291_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_292_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_293_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_294_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_295_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_296_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_297_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_298_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_299_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_300_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_301_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_302_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_303_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_304_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_305_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_306_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_307_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_308_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_309_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_310_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_311_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_312_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_313_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_314_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_315_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_316_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_317_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_318_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_319_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_320_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_321_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_322_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_323_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_324_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_325_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_326_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_327_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_328_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_329_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_330_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_331_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_332_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_333_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_334_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_335_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_336_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_337_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_338_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_339_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_340_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_341_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_342_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_343_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_344_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_345_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_346_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_347_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_348_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_349_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_350_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_351_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_352_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_353_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_354_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_355_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_356_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_357_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_358_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_359_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_360_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_361_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_362_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_363_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_364_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_365_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_366_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_367_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_368_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_369_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_370_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_371_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_372_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_373_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_374_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_375_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_376_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_377_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_378_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_379_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_380_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_381_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_382_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_383_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_384_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_385_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_386_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_387_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_388_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_389_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_390_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_391_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_392_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_393_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_394_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_395_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_396_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_397_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_398_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_399_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_400_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_401_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_402_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_403_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_404_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_405_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_406_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_407_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_408_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_409_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_410_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_411_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_412_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_413_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_414_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_415_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_416_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_417_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_418_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_419_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_420_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_421_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_422_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_423_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_424_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_425_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_426_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_427_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_428_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_429_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_430_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_431_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_432_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_433_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_434_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_435_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_436_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_437_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_438_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_439_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_440_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_441_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_442_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_443_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_444_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_445_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_446_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_447_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_448_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_449_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_44_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_450_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_451_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_452_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_453_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_454_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_455_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_456_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_457_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_458_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_459_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_45_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_460_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_461_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_462_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_463_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_464_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_465_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_466_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_467_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_468_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_469_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_46_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_470_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_471_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_472_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_473_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_474_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_475_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_476_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_477_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_478_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_479_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_47_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_480_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_481_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_482_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_483_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_484_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_485_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_486_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_487_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_488_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_489_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_48_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_490_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_491_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_492_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_493_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_494_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_495_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_496_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_497_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_498_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_499_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_49_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_500_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_501_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_502_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_503_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_504_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_505_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_506_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_507_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_508_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_509_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_50_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_510_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_511_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_512_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_513_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_514_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_515_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_516_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_517_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_518_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_519_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_51_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_520_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_521_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_522_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_523_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_524_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_525_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_526_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_527_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_528_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_529_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_52_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_530_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_531_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_532_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_533_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_534_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_535_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_536_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_537_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_538_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_539_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_53_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_540_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_541_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_542_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_543_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_544_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_545_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_546_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_547_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_548_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_549_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_54_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_550_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_551_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_552_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_553_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_554_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_555_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_556_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_557_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_558_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_559_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_55_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_560_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_561_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_562_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_563_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_564_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_565_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_566_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_567_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_568_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_569_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_56_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_570_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_571_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_572_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_573_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_574_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_575_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_576_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_577_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_578_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_579_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_57_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_580_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_581_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_582_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_583_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_584_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_585_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_586_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_587_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_588_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_589_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_58_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_590_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_591_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_592_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_593_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_594_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_595_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_596_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_597_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_598_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_599_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_59_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_600_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_601_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_602_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_603_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_604_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_605_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_606_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_607_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_608_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_609_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_60_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_610_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_611_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_612_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_613_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_614_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_615_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_616_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_617_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_618_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_619_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_61_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_620_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_621_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_622_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_623_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_624_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_625_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_626_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_627_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_628_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_629_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_62_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_630_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_631_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_632_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_633_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_634_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_635_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_636_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_637_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_638_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_639_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_63_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_640_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_641_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_642_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_643_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_644_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_645_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_646_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_647_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_648_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_649_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_64_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_650_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_651_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_652_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_653_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_654_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_655_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_656_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_657_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_658_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_659_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_65_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_660_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_661_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_662_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_663_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_664_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_665_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_666_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_667_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_668_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_669_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_66_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_670_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_671_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_672_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_673_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_674_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_675_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_676_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_677_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_678_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_679_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_67_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_680_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_681_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_682_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_683_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_684_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_685_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_686_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_687_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_688_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_689_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_68_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_690_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_691_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_692_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_693_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_694_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_695_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_696_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_697_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_698_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_699_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_69_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_700_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_701_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_702_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_703_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_704_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_705_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_706_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_707_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_708_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_709_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_70_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_710_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_711_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_712_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_713_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_714_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_715_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_716_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_717_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_718_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_719_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_71_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_720_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_721_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_722_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_723_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_724_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_725_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_726_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_727_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_728_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_729_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_72_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_730_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_731_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_732_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_733_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_734_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_735_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_736_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_737_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_738_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_739_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_73_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_740_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_741_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_742_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_743_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_744_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_745_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_746_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_747_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_748_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_749_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_74_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_750_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_751_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_752_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_753_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_754_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_755_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_756_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_757_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_758_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_759_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_75_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_760_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_761_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_762_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_763_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_764_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_765_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_766_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_767_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_768_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_769_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_76_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_770_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_771_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_772_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_773_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_774_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_775_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_776_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_777_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_778_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_779_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_77_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_780_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_781_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_782_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_783_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_784_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_785_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_786_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_787_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_788_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_789_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_78_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_790_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_791_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_792_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_793_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_794_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_795_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_796_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_797_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_798_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_799_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_79_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_800_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_801_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_802_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_803_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_804_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_805_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_806_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_807_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_808_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_809_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_80_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_810_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_811_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_812_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_813_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_814_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_815_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_816_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_817_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_818_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_819_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_81_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_820_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_821_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_822_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_823_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_824_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_825_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_826_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_827_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_828_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_829_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_82_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_830_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_831_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_832_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_833_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_834_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_835_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_836_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_837_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_838_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_839_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_83_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_840_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_841_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_842_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_843_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_844_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_845_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_846_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_847_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_848_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_849_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_84_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_850_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_851_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_852_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_853_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_854_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_855_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_856_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_857_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_858_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_859_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_85_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_860_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_861_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_862_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_863_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_864_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_865_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_866_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_867_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_868_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_869_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_86_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_870_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_871_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_872_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_873_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_874_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_875_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_876_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_877_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_878_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_879_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_87_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_880_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_881_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_882_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_883_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_884_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_885_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_886_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_887_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_888_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_889_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_88_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_890_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_891_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_892_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_893_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_894_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_895_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_896_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_897_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_898_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_899_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_89_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_900_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_901_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_902_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_903_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_904_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_905_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_906_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_907_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_908_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_909_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_90_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_910_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_911_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_912_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_913_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_914_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_915_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_916_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_917_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_918_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_919_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_91_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_920_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_921_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_922_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_923_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_924_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_925_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_926_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_927_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_928_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_929_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_92_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_930_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_931_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_932_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_933_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_934_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_935_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_936_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_937_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_938_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_939_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_93_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_940_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_941_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_942_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_943_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_944_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_945_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_946_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_947_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_948_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_949_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_94_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_950_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_951_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_952_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_953_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_954_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_955_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_956_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_957_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_958_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_959_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_95_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_960_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_961_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_962_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_963_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_964_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_965_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_966_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_967_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_968_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_969_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_96_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_970_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_971_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_972_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_973_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_974_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_975_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_976_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_977_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_978_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_979_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_97_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_980_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_981_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_982_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_983_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_984_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_985_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_986_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_987_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_988_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_989_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_98_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_990_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_991_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_992_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_993_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_994_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_995_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_996_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_997_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_998_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_999_n_0 : STD_LOGIC;
  signal o_output_bitb_OBUF_inst_i_99_n_0 : STD_LOGIC;
  signal \s1_s2_dina_reg[2][10]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][10]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][10]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][10]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][10]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][11]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][11]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][11]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][11]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][11]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][12]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][12]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][12]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][12]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][12]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][13]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][13]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][13]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][13]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][13]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][14]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][14]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][14]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][14]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][14]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][15]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][15]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][15]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][15]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][15]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][16]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][16]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][16]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][16]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][16]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][17]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][17]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][17]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][17]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][17]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][18]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][18]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][18]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][18]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][18]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][19]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][19]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][19]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][19]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][19]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][1]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][1]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][1]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][1]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][1]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][20]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][20]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][20]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][20]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][20]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][21]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][21]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][21]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][21]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][21]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][22]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][22]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][22]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][22]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][22]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][23]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][23]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][23]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][23]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][23]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][24]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][24]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][24]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][24]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][24]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][25]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][25]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][25]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][25]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][25]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][26]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][26]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][26]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][26]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][26]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][27]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][27]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][27]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][27]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][27]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][28]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][28]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][28]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][28]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][28]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][29]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][29]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][29]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][29]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][29]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][2]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][2]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][2]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][2]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][2]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][30]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][30]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][30]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][30]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][30]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][31]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][31]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][31]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][31]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][31]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][32]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][32]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][32]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][32]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][32]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][33]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][33]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][33]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][33]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][33]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][34]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][34]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][34]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][34]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][34]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][35]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][35]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][35]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][35]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][35]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][3]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][3]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][3]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][3]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][3]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][4]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][4]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][4]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][4]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][4]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][5]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][5]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][5]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][5]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][5]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][6]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][6]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][6]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][6]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][6]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][7]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][7]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][7]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][7]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][7]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][8]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][8]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][8]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][8]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][8]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][9]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][9]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][9]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][9]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg[2][9]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][32]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][33]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][34]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][35]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \s1_s2_dina_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][10]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][10]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][10]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][10]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][10]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][11]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][11]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][11]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][11]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][11]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][12]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][12]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][12]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][12]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][12]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][13]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][13]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][13]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][13]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][13]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][14]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][14]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][14]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][14]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][14]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][15]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][15]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][15]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][15]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][15]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][16]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][16]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][16]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][16]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][16]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][17]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][17]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][17]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][17]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][17]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][18]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][18]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][18]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][18]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][18]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][19]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][19]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][19]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][19]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][19]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][1]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][1]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][1]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][1]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][1]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][20]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][20]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][20]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][20]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][20]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][21]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][21]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][21]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][21]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][21]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][22]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][22]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][22]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][22]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][22]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][23]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][23]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][23]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][23]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][23]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][24]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][24]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][24]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][24]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][24]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][25]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][25]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][25]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][25]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][25]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][26]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][26]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][26]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][26]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][26]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][27]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][27]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][27]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][27]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][27]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][28]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][28]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][28]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][28]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][28]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][29]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][29]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][29]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][29]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][29]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][2]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][2]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][2]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][2]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][2]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][30]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][30]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][30]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][30]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][30]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][31]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][31]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][31]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][31]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][31]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][32]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][32]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][32]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][32]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][32]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][33]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][33]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][33]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][33]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][33]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][34]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][34]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][34]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][34]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][34]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][35]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][35]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][35]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][35]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][35]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][3]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][3]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][3]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][3]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][3]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][4]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][4]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][4]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][4]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][4]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][5]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][5]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][5]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][5]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][5]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][6]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][6]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][6]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][6]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][6]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][7]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][7]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][7]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][7]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][7]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][8]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][8]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][8]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][8]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][8]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][9]_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][9]_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][9]_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][9]_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg[2][9]_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][32]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][33]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][34]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][35]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \s1_s2_dinb_reg_n_0_[2][9]\ : STD_LOGIC;
  signal s1_s2_wea : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \s1_s2_wea_reg[1]_srl3_last_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__0_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__15_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__16_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__17_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__18_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__19_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__1_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__2_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__3_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_wea_reg[2]__0_rep_rep_n_0\ : STD_LOGIC;
  signal s1_s2_web : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \s1_s2_web_reg[1]_srl3_last_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__0_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__15_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__16_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__17_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__18_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__19_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__1_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__2_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__3_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__0_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__10_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__11_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__12_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__13_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__14_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__1_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__2_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__3_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__4_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__5_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__6_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__7_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__8_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep__9_n_0\ : STD_LOGIC;
  signal \s1_s2_web_reg[2]__0_rep_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][0]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][0]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][0]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][0]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][0]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][1]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][1]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][1]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][1]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][1]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][2]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][2]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][2]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][2]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][2]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][3]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][3]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][3]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][3]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][3]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][4]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][4]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][4]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][4]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][4]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][5]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][5]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][5]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][5]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][5]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][6]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][6]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][6]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][6]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][6]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][7]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][7]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][7]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][7]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][7]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][8]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][8]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][8]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][8]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][8]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][9]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][9]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][9]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][9]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg[2][9]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \s_brama_addr_pline_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[2]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_brama_sel_pline_reg[3][0]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][0]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][0]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][0]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][0]_rep__4_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][0]_rep__5_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][0]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][1]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][1]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][1]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][1]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][1]_rep__4_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][1]_rep__5_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][1]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][2]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][2]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][2]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][3]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][3]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][6]_rep__0_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][6]_rep__1_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][6]_rep__2_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][6]_rep__3_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][6]_rep__4_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3][6]_rep_n_0\ : STD_LOGIC;
  signal \s_brama_sel_pline_reg[3]_3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][0]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][1]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][2]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][3]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][4]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][5]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][6]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][7]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][8]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg[2][9]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \s_bramb_addr_pline_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][0]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][1]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][2]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][3]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3][6]_rep_n_0\ : STD_LOGIC;
  signal \s_bramb_sel_pline_reg[3]_2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal s_douta : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,0]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,10]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,11]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,12]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,13]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,14]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,15]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,16]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,17]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,18]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,19]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,1]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,20]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,21]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,22]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,23]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,24]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,25]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,26]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,27]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,28]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,29]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,2]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,30]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,31]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,32]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,33]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,34]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,35]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,36]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,37]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,38]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,39]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,3]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,40]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,41]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,42]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,43]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,44]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,45]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,46]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,47]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,48]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,49]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,4]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,50]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,51]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,52]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,53]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,54]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,55]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,56]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,57]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,58]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,59]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,5]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,60]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,61]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,62]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,63]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,64]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,65]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,66]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,67]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,68]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,69]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,6]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,70]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,71]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,72]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,73]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,74]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,75]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,76]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,77]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,78]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,79]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,7]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,80]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,81]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,82]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,83]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,84]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,85]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,86]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,87]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,88]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,89]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,8]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,90]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,91]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,92]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,93]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,94]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,95]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutas[0,9]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal s_doutb : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,0]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,10]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,11]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,12]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,13]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,14]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,15]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,16]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,17]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,18]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,19]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,1]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,20]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,21]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,22]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,23]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,24]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,25]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,26]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,27]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,28]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,29]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,2]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,30]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,31]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,32]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,33]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,34]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,35]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,36]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,37]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,38]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,39]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,3]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,40]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,41]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,42]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,43]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,44]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,45]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,46]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,47]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,48]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,49]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,4]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,50]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,51]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,52]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,53]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,54]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,55]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,56]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,57]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,58]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,59]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,5]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,60]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,61]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,62]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,63]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,64]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,65]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,66]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,67]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,68]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,69]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,6]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,70]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,71]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,72]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,73]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,74]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,75]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,76]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,77]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,78]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,79]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,7]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,80]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,81]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,82]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,83]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,84]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,85]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,86]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,87]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,88]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,89]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,8]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,90]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,91]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,92]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,93]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,94]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,95]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \s_doutbs[0,9]\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[0].s2_enas[0,0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[0].s2_enbs[0,0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[10].s2_enas[0,10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[10].s2_enbs[0,10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[11].s2_enas[0,11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[11].s2_enbs[0,11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[12].s2_enas[0,12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[12].s2_enbs[0,12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[13].s2_enas[0,13]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[13].s2_enbs[0,13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[14].s2_enas[0,14]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[14].s2_enbs[0,14]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[15].s2_enas[0,15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[15].s2_enbs[0,15]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[16].s2_enas[0,16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[16].s2_enbs[0,16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[17].s2_enas[0,17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[17].s2_enbs[0,17]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[18].s2_enas[0,18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[18].s2_enbs[0,18]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[19].s2_enas[0,19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[19].s2_enbs[0,19]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[1].s2_enas[0,1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[1].s2_enbs[0,1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[20].s2_enas[0,20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[20].s2_enbs[0,20]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[21].s2_enas[0,21]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[21].s2_enbs[0,21]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[22].s2_enas[0,22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[22].s2_enbs[0,22]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[23].s2_enas[0,23]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[23].s2_enbs[0,23]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[24].s2_enas[0,24]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[24].s2_enbs[0,24]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[25].s2_enas[0,25]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[25].s2_enbs[0,25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[26].s2_enas[0,26]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[26].s2_enbs[0,26]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[27].s2_enas[0,27]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[27].s2_enbs[0,27]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[28].s2_enas[0,28]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[28].s2_enbs[0,28]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[29].s2_enas[0,29]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[29].s2_enbs[0,29]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[2].s2_enas[0,2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[2].s2_enbs[0,2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[30].s2_enas[0,30]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[30].s2_enbs[0,30]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[31].s2_enas[0,31]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[31].s2_enbs[0,31]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[33].s2_enas[0,33]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[33].s2_enbs[0,33]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[34].s2_enas[0,34]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[34].s2_enbs[0,34]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[36].s2_enas[0,36]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[36].s2_enbs[0,36]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[37].s2_enas[0,37]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[37].s2_enbs[0,37]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[38].s2_enas[0,38]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[38].s2_enbs[0,38]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[39].s2_enas[0,39]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[39].s2_enbs[0,39]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[3].s2_enas[0,3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[3].s2_enbs[0,3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[40].s2_enas[0,40]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[40].s2_enbs[0,40]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[41].s2_enas[0,41]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[41].s2_enbs[0,41]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[42].s2_enas[0,42]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[42].s2_enbs[0,42]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[43].s2_enas[0,43]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[43].s2_enbs[0,43]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[44].s2_enas[0,44]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[44].s2_enbs[0,44]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[46].s2_enas[0,46]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[46].s2_enbs[0,46]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[48].s2_enas[0,48]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[48].s2_enbs[0,48]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[49].s2_enas[0,49]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[49].s2_enbs[0,49]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[50].s2_enas[0,50]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[50].s2_enbs[0,50]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[51].s2_enas[0,51]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[51].s2_enbs[0,51]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[52].s2_enas[0,52]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[52].s2_enbs[0,52]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[53].s2_enas[0,53]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[53].s2_enbs[0,53]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[54].s2_enas[0,54]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[54].s2_enbs[0,54]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[55].s2_enas[0,55]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[55].s2_enbs[0,55]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[56].s2_enas[0,56]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[56].s2_enbs[0,56]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[57].s2_enas[0,57]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[57].s2_enbs[0,57]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[58].s2_enas[0,58]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[58].s2_enbs[0,58]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[59].s2_enas[0,59]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[59].s2_enbs[0,59]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[5].s2_enas[0,5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[5].s2_enbs[0,5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[60].s2_enas[0,60]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[60].s2_enbs[0,60]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[62].s2_enas[0,62]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[62].s2_enbs[0,62]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[64].s2_enas[0,64]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[64].s2_enbs[0,64]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[65].s2_enas[0,65]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[65].s2_enbs[0,65]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[66].s2_enas[0,66]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[66].s2_enbs[0,66]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[67].s2_enas[0,67]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[67].s2_enbs[0,67]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[68].s2_enas[0,68]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[68].s2_enbs[0,68]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[69].s2_enas[0,69]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[69].s2_enbs[0,69]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[70].s2_enas[0,70]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[70].s2_enbs[0,70]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[71].s2_enas[0,71]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[71].s2_enbs[0,71]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[72].s2_enas[0,72]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[72].s2_enbs[0,72]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[73].s2_enas[0,73]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[73].s2_enbs[0,73]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[74].s2_enas[0,74]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[74].s2_enbs[0,74]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[75].s2_enas[0,75]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[75].s2_enbs[0,75]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[76].s2_enas[0,76]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[76].s2_enbs[0,76]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[77].s2_enas[0,77]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[77].s2_enbs[0,77]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[78].s2_enas[0,78]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[78].s2_enbs[0,78]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[79].s2_enas[0,79]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[79].s2_enbs[0,79]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[7].s2_enas[0,7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[7].s2_enbs[0,7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[80].s2_enas[0,80]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[80].s2_enbs[0,80]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[81].s2_enas[0,81]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[81].s2_enbs[0,81]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[82].s2_enas[0,82]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[82].s2_enbs[0,82]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[83].s2_enas[0,83]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[83].s2_enbs[0,83]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[84].s2_enas[0,84]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[84].s2_enbs[0,84]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[85].s2_enas[0,85]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[85].s2_enbs[0,85]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[86].s2_enas[0,86]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[86].s2_enbs[0,86]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[87].s2_enas[0,87]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[87].s2_enbs[0,87]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[88].s2_enas[0,88]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[88].s2_enbs[0,88]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[89].s2_enas[0,89]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[89].s2_enbs[0,89]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[8].s2_enas[0,8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[8].s2_enbs[0,8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[90].s2_enas[0,90]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[90].s2_enbs[0,90]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[91].s2_enas[0,91]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[91].s2_enbs[0,91]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[9].s2_enas[0,9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_prim_width[0].gen_prim_depth[9].s2_enbs[0,9]_i_1\ : label is "soft_lutpair4";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][10]\ : label is "s1_s2_dina_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][10]_rep\ : label is "s1_s2_dina_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][10]_rep__0\ : label is "s1_s2_dina_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][10]_rep__1\ : label is "s1_s2_dina_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][10]_rep__2\ : label is "s1_s2_dina_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][10]_rep__3\ : label is "s1_s2_dina_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][11]\ : label is "s1_s2_dina_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][11]_rep\ : label is "s1_s2_dina_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][11]_rep__0\ : label is "s1_s2_dina_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][11]_rep__1\ : label is "s1_s2_dina_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][11]_rep__2\ : label is "s1_s2_dina_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][11]_rep__3\ : label is "s1_s2_dina_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][12]\ : label is "s1_s2_dina_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][12]_rep\ : label is "s1_s2_dina_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][12]_rep__0\ : label is "s1_s2_dina_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][12]_rep__1\ : label is "s1_s2_dina_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][12]_rep__2\ : label is "s1_s2_dina_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][12]_rep__3\ : label is "s1_s2_dina_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][13]\ : label is "s1_s2_dina_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][13]_rep\ : label is "s1_s2_dina_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][13]_rep__0\ : label is "s1_s2_dina_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][13]_rep__1\ : label is "s1_s2_dina_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][13]_rep__2\ : label is "s1_s2_dina_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][13]_rep__3\ : label is "s1_s2_dina_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][14]\ : label is "s1_s2_dina_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][14]_rep\ : label is "s1_s2_dina_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][14]_rep__0\ : label is "s1_s2_dina_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][14]_rep__1\ : label is "s1_s2_dina_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][14]_rep__2\ : label is "s1_s2_dina_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][14]_rep__3\ : label is "s1_s2_dina_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][15]\ : label is "s1_s2_dina_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][15]_rep\ : label is "s1_s2_dina_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][15]_rep__0\ : label is "s1_s2_dina_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][15]_rep__1\ : label is "s1_s2_dina_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][15]_rep__2\ : label is "s1_s2_dina_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][15]_rep__3\ : label is "s1_s2_dina_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][16]\ : label is "s1_s2_dina_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][16]_rep\ : label is "s1_s2_dina_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][16]_rep__0\ : label is "s1_s2_dina_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][16]_rep__1\ : label is "s1_s2_dina_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][16]_rep__2\ : label is "s1_s2_dina_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][16]_rep__3\ : label is "s1_s2_dina_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][17]\ : label is "s1_s2_dina_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][17]_rep\ : label is "s1_s2_dina_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][17]_rep__0\ : label is "s1_s2_dina_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][17]_rep__1\ : label is "s1_s2_dina_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][17]_rep__2\ : label is "s1_s2_dina_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][17]_rep__3\ : label is "s1_s2_dina_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][18]\ : label is "s1_s2_dina_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][18]_rep\ : label is "s1_s2_dina_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][18]_rep__0\ : label is "s1_s2_dina_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][18]_rep__1\ : label is "s1_s2_dina_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][18]_rep__2\ : label is "s1_s2_dina_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][18]_rep__3\ : label is "s1_s2_dina_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][19]\ : label is "s1_s2_dina_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][19]_rep\ : label is "s1_s2_dina_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][19]_rep__0\ : label is "s1_s2_dina_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][19]_rep__1\ : label is "s1_s2_dina_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][19]_rep__2\ : label is "s1_s2_dina_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][19]_rep__3\ : label is "s1_s2_dina_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][1]\ : label is "s1_s2_dina_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][1]_rep\ : label is "s1_s2_dina_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][1]_rep__0\ : label is "s1_s2_dina_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][1]_rep__1\ : label is "s1_s2_dina_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][1]_rep__2\ : label is "s1_s2_dina_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][1]_rep__3\ : label is "s1_s2_dina_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][20]\ : label is "s1_s2_dina_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][20]_rep\ : label is "s1_s2_dina_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][20]_rep__0\ : label is "s1_s2_dina_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][20]_rep__1\ : label is "s1_s2_dina_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][20]_rep__2\ : label is "s1_s2_dina_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][20]_rep__3\ : label is "s1_s2_dina_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][21]\ : label is "s1_s2_dina_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][21]_rep\ : label is "s1_s2_dina_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][21]_rep__0\ : label is "s1_s2_dina_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][21]_rep__1\ : label is "s1_s2_dina_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][21]_rep__2\ : label is "s1_s2_dina_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][21]_rep__3\ : label is "s1_s2_dina_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][22]\ : label is "s1_s2_dina_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][22]_rep\ : label is "s1_s2_dina_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][22]_rep__0\ : label is "s1_s2_dina_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][22]_rep__1\ : label is "s1_s2_dina_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][22]_rep__2\ : label is "s1_s2_dina_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][22]_rep__3\ : label is "s1_s2_dina_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][23]\ : label is "s1_s2_dina_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][23]_rep\ : label is "s1_s2_dina_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][23]_rep__0\ : label is "s1_s2_dina_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][23]_rep__1\ : label is "s1_s2_dina_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][23]_rep__2\ : label is "s1_s2_dina_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][23]_rep__3\ : label is "s1_s2_dina_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][24]\ : label is "s1_s2_dina_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][24]_rep\ : label is "s1_s2_dina_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][24]_rep__0\ : label is "s1_s2_dina_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][24]_rep__1\ : label is "s1_s2_dina_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][24]_rep__2\ : label is "s1_s2_dina_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][24]_rep__3\ : label is "s1_s2_dina_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][25]\ : label is "s1_s2_dina_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][25]_rep\ : label is "s1_s2_dina_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][25]_rep__0\ : label is "s1_s2_dina_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][25]_rep__1\ : label is "s1_s2_dina_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][25]_rep__2\ : label is "s1_s2_dina_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][25]_rep__3\ : label is "s1_s2_dina_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][26]\ : label is "s1_s2_dina_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][26]_rep\ : label is "s1_s2_dina_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][26]_rep__0\ : label is "s1_s2_dina_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][26]_rep__1\ : label is "s1_s2_dina_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][26]_rep__2\ : label is "s1_s2_dina_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][26]_rep__3\ : label is "s1_s2_dina_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][27]\ : label is "s1_s2_dina_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][27]_rep\ : label is "s1_s2_dina_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][27]_rep__0\ : label is "s1_s2_dina_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][27]_rep__1\ : label is "s1_s2_dina_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][27]_rep__2\ : label is "s1_s2_dina_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][27]_rep__3\ : label is "s1_s2_dina_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][28]\ : label is "s1_s2_dina_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][28]_rep\ : label is "s1_s2_dina_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][28]_rep__0\ : label is "s1_s2_dina_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][28]_rep__1\ : label is "s1_s2_dina_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][28]_rep__2\ : label is "s1_s2_dina_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][28]_rep__3\ : label is "s1_s2_dina_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][29]\ : label is "s1_s2_dina_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][29]_rep\ : label is "s1_s2_dina_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][29]_rep__0\ : label is "s1_s2_dina_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][29]_rep__1\ : label is "s1_s2_dina_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][29]_rep__2\ : label is "s1_s2_dina_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][29]_rep__3\ : label is "s1_s2_dina_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][2]\ : label is "s1_s2_dina_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][2]_rep\ : label is "s1_s2_dina_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][2]_rep__0\ : label is "s1_s2_dina_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][2]_rep__1\ : label is "s1_s2_dina_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][2]_rep__2\ : label is "s1_s2_dina_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][2]_rep__3\ : label is "s1_s2_dina_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][30]\ : label is "s1_s2_dina_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][30]_rep\ : label is "s1_s2_dina_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][30]_rep__0\ : label is "s1_s2_dina_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][30]_rep__1\ : label is "s1_s2_dina_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][30]_rep__2\ : label is "s1_s2_dina_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][30]_rep__3\ : label is "s1_s2_dina_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][31]\ : label is "s1_s2_dina_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][31]_rep\ : label is "s1_s2_dina_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][31]_rep__0\ : label is "s1_s2_dina_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][31]_rep__1\ : label is "s1_s2_dina_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][31]_rep__2\ : label is "s1_s2_dina_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][31]_rep__3\ : label is "s1_s2_dina_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][32]\ : label is "s1_s2_dina_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][32]_rep\ : label is "s1_s2_dina_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][32]_rep__0\ : label is "s1_s2_dina_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][32]_rep__1\ : label is "s1_s2_dina_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][32]_rep__2\ : label is "s1_s2_dina_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][32]_rep__3\ : label is "s1_s2_dina_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][33]\ : label is "s1_s2_dina_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][33]_rep\ : label is "s1_s2_dina_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][33]_rep__0\ : label is "s1_s2_dina_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][33]_rep__1\ : label is "s1_s2_dina_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][33]_rep__2\ : label is "s1_s2_dina_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][33]_rep__3\ : label is "s1_s2_dina_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][34]\ : label is "s1_s2_dina_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][34]_rep\ : label is "s1_s2_dina_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][34]_rep__0\ : label is "s1_s2_dina_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][34]_rep__1\ : label is "s1_s2_dina_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][34]_rep__2\ : label is "s1_s2_dina_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][34]_rep__3\ : label is "s1_s2_dina_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][35]\ : label is "s1_s2_dina_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][35]_rep\ : label is "s1_s2_dina_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][35]_rep__0\ : label is "s1_s2_dina_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][35]_rep__1\ : label is "s1_s2_dina_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][35]_rep__2\ : label is "s1_s2_dina_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][35]_rep__3\ : label is "s1_s2_dina_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][3]\ : label is "s1_s2_dina_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][3]_rep\ : label is "s1_s2_dina_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][3]_rep__0\ : label is "s1_s2_dina_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][3]_rep__1\ : label is "s1_s2_dina_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][3]_rep__2\ : label is "s1_s2_dina_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][3]_rep__3\ : label is "s1_s2_dina_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][4]\ : label is "s1_s2_dina_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][4]_rep\ : label is "s1_s2_dina_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][4]_rep__0\ : label is "s1_s2_dina_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][4]_rep__1\ : label is "s1_s2_dina_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][4]_rep__2\ : label is "s1_s2_dina_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][4]_rep__3\ : label is "s1_s2_dina_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][5]\ : label is "s1_s2_dina_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][5]_rep\ : label is "s1_s2_dina_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][5]_rep__0\ : label is "s1_s2_dina_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][5]_rep__1\ : label is "s1_s2_dina_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][5]_rep__2\ : label is "s1_s2_dina_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][5]_rep__3\ : label is "s1_s2_dina_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][6]\ : label is "s1_s2_dina_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][6]_rep\ : label is "s1_s2_dina_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][6]_rep__0\ : label is "s1_s2_dina_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][6]_rep__1\ : label is "s1_s2_dina_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][6]_rep__2\ : label is "s1_s2_dina_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][6]_rep__3\ : label is "s1_s2_dina_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][7]\ : label is "s1_s2_dina_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][7]_rep\ : label is "s1_s2_dina_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][7]_rep__0\ : label is "s1_s2_dina_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][7]_rep__1\ : label is "s1_s2_dina_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][7]_rep__2\ : label is "s1_s2_dina_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][7]_rep__3\ : label is "s1_s2_dina_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][8]\ : label is "s1_s2_dina_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][8]_rep\ : label is "s1_s2_dina_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][8]_rep__0\ : label is "s1_s2_dina_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][8]_rep__1\ : label is "s1_s2_dina_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][8]_rep__2\ : label is "s1_s2_dina_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][8]_rep__3\ : label is "s1_s2_dina_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][9]\ : label is "s1_s2_dina_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][9]_rep\ : label is "s1_s2_dina_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][9]_rep__0\ : label is "s1_s2_dina_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][9]_rep__1\ : label is "s1_s2_dina_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][9]_rep__2\ : label is "s1_s2_dina_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dina_reg[2][9]_rep__3\ : label is "s1_s2_dina_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][10]\ : label is "s1_s2_dinb_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][10]_rep\ : label is "s1_s2_dinb_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][10]_rep__0\ : label is "s1_s2_dinb_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][10]_rep__1\ : label is "s1_s2_dinb_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][10]_rep__2\ : label is "s1_s2_dinb_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][10]_rep__3\ : label is "s1_s2_dinb_reg[2][10]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][11]\ : label is "s1_s2_dinb_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][11]_rep\ : label is "s1_s2_dinb_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][11]_rep__0\ : label is "s1_s2_dinb_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][11]_rep__1\ : label is "s1_s2_dinb_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][11]_rep__2\ : label is "s1_s2_dinb_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][11]_rep__3\ : label is "s1_s2_dinb_reg[2][11]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][12]\ : label is "s1_s2_dinb_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][12]_rep\ : label is "s1_s2_dinb_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][12]_rep__0\ : label is "s1_s2_dinb_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][12]_rep__1\ : label is "s1_s2_dinb_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][12]_rep__2\ : label is "s1_s2_dinb_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][12]_rep__3\ : label is "s1_s2_dinb_reg[2][12]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][13]\ : label is "s1_s2_dinb_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][13]_rep\ : label is "s1_s2_dinb_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][13]_rep__0\ : label is "s1_s2_dinb_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][13]_rep__1\ : label is "s1_s2_dinb_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][13]_rep__2\ : label is "s1_s2_dinb_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][13]_rep__3\ : label is "s1_s2_dinb_reg[2][13]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][14]\ : label is "s1_s2_dinb_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][14]_rep\ : label is "s1_s2_dinb_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][14]_rep__0\ : label is "s1_s2_dinb_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][14]_rep__1\ : label is "s1_s2_dinb_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][14]_rep__2\ : label is "s1_s2_dinb_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][14]_rep__3\ : label is "s1_s2_dinb_reg[2][14]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][15]\ : label is "s1_s2_dinb_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][15]_rep\ : label is "s1_s2_dinb_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][15]_rep__0\ : label is "s1_s2_dinb_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][15]_rep__1\ : label is "s1_s2_dinb_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][15]_rep__2\ : label is "s1_s2_dinb_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][15]_rep__3\ : label is "s1_s2_dinb_reg[2][15]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][16]\ : label is "s1_s2_dinb_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][16]_rep\ : label is "s1_s2_dinb_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][16]_rep__0\ : label is "s1_s2_dinb_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][16]_rep__1\ : label is "s1_s2_dinb_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][16]_rep__2\ : label is "s1_s2_dinb_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][16]_rep__3\ : label is "s1_s2_dinb_reg[2][16]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][17]\ : label is "s1_s2_dinb_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][17]_rep\ : label is "s1_s2_dinb_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][17]_rep__0\ : label is "s1_s2_dinb_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][17]_rep__1\ : label is "s1_s2_dinb_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][17]_rep__2\ : label is "s1_s2_dinb_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][17]_rep__3\ : label is "s1_s2_dinb_reg[2][17]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][18]\ : label is "s1_s2_dinb_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][18]_rep\ : label is "s1_s2_dinb_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][18]_rep__0\ : label is "s1_s2_dinb_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][18]_rep__1\ : label is "s1_s2_dinb_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][18]_rep__2\ : label is "s1_s2_dinb_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][18]_rep__3\ : label is "s1_s2_dinb_reg[2][18]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][19]\ : label is "s1_s2_dinb_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][19]_rep\ : label is "s1_s2_dinb_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][19]_rep__0\ : label is "s1_s2_dinb_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][19]_rep__1\ : label is "s1_s2_dinb_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][19]_rep__2\ : label is "s1_s2_dinb_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][19]_rep__3\ : label is "s1_s2_dinb_reg[2][19]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][1]\ : label is "s1_s2_dinb_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][1]_rep\ : label is "s1_s2_dinb_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][1]_rep__0\ : label is "s1_s2_dinb_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][1]_rep__1\ : label is "s1_s2_dinb_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][1]_rep__2\ : label is "s1_s2_dinb_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][1]_rep__3\ : label is "s1_s2_dinb_reg[2][1]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][20]\ : label is "s1_s2_dinb_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][20]_rep\ : label is "s1_s2_dinb_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][20]_rep__0\ : label is "s1_s2_dinb_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][20]_rep__1\ : label is "s1_s2_dinb_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][20]_rep__2\ : label is "s1_s2_dinb_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][20]_rep__3\ : label is "s1_s2_dinb_reg[2][20]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][21]\ : label is "s1_s2_dinb_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][21]_rep\ : label is "s1_s2_dinb_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][21]_rep__0\ : label is "s1_s2_dinb_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][21]_rep__1\ : label is "s1_s2_dinb_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][21]_rep__2\ : label is "s1_s2_dinb_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][21]_rep__3\ : label is "s1_s2_dinb_reg[2][21]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][22]\ : label is "s1_s2_dinb_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][22]_rep\ : label is "s1_s2_dinb_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][22]_rep__0\ : label is "s1_s2_dinb_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][22]_rep__1\ : label is "s1_s2_dinb_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][22]_rep__2\ : label is "s1_s2_dinb_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][22]_rep__3\ : label is "s1_s2_dinb_reg[2][22]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][23]\ : label is "s1_s2_dinb_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][23]_rep\ : label is "s1_s2_dinb_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][23]_rep__0\ : label is "s1_s2_dinb_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][23]_rep__1\ : label is "s1_s2_dinb_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][23]_rep__2\ : label is "s1_s2_dinb_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][23]_rep__3\ : label is "s1_s2_dinb_reg[2][23]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][24]\ : label is "s1_s2_dinb_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][24]_rep\ : label is "s1_s2_dinb_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][24]_rep__0\ : label is "s1_s2_dinb_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][24]_rep__1\ : label is "s1_s2_dinb_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][24]_rep__2\ : label is "s1_s2_dinb_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][24]_rep__3\ : label is "s1_s2_dinb_reg[2][24]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][25]\ : label is "s1_s2_dinb_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][25]_rep\ : label is "s1_s2_dinb_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][25]_rep__0\ : label is "s1_s2_dinb_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][25]_rep__1\ : label is "s1_s2_dinb_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][25]_rep__2\ : label is "s1_s2_dinb_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][25]_rep__3\ : label is "s1_s2_dinb_reg[2][25]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][26]\ : label is "s1_s2_dinb_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][26]_rep\ : label is "s1_s2_dinb_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][26]_rep__0\ : label is "s1_s2_dinb_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][26]_rep__1\ : label is "s1_s2_dinb_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][26]_rep__2\ : label is "s1_s2_dinb_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][26]_rep__3\ : label is "s1_s2_dinb_reg[2][26]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][27]\ : label is "s1_s2_dinb_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][27]_rep\ : label is "s1_s2_dinb_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][27]_rep__0\ : label is "s1_s2_dinb_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][27]_rep__1\ : label is "s1_s2_dinb_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][27]_rep__2\ : label is "s1_s2_dinb_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][27]_rep__3\ : label is "s1_s2_dinb_reg[2][27]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][28]\ : label is "s1_s2_dinb_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][28]_rep\ : label is "s1_s2_dinb_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][28]_rep__0\ : label is "s1_s2_dinb_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][28]_rep__1\ : label is "s1_s2_dinb_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][28]_rep__2\ : label is "s1_s2_dinb_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][28]_rep__3\ : label is "s1_s2_dinb_reg[2][28]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][29]\ : label is "s1_s2_dinb_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][29]_rep\ : label is "s1_s2_dinb_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][29]_rep__0\ : label is "s1_s2_dinb_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][29]_rep__1\ : label is "s1_s2_dinb_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][29]_rep__2\ : label is "s1_s2_dinb_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][29]_rep__3\ : label is "s1_s2_dinb_reg[2][29]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][2]\ : label is "s1_s2_dinb_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][2]_rep\ : label is "s1_s2_dinb_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][2]_rep__0\ : label is "s1_s2_dinb_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][2]_rep__1\ : label is "s1_s2_dinb_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][2]_rep__2\ : label is "s1_s2_dinb_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][2]_rep__3\ : label is "s1_s2_dinb_reg[2][2]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][30]\ : label is "s1_s2_dinb_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][30]_rep\ : label is "s1_s2_dinb_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][30]_rep__0\ : label is "s1_s2_dinb_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][30]_rep__1\ : label is "s1_s2_dinb_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][30]_rep__2\ : label is "s1_s2_dinb_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][30]_rep__3\ : label is "s1_s2_dinb_reg[2][30]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][31]\ : label is "s1_s2_dinb_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][31]_rep\ : label is "s1_s2_dinb_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][31]_rep__0\ : label is "s1_s2_dinb_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][31]_rep__1\ : label is "s1_s2_dinb_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][31]_rep__2\ : label is "s1_s2_dinb_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][31]_rep__3\ : label is "s1_s2_dinb_reg[2][31]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][32]\ : label is "s1_s2_dinb_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][32]_rep\ : label is "s1_s2_dinb_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][32]_rep__0\ : label is "s1_s2_dinb_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][32]_rep__1\ : label is "s1_s2_dinb_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][32]_rep__2\ : label is "s1_s2_dinb_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][32]_rep__3\ : label is "s1_s2_dinb_reg[2][32]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][33]\ : label is "s1_s2_dinb_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][33]_rep\ : label is "s1_s2_dinb_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][33]_rep__0\ : label is "s1_s2_dinb_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][33]_rep__1\ : label is "s1_s2_dinb_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][33]_rep__2\ : label is "s1_s2_dinb_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][33]_rep__3\ : label is "s1_s2_dinb_reg[2][33]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][34]\ : label is "s1_s2_dinb_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][34]_rep\ : label is "s1_s2_dinb_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][34]_rep__0\ : label is "s1_s2_dinb_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][34]_rep__1\ : label is "s1_s2_dinb_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][34]_rep__2\ : label is "s1_s2_dinb_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][34]_rep__3\ : label is "s1_s2_dinb_reg[2][34]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][35]\ : label is "s1_s2_dinb_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][35]_rep\ : label is "s1_s2_dinb_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][35]_rep__0\ : label is "s1_s2_dinb_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][35]_rep__1\ : label is "s1_s2_dinb_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][35]_rep__2\ : label is "s1_s2_dinb_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][35]_rep__3\ : label is "s1_s2_dinb_reg[2][35]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][3]\ : label is "s1_s2_dinb_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][3]_rep\ : label is "s1_s2_dinb_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][3]_rep__0\ : label is "s1_s2_dinb_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][3]_rep__1\ : label is "s1_s2_dinb_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][3]_rep__2\ : label is "s1_s2_dinb_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][3]_rep__3\ : label is "s1_s2_dinb_reg[2][3]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][4]\ : label is "s1_s2_dinb_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][4]_rep\ : label is "s1_s2_dinb_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][4]_rep__0\ : label is "s1_s2_dinb_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][4]_rep__1\ : label is "s1_s2_dinb_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][4]_rep__2\ : label is "s1_s2_dinb_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][4]_rep__3\ : label is "s1_s2_dinb_reg[2][4]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][5]\ : label is "s1_s2_dinb_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][5]_rep\ : label is "s1_s2_dinb_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][5]_rep__0\ : label is "s1_s2_dinb_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][5]_rep__1\ : label is "s1_s2_dinb_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][5]_rep__2\ : label is "s1_s2_dinb_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][5]_rep__3\ : label is "s1_s2_dinb_reg[2][5]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][6]\ : label is "s1_s2_dinb_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][6]_rep\ : label is "s1_s2_dinb_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][6]_rep__0\ : label is "s1_s2_dinb_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][6]_rep__1\ : label is "s1_s2_dinb_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][6]_rep__2\ : label is "s1_s2_dinb_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][6]_rep__3\ : label is "s1_s2_dinb_reg[2][6]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][7]\ : label is "s1_s2_dinb_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][7]_rep\ : label is "s1_s2_dinb_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][7]_rep__0\ : label is "s1_s2_dinb_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][7]_rep__1\ : label is "s1_s2_dinb_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][7]_rep__2\ : label is "s1_s2_dinb_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][7]_rep__3\ : label is "s1_s2_dinb_reg[2][7]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][8]\ : label is "s1_s2_dinb_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][8]_rep\ : label is "s1_s2_dinb_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][8]_rep__0\ : label is "s1_s2_dinb_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][8]_rep__1\ : label is "s1_s2_dinb_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][8]_rep__2\ : label is "s1_s2_dinb_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][8]_rep__3\ : label is "s1_s2_dinb_reg[2][8]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][9]\ : label is "s1_s2_dinb_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][9]_rep\ : label is "s1_s2_dinb_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][9]_rep__0\ : label is "s1_s2_dinb_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][9]_rep__1\ : label is "s1_s2_dinb_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][9]_rep__2\ : label is "s1_s2_dinb_reg[2][9]";
  attribute ORIG_CELL_NAME of \s1_s2_dinb_reg[2][9]_rep__3\ : label is "s1_s2_dinb_reg[2][9]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \s1_s2_wea_reg[1]_srl3\ : label is "\bram_inst/s1_s2_wea_reg ";
  attribute srl_name : string;
  attribute srl_name of \s1_s2_wea_reg[1]_srl3\ : label is "\bram_inst/s1_s2_wea_reg[1]_srl3 ";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__0\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__1\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__10\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__11\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__12\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__13\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__14\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__2\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__3\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__4\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__5\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__6\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__7\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__8\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__0_rep__9\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__10\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__11\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__12\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__13\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__14\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__15\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__16\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__17\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__18\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__19\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__0\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__1\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__10\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__11\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__12\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__13\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__14\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__2\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__3\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__4\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__5\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__6\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__7\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__8\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__1_rep__9\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__0\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__1\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__10\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__11\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__12\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__13\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__14\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__2\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__3\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__4\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__5\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__6\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__7\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__8\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__2_rep__9\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__0\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__1\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__10\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__11\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__12\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__13\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__14\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__2\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__3\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__4\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__5\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__6\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__7\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__8\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__3_rep__9\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__4\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__5\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__6\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__7\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__8\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep__9\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__0\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__1\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__10\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__11\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__12\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__13\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__14\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__2\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__3\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__4\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__5\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__6\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__7\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__8\ : label is "s1_s2_wea_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_wea_reg[2]__0_rep_rep__9\ : label is "s1_s2_wea_reg[2]__0";
  attribute srl_bus_name of \s1_s2_web_reg[1]_srl3\ : label is "\bram_inst/s1_s2_web_reg ";
  attribute srl_name of \s1_s2_web_reg[1]_srl3\ : label is "\bram_inst/s1_s2_web_reg[1]_srl3 ";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__0\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__1\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__10\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__11\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__12\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__13\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__14\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__2\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__3\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__4\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__5\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__6\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__7\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__8\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__0_rep__9\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__10\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__11\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__12\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__13\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__14\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__15\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__16\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__17\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__18\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__19\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__0\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__1\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__10\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__11\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__12\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__13\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__14\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__2\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__3\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__4\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__5\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__6\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__7\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__8\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__1_rep__9\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__0\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__1\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__10\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__11\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__12\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__13\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__14\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__2\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__3\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__4\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__5\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__6\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__7\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__8\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__2_rep__9\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__0\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__1\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__10\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__11\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__12\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__13\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__14\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__2\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__3\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__4\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__5\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__6\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__7\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__8\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__3_rep__9\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__4\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__5\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__6\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__7\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__8\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep__9\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__0\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__1\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__10\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__11\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__12\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__13\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__14\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__2\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__3\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__4\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__5\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__6\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__7\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__8\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s1_s2_web_reg[2]__0_rep_rep__9\ : label is "s1_s2_web_reg[2]__0";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][0]\ : label is "s_brama_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][0]_rep\ : label is "s_brama_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][0]_rep__0\ : label is "s_brama_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][0]_rep__1\ : label is "s_brama_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][0]_rep__2\ : label is "s_brama_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][0]_rep__3\ : label is "s_brama_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][1]\ : label is "s_brama_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][1]_rep\ : label is "s_brama_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][1]_rep__0\ : label is "s_brama_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][1]_rep__1\ : label is "s_brama_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][1]_rep__2\ : label is "s_brama_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][1]_rep__3\ : label is "s_brama_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][2]\ : label is "s_brama_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][2]_rep\ : label is "s_brama_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][2]_rep__0\ : label is "s_brama_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][2]_rep__1\ : label is "s_brama_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][2]_rep__2\ : label is "s_brama_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][2]_rep__3\ : label is "s_brama_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][3]\ : label is "s_brama_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][3]_rep\ : label is "s_brama_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][3]_rep__0\ : label is "s_brama_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][3]_rep__1\ : label is "s_brama_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][3]_rep__2\ : label is "s_brama_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][3]_rep__3\ : label is "s_brama_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][4]\ : label is "s_brama_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][4]_rep\ : label is "s_brama_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][4]_rep__0\ : label is "s_brama_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][4]_rep__1\ : label is "s_brama_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][4]_rep__2\ : label is "s_brama_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][4]_rep__3\ : label is "s_brama_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][5]\ : label is "s_brama_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][5]_rep\ : label is "s_brama_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][5]_rep__0\ : label is "s_brama_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][5]_rep__1\ : label is "s_brama_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][5]_rep__2\ : label is "s_brama_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][5]_rep__3\ : label is "s_brama_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][6]\ : label is "s_brama_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][6]_rep\ : label is "s_brama_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][6]_rep__0\ : label is "s_brama_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][6]_rep__1\ : label is "s_brama_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][6]_rep__2\ : label is "s_brama_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][6]_rep__3\ : label is "s_brama_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][7]\ : label is "s_brama_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][7]_rep\ : label is "s_brama_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][7]_rep__0\ : label is "s_brama_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][7]_rep__1\ : label is "s_brama_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][7]_rep__2\ : label is "s_brama_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][7]_rep__3\ : label is "s_brama_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][8]\ : label is "s_brama_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][8]_rep\ : label is "s_brama_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][8]_rep__0\ : label is "s_brama_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][8]_rep__1\ : label is "s_brama_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][8]_rep__2\ : label is "s_brama_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][8]_rep__3\ : label is "s_brama_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][9]\ : label is "s_brama_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][9]_rep\ : label is "s_brama_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][9]_rep__0\ : label is "s_brama_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][9]_rep__1\ : label is "s_brama_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][9]_rep__2\ : label is "s_brama_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_brama_addr_pline_reg[2][9]_rep__3\ : label is "s_brama_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]_rep\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]_rep__0\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]_rep__1\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]_rep__2\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]_rep__3\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]_rep__4\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][0]_rep__5\ : label is "s_brama_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]_rep\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]_rep__0\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]_rep__1\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]_rep__2\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]_rep__3\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]_rep__4\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][1]_rep__5\ : label is "s_brama_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][2]\ : label is "s_brama_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][2]_rep\ : label is "s_brama_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][2]_rep__0\ : label is "s_brama_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][2]_rep__1\ : label is "s_brama_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][3]\ : label is "s_brama_sel_pline_reg[3][3]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][3]_rep\ : label is "s_brama_sel_pline_reg[3][3]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][3]_rep__0\ : label is "s_brama_sel_pline_reg[3][3]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][6]\ : label is "s_brama_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][6]_rep\ : label is "s_brama_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][6]_rep__0\ : label is "s_brama_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][6]_rep__1\ : label is "s_brama_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][6]_rep__2\ : label is "s_brama_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][6]_rep__3\ : label is "s_brama_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_brama_sel_pline_reg[3][6]_rep__4\ : label is "s_brama_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][0]\ : label is "s_bramb_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][0]_rep\ : label is "s_bramb_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][0]_rep__0\ : label is "s_bramb_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][0]_rep__1\ : label is "s_bramb_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][0]_rep__2\ : label is "s_bramb_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][0]_rep__3\ : label is "s_bramb_addr_pline_reg[2][0]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][1]\ : label is "s_bramb_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][1]_rep\ : label is "s_bramb_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][1]_rep__0\ : label is "s_bramb_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][1]_rep__1\ : label is "s_bramb_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][1]_rep__2\ : label is "s_bramb_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][1]_rep__3\ : label is "s_bramb_addr_pline_reg[2][1]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][2]\ : label is "s_bramb_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][2]_rep\ : label is "s_bramb_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][2]_rep__0\ : label is "s_bramb_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][2]_rep__1\ : label is "s_bramb_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][2]_rep__2\ : label is "s_bramb_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][2]_rep__3\ : label is "s_bramb_addr_pline_reg[2][2]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][3]\ : label is "s_bramb_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][3]_rep\ : label is "s_bramb_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][3]_rep__0\ : label is "s_bramb_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][3]_rep__1\ : label is "s_bramb_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][3]_rep__2\ : label is "s_bramb_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][3]_rep__3\ : label is "s_bramb_addr_pline_reg[2][3]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][4]\ : label is "s_bramb_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][4]_rep\ : label is "s_bramb_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][4]_rep__0\ : label is "s_bramb_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][4]_rep__1\ : label is "s_bramb_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][4]_rep__2\ : label is "s_bramb_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][4]_rep__3\ : label is "s_bramb_addr_pline_reg[2][4]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][5]\ : label is "s_bramb_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][5]_rep\ : label is "s_bramb_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][5]_rep__0\ : label is "s_bramb_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][5]_rep__1\ : label is "s_bramb_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][5]_rep__2\ : label is "s_bramb_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][5]_rep__3\ : label is "s_bramb_addr_pline_reg[2][5]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][6]\ : label is "s_bramb_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][6]_rep\ : label is "s_bramb_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][6]_rep__0\ : label is "s_bramb_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][6]_rep__1\ : label is "s_bramb_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][6]_rep__2\ : label is "s_bramb_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][6]_rep__3\ : label is "s_bramb_addr_pline_reg[2][6]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][7]\ : label is "s_bramb_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][7]_rep\ : label is "s_bramb_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][7]_rep__0\ : label is "s_bramb_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][7]_rep__1\ : label is "s_bramb_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][7]_rep__2\ : label is "s_bramb_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][7]_rep__3\ : label is "s_bramb_addr_pline_reg[2][7]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][8]\ : label is "s_bramb_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][8]_rep\ : label is "s_bramb_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][8]_rep__0\ : label is "s_bramb_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][8]_rep__1\ : label is "s_bramb_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][8]_rep__2\ : label is "s_bramb_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][8]_rep__3\ : label is "s_bramb_addr_pline_reg[2][8]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][9]\ : label is "s_bramb_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][9]_rep\ : label is "s_bramb_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][9]_rep__0\ : label is "s_bramb_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][9]_rep__1\ : label is "s_bramb_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][9]_rep__2\ : label is "s_bramb_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_bramb_addr_pline_reg[2][9]_rep__3\ : label is "s_bramb_addr_pline_reg[2][9]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]_rep\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]_rep__0\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]_rep__1\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]_rep__2\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]_rep__3\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]_rep__4\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][0]_rep__5\ : label is "s_bramb_sel_pline_reg[3][0]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]_rep\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]_rep__0\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]_rep__1\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]_rep__2\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]_rep__3\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]_rep__4\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][1]_rep__5\ : label is "s_bramb_sel_pline_reg[3][1]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][2]\ : label is "s_bramb_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][2]_rep\ : label is "s_bramb_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][2]_rep__0\ : label is "s_bramb_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][2]_rep__1\ : label is "s_bramb_sel_pline_reg[3][2]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][3]\ : label is "s_bramb_sel_pline_reg[3][3]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][3]_rep\ : label is "s_bramb_sel_pline_reg[3][3]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][3]_rep__0\ : label is "s_bramb_sel_pline_reg[3][3]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][6]\ : label is "s_bramb_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][6]_rep\ : label is "s_bramb_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][6]_rep__0\ : label is "s_bramb_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][6]_rep__1\ : label is "s_bramb_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][6]_rep__2\ : label is "s_bramb_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][6]_rep__3\ : label is "s_bramb_sel_pline_reg[3][6]";
  attribute ORIG_CELL_NAME of \s_bramb_sel_pline_reg[3][6]_rep__4\ : label is "s_bramb_sel_pline_reg[3][6]";
begin
\gen_prim_width[0].gen_prim_depth[0].bram_prim_inst\: entity work.bram_dp_36k
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__14_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__14_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,0]\(35 downto 0) => \s_doutas[0,0]\(35 downto 0),
      \s_doutbs[0,0]\(35 downto 0) => \s_doutbs[0,0]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[0].s2_enbs_reg[0,_n_0_0]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[0].s2_enas_reg[0,_n_0_0]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[0].s2_enas[0,0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[0].s2_enas[0,0]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[0].s2_enas_reg[0,0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[0].s2_enas[0,0]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[0].s2_enas_reg[0,_n_0_0]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[0].s2_enbs[0,0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[0].s2_enbs[0,0]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[0].s2_enbs_reg[0,0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[0].s2_enbs[0,0]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[0].s2_enbs_reg[0,_n_0_0]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[10].bram_prim_inst\: entity work.bram_dp_36k_0
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__4_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__4_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,10]\(35 downto 0) => \s_doutas[0,10]\(35 downto 0),
      \s_doutbs[0,10]\(35 downto 0) => \s_doutbs[0,10]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[10].s2_enbs_reg[0,_n_0_10]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[10].s2_enas_reg[0,_n_0_10]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[10].s2_enas[0,10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[10].s2_enas[0,10]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[10].s2_enas_reg[0,10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[10].s2_enas[0,10]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[10].s2_enas_reg[0,_n_0_10]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[10].s2_enbs[0,10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[10].s2_enbs[0,10]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[10].s2_enbs_reg[0,10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[10].s2_enbs[0,10]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[10].s2_enbs_reg[0,_n_0_10]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[11].bram_prim_inst\: entity work.bram_dp_36k_1
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__3_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__3_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,11]\(35 downto 0) => \s_doutas[0,11]\(35 downto 0),
      \s_doutbs[0,11]\(35 downto 0) => \s_doutbs[0,11]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[11].s2_enbs_reg[0,_n_0_11]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[11].s2_enas_reg[0,_n_0_11]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[11].s2_enas[0,11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[11].s2_enas[0,11]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[11].s2_enas_reg[0,11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[11].s2_enas[0,11]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[11].s2_enas_reg[0,_n_0_11]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[11].s2_enbs[0,11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[11].s2_enbs[0,11]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[11].s2_enbs_reg[0,11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[11].s2_enbs[0,11]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[11].s2_enbs_reg[0,_n_0_11]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[12].bram_prim_inst\: entity work.bram_dp_36k_2
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__2_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__2_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,12]\(35 downto 0) => \s_doutas[0,12]\(35 downto 0),
      \s_doutbs[0,12]\(35 downto 0) => \s_doutbs[0,12]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[12].s2_enbs_reg[0,_n_0_12]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[12].s2_enas_reg[0,_n_0_12]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[12].s2_enas[0,12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[12].s2_enas[0,12]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[12].s2_enas_reg[0,12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[12].s2_enas[0,12]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[12].s2_enas_reg[0,_n_0_12]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[12].s2_enbs[0,12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[12].s2_enbs[0,12]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[12].s2_enbs_reg[0,12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[12].s2_enbs[0,12]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[12].s2_enbs_reg[0,_n_0_12]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[13].bram_prim_inst\: entity work.bram_dp_36k_3
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__1_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__1_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,13]\(35 downto 0) => \s_doutas[0,13]\(35 downto 0),
      \s_doutbs[0,13]\(35 downto 0) => \s_doutbs[0,13]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[13].s2_enbs_reg[0,_n_0_13]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[13].s2_enas_reg[0,_n_0_13]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[13].s2_enas[0,13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[13].s2_enas[0,13]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[13].s2_enas_reg[0,13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[13].s2_enas[0,13]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[13].s2_enas_reg[0,_n_0_13]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[13].s2_enbs[0,13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[13].s2_enbs[0,13]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[13].s2_enbs_reg[0,13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[13].s2_enbs[0,13]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[13].s2_enbs_reg[0,_n_0_13]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[14].bram_prim_inst\: entity work.bram_dp_36k_4
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__0_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__0_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,14]\(35 downto 0) => \s_doutas[0,14]\(35 downto 0),
      \s_doutbs[0,14]\(35 downto 0) => \s_doutbs[0,14]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[14].s2_enbs_reg[0,_n_0_14]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[14].s2_enas_reg[0,_n_0_14]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[14].s2_enas[0,14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[14].s2_enas[0,14]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[14].s2_enas_reg[0,14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[14].s2_enas[0,14]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[14].s2_enas_reg[0,_n_0_14]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[14].s2_enbs[0,14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[14].s2_enbs[0,14]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[14].s2_enbs_reg[0,14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[14].s2_enbs[0,14]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[14].s2_enbs_reg[0,_n_0_14]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[15].bram_prim_inst\: entity work.bram_dp_36k_5
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,15]\(35 downto 0) => \s_doutas[0,15]\(35 downto 0),
      \s_doutbs[0,15]\(35 downto 0) => \s_doutbs[0,15]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[15].s2_enbs_reg[0,_n_0_15]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[15].s2_enas_reg[0,_n_0_15]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[15].s2_enas[0,15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[15].s2_enas[0,15]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[15].s2_enas_reg[0,15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[15].s2_enas[0,15]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[15].s2_enas_reg[0,_n_0_15]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[15].s2_enbs[0,15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[15].s2_enbs[0,15]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[15].s2_enbs_reg[0,15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[15].s2_enbs[0,15]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[15].s2_enbs_reg[0,_n_0_15]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[16].bram_prim_inst\: entity work.bram_dp_36k_6
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__13_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__13_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,16]\(35 downto 0) => \s_doutas[0,16]\(35 downto 0),
      \s_doutbs[0,16]\(35 downto 0) => \s_doutbs[0,16]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[16].s2_enbs_reg[0,_n_0_16]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[16].s2_enas_reg[0,_n_0_16]\
    );
\gen_prim_width[0].gen_prim_depth[16].s2_enas[0,16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[16].s2_enas[0,16]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[16].s2_enas_reg[0,16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[16].s2_enas[0,16]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[16].s2_enas_reg[0,_n_0_16]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[16].s2_enbs[0,16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[16].s2_enbs[0,16]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[16].s2_enbs_reg[0,16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[16].s2_enbs[0,16]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[16].s2_enbs_reg[0,_n_0_16]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[17].bram_prim_inst\: entity work.bram_dp_36k_7
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__12_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__12_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,17]\(35 downto 0) => \s_doutas[0,17]\(35 downto 0),
      \s_doutbs[0,17]\(35 downto 0) => \s_doutbs[0,17]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[17].s2_enbs_reg[0,_n_0_17]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[17].s2_enas_reg[0,_n_0_17]\
    );
\gen_prim_width[0].gen_prim_depth[17].s2_enas[0,17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[17].s2_enas[0,17]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[17].s2_enas_reg[0,17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[17].s2_enas[0,17]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[17].s2_enas_reg[0,_n_0_17]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[17].s2_enbs[0,17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[17].s2_enbs[0,17]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[17].s2_enbs_reg[0,17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[17].s2_enbs[0,17]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[17].s2_enbs_reg[0,_n_0_17]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[18].bram_prim_inst\: entity work.bram_dp_36k_8
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__14_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__14_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,18]\(35 downto 0) => \s_doutas[0,18]\(35 downto 0),
      \s_doutbs[0,18]\(35 downto 0) => \s_doutbs[0,18]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[18].s2_enbs_reg[0,_n_0_18]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[18].s2_enas_reg[0,_n_0_18]\
    );
\gen_prim_width[0].gen_prim_depth[18].s2_enas[0,18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[18].s2_enas[0,18]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[18].s2_enas_reg[0,18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[18].s2_enas[0,18]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[18].s2_enas_reg[0,_n_0_18]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[18].s2_enbs[0,18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[18].s2_enbs[0,18]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[18].s2_enbs_reg[0,18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[18].s2_enbs[0,18]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[18].s2_enbs_reg[0,_n_0_18]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[19].bram_prim_inst\: entity work.bram_dp_36k_9
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__11_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__11_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,19]\(35 downto 0) => \s_doutas[0,19]\(35 downto 0),
      \s_doutbs[0,19]\(35 downto 0) => \s_doutbs[0,19]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[19].s2_enbs_reg[0,_n_0_19]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[19].s2_enas_reg[0,_n_0_19]\
    );
\gen_prim_width[0].gen_prim_depth[19].s2_enas[0,19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[19].s2_enas[0,19]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[19].s2_enas_reg[0,19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[19].s2_enas[0,19]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[19].s2_enas_reg[0,_n_0_19]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[19].s2_enbs[0,19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[19].s2_enbs[0,19]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[19].s2_enbs_reg[0,19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[19].s2_enbs[0,19]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[19].s2_enbs_reg[0,_n_0_19]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[1].bram_prim_inst\: entity work.bram_dp_36k_10
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__13_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__13_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,1]\(35 downto 0) => \s_doutas[0,1]\(35 downto 0),
      \s_doutbs[0,1]\(35 downto 0) => \s_doutbs[0,1]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[1].s2_enbs_reg[0,_n_0_1]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[1].s2_enas_reg[0,_n_0_1]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[1].s2_enas[0,1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[1].s2_enas[0,1]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[1].s2_enas_reg[0,1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[1].s2_enas[0,1]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[1].s2_enas_reg[0,_n_0_1]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[1].s2_enbs[0,1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[1].s2_enbs[0,1]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[1].s2_enbs_reg[0,1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[1].s2_enbs[0,1]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[1].s2_enbs_reg[0,_n_0_1]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[20].bram_prim_inst\: entity work.bram_dp_36k_11
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__9_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__9_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,20]\(35 downto 0) => \s_doutas[0,20]\(35 downto 0),
      \s_doutbs[0,20]\(35 downto 0) => \s_doutbs[0,20]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[20].s2_enbs_reg[0,_n_0_20]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[20].s2_enas_reg[0,_n_0_20]\
    );
\gen_prim_width[0].gen_prim_depth[20].s2_enas[0,20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[20].s2_enas[0,20]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[20].s2_enas_reg[0,20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[20].s2_enas[0,20]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[20].s2_enas_reg[0,_n_0_20]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[20].s2_enbs[0,20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[20].s2_enbs[0,20]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[20].s2_enbs_reg[0,20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[20].s2_enbs[0,20]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[20].s2_enbs_reg[0,_n_0_20]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[21].bram_prim_inst\: entity work.bram_dp_36k_12
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__8_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__8_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,21]\(35 downto 0) => \s_doutas[0,21]\(35 downto 0),
      \s_doutbs[0,21]\(35 downto 0) => \s_doutbs[0,21]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[21].s2_enbs_reg[0,_n_0_21]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[21].s2_enas_reg[0,_n_0_21]\
    );
\gen_prim_width[0].gen_prim_depth[21].s2_enas[0,21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[21].s2_enas[0,21]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[21].s2_enas_reg[0,21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[21].s2_enas[0,21]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[21].s2_enas_reg[0,_n_0_21]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[21].s2_enbs[0,21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[21].s2_enbs[0,21]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[21].s2_enbs_reg[0,21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[21].s2_enbs[0,21]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[21].s2_enbs_reg[0,_n_0_21]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[22].bram_prim_inst\: entity work.bram_dp_36k_13
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__10_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__10_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,22]\(35 downto 0) => \s_doutas[0,22]\(35 downto 0),
      \s_doutbs[0,22]\(35 downto 0) => \s_doutbs[0,22]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[22].s2_enbs_reg[0,_n_0_22]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[22].s2_enas_reg[0,_n_0_22]\
    );
\gen_prim_width[0].gen_prim_depth[22].s2_enas[0,22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[22].s2_enas[0,22]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[22].s2_enas_reg[0,22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[22].s2_enas[0,22]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[22].s2_enas_reg[0,_n_0_22]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[22].s2_enbs[0,22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[22].s2_enbs[0,22]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[22].s2_enbs_reg[0,22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[22].s2_enbs[0,22]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[22].s2_enbs_reg[0,_n_0_22]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[23].bram_prim_inst\: entity work.bram_dp_36k_14
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__7_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__7_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,23]\(35 downto 0) => \s_doutas[0,23]\(35 downto 0),
      \s_doutbs[0,23]\(35 downto 0) => \s_doutbs[0,23]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[23].s2_enbs_reg[0,_n_0_23]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[23].s2_enas_reg[0,_n_0_23]\
    );
\gen_prim_width[0].gen_prim_depth[23].s2_enas[0,23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[23].s2_enas[0,23]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[23].s2_enas_reg[0,23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[23].s2_enas[0,23]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[23].s2_enas_reg[0,_n_0_23]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[23].s2_enbs[0,23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[23].s2_enbs[0,23]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[23].s2_enbs_reg[0,23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[23].s2_enbs[0,23]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[23].s2_enbs_reg[0,_n_0_23]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[24].bram_prim_inst\: entity work.bram_dp_36k_15
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__5_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__5_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,24]\(35 downto 0) => \s_doutas[0,24]\(35 downto 0),
      \s_doutbs[0,24]\(35 downto 0) => \s_doutbs[0,24]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[24].s2_enbs_reg[0,_n_0_24]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[24].s2_enas_reg[0,_n_0_24]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[24].s2_enas[0,24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[24].s2_enas[0,24]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[24].s2_enas_reg[0,24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[24].s2_enas[0,24]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[24].s2_enas_reg[0,_n_0_24]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[24].s2_enbs[0,24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[24].s2_enbs[0,24]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[24].s2_enbs_reg[0,24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[24].s2_enbs[0,24]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[24].s2_enbs_reg[0,_n_0_24]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[25].bram_prim_inst\: entity work.bram_dp_36k_16
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__4_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__4_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,25]\(35 downto 0) => \s_doutas[0,25]\(35 downto 0),
      \s_doutbs[0,25]\(35 downto 0) => \s_doutbs[0,25]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[25].s2_enbs_reg[0,_n_0_25]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[25].s2_enas_reg[0,_n_0_25]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[25].s2_enas[0,25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[25].s2_enas[0,25]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[25].s2_enas_reg[0,25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[25].s2_enas[0,25]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[25].s2_enas_reg[0,_n_0_25]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[25].s2_enbs[0,25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[25].s2_enbs[0,25]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[25].s2_enbs_reg[0,25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[25].s2_enbs[0,25]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[25].s2_enbs_reg[0,_n_0_25]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[26].bram_prim_inst\: entity work.bram_dp_36k_17
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__6_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__6_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,26]\(35 downto 0) => \s_doutas[0,26]\(35 downto 0),
      \s_doutbs[0,26]\(35 downto 0) => \s_doutbs[0,26]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[26].s2_enbs_reg[0,_n_0_26]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[26].s2_enas_reg[0,_n_0_26]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[26].s2_enas[0,26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[26].s2_enas[0,26]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[26].s2_enas_reg[0,26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[26].s2_enas[0,26]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[26].s2_enas_reg[0,_n_0_26]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[26].s2_enbs[0,26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[26].s2_enbs[0,26]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[26].s2_enbs_reg[0,26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[26].s2_enbs[0,26]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[26].s2_enbs_reg[0,_n_0_26]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[27].bram_prim_inst\: entity work.bram_dp_36k_18
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__3_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__3_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,27]\(35 downto 0) => \s_doutas[0,27]\(35 downto 0),
      \s_doutbs[0,27]\(35 downto 0) => \s_doutbs[0,27]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[27].s2_enbs_reg[0,_n_0_27]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[27].s2_enas_reg[0,_n_0_27]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[27].s2_enas[0,27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[27].s2_enas[0,27]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[27].s2_enas_reg[0,27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[27].s2_enas[0,27]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[27].s2_enas_reg[0,_n_0_27]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[27].s2_enbs[0,27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[27].s2_enbs[0,27]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[27].s2_enbs_reg[0,27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[27].s2_enbs[0,27]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[27].s2_enbs_reg[0,_n_0_27]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[28].bram_prim_inst\: entity work.bram_dp_36k_19
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__1_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__1_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,28]\(35 downto 0) => \s_doutas[0,28]\(35 downto 0),
      \s_doutbs[0,28]\(35 downto 0) => \s_doutbs[0,28]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[28].s2_enbs_reg[0,_n_0_28]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[28].s2_enas_reg[0,_n_0_28]\
    );
\gen_prim_width[0].gen_prim_depth[28].s2_enas[0,28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[28].s2_enas[0,28]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[28].s2_enas_reg[0,28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[28].s2_enas[0,28]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[28].s2_enas_reg[0,_n_0_28]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[28].s2_enbs[0,28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[28].s2_enbs[0,28]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[28].s2_enbs_reg[0,28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[28].s2_enbs[0,28]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[28].s2_enbs_reg[0,_n_0_28]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[29].bram_prim_inst\: entity work.bram_dp_36k_20
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__0_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__0_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,29]\(35 downto 0) => \s_doutas[0,29]\(35 downto 0),
      \s_doutbs[0,29]\(35 downto 0) => \s_doutbs[0,29]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[29].s2_enbs_reg[0,_n_0_29]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[29].s2_enas_reg[0,_n_0_29]\
    );
\gen_prim_width[0].gen_prim_depth[29].s2_enas[0,29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[29].s2_enas[0,29]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[29].s2_enas_reg[0,29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[29].s2_enas[0,29]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[29].s2_enas_reg[0,_n_0_29]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[29].s2_enbs[0,29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[29].s2_enbs[0,29]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[29].s2_enbs_reg[0,29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[29].s2_enbs[0,29]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[29].s2_enbs_reg[0,_n_0_29]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[2].bram_prim_inst\: entity work.bram_dp_36k_21
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__12_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__12_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,2]\(35 downto 0) => \s_doutas[0,2]\(35 downto 0),
      \s_doutbs[0,2]\(35 downto 0) => \s_doutbs[0,2]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[2].s2_enbs_reg[0,_n_0_2]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[2].s2_enas_reg[0,_n_0_2]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[2].s2_enas[0,2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[2].s2_enas[0,2]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[2].s2_enas_reg[0,2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[2].s2_enas[0,2]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[2].s2_enas_reg[0,_n_0_2]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[2].s2_enbs[0,2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[2].s2_enbs[0,2]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[2].s2_enbs_reg[0,2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[2].s2_enbs[0,2]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[2].s2_enbs_reg[0,_n_0_2]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[30].bram_prim_inst\: entity work.bram_dp_36k_22
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep__2_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep__2_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,30]\(35 downto 0) => \s_doutas[0,30]\(35 downto 0),
      \s_doutbs[0,30]\(35 downto 0) => \s_doutbs[0,30]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[30].s2_enbs_reg[0,_n_0_30]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[30].s2_enas_reg[0,_n_0_30]\
    );
\gen_prim_width[0].gen_prim_depth[30].s2_enas[0,30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[30].s2_enas[0,30]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[30].s2_enas_reg[0,30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[30].s2_enas[0,30]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[30].s2_enas_reg[0,_n_0_30]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[30].s2_enbs[0,30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[30].s2_enbs[0,30]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[30].s2_enbs_reg[0,30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[30].s2_enbs[0,30]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[30].s2_enbs_reg[0,_n_0_30]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[31].bram_prim_inst\: entity work.bram_dp_36k_23
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__2_rep_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__2_rep_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,31]\(35 downto 0) => \s_doutas[0,31]\(35 downto 0),
      \s_doutbs[0,31]\(35 downto 0) => \s_doutbs[0,31]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[31].s2_enbs_reg[0,_n_0_31]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[31].s2_enas_reg[0,_n_0_31]\
    );
\gen_prim_width[0].gen_prim_depth[31].s2_enas[0,31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[31].s2_enas[0,31]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[31].s2_enas_reg[0,31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[31].s2_enas[0,31]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[31].s2_enas_reg[0,_n_0_31]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[31].s2_enbs[0,31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[31].s2_enbs[0,31]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[31].s2_enbs_reg[0,31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[31].s2_enbs[0,31]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[31].s2_enbs_reg[0,_n_0_31]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[32].bram_prim_inst\: entity work.bram_dp_36k_24
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__13_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__13_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,32]\(35 downto 0) => \s_doutas[0,32]\(35 downto 0),
      \s_doutbs[0,32]\(35 downto 0) => \s_doutbs[0,32]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[32].s2_enbs_reg[0,_n_0_32]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[32].s2_enas_reg[0,_n_0_32]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[32].s2_enas[0,32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[32].s2_enas[0,32]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[32].s2_enas_reg[0,32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[32].s2_enas[0,32]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[32].s2_enas_reg[0,_n_0_32]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[32].s2_enbs[0,32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[32].s2_enbs[0,32]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[32].s2_enbs_reg[0,32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[32].s2_enbs[0,32]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[32].s2_enbs_reg[0,_n_0_32]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[33].bram_prim_inst\: entity work.bram_dp_36k_25
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__12_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__12_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,33]\(35 downto 0) => \s_doutas[0,33]\(35 downto 0),
      \s_doutbs[0,33]\(35 downto 0) => \s_doutbs[0,33]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[33].s2_enbs_reg[0,_n_0_33]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[33].s2_enas_reg[0,_n_0_33]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[33].s2_enas[0,33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[33].s2_enas[0,33]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[33].s2_enas_reg[0,33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[33].s2_enas[0,33]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[33].s2_enas_reg[0,_n_0_33]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[33].s2_enbs[0,33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[33].s2_enbs[0,33]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[33].s2_enbs_reg[0,33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[33].s2_enbs[0,33]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[33].s2_enbs_reg[0,_n_0_33]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[34].bram_prim_inst\: entity work.bram_dp_36k_26
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__14_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__14_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,34]\(35 downto 0) => \s_doutas[0,34]\(35 downto 0),
      \s_doutbs[0,34]\(35 downto 0) => \s_doutbs[0,34]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[34].s2_enbs_reg[0,_n_0_34]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[34].s2_enas_reg[0,_n_0_34]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[34].s2_enas[0,34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[34].s2_enas[0,34]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[34].s2_enas_reg[0,34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[34].s2_enas[0,34]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[34].s2_enas_reg[0,_n_0_34]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[34].s2_enbs[0,34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[34].s2_enbs[0,34]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[34].s2_enbs_reg[0,34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[34].s2_enbs[0,34]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[34].s2_enbs_reg[0,_n_0_34]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[35].bram_prim_inst\: entity work.bram_dp_36k_27
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__11_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__11_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,35]\(35 downto 0) => \s_doutas[0,35]\(35 downto 0),
      \s_doutbs[0,35]\(35 downto 0) => \s_doutbs[0,35]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[35].s2_enbs_reg[0,_n_0_35]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[35].s2_enas_reg[0,_n_0_35]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[35].s2_enas[0,35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[35].s2_enas[0,35]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[35].s2_enas_reg[0,35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[35].s2_enas[0,35]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[35].s2_enas_reg[0,_n_0_35]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[35].s2_enbs[0,35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[35].s2_enbs[0,35]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[35].s2_enbs_reg[0,35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[35].s2_enbs[0,35]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[35].s2_enbs_reg[0,_n_0_35]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[36].bram_prim_inst\: entity work.bram_dp_36k_28
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__9_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__9_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,36]\(35 downto 0) => \s_doutas[0,36]\(35 downto 0),
      \s_doutbs[0,36]\(35 downto 0) => \s_doutbs[0,36]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[36].s2_enbs_reg[0,_n_0_36]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[36].s2_enas_reg[0,_n_0_36]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[36].s2_enas[0,36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[36].s2_enas[0,36]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[36].s2_enas_reg[0,36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[36].s2_enas[0,36]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[36].s2_enas_reg[0,_n_0_36]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[36].s2_enbs[0,36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[36].s2_enbs[0,36]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[36].s2_enbs_reg[0,36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[36].s2_enbs[0,36]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[36].s2_enbs_reg[0,_n_0_36]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[37].bram_prim_inst\: entity work.bram_dp_36k_29
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__8_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__8_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,37]\(35 downto 0) => \s_doutas[0,37]\(35 downto 0),
      \s_doutbs[0,37]\(35 downto 0) => \s_doutbs[0,37]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[37].s2_enbs_reg[0,_n_0_37]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[37].s2_enas_reg[0,_n_0_37]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[37].s2_enas[0,37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[37].s2_enas[0,37]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[37].s2_enas_reg[0,37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[37].s2_enas[0,37]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[37].s2_enas_reg[0,_n_0_37]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[37].s2_enbs[0,37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[37].s2_enbs[0,37]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[37].s2_enbs_reg[0,37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[37].s2_enbs[0,37]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[37].s2_enbs_reg[0,_n_0_37]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[38].bram_prim_inst\: entity work.bram_dp_36k_30
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__10_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__10_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,38]\(35 downto 0) => \s_doutas[0,38]\(35 downto 0),
      \s_doutbs[0,38]\(35 downto 0) => \s_doutbs[0,38]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[38].s2_enbs_reg[0,_n_0_38]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[38].s2_enas_reg[0,_n_0_38]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[38].s2_enas[0,38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[38].s2_enas[0,38]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[38].s2_enas_reg[0,38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[38].s2_enas[0,38]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[38].s2_enas_reg[0,_n_0_38]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[38].s2_enbs[0,38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[38].s2_enbs[0,38]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[38].s2_enbs_reg[0,38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[38].s2_enbs[0,38]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[38].s2_enbs_reg[0,_n_0_38]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[39].bram_prim_inst\: entity work.bram_dp_36k_31
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__7_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__7_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,39]\(35 downto 0) => \s_doutas[0,39]\(35 downto 0),
      \s_doutbs[0,39]\(35 downto 0) => \s_doutbs[0,39]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[39].s2_enbs_reg[0,_n_0_39]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[39].s2_enas_reg[0,_n_0_39]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[39].s2_enas[0,39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[39].s2_enas[0,39]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[39].s2_enas_reg[0,39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[39].s2_enas[0,39]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[39].s2_enas_reg[0,_n_0_39]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[39].s2_enbs[0,39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[39].s2_enbs[0,39]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[39].s2_enbs_reg[0,39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[39].s2_enbs[0,39]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[39].s2_enbs_reg[0,_n_0_39]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[3].bram_prim_inst\: entity work.bram_dp_36k_32
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__11_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__11_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,3]\(35 downto 0) => \s_doutas[0,3]\(35 downto 0),
      \s_doutbs[0,3]\(35 downto 0) => \s_doutbs[0,3]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[3].s2_enbs_reg[0,_n_0_3]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[3].s2_enas_reg[0,_n_0_3]\,
      sv_ram_reg_2 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_3 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[3].s2_enas[0,3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[3].s2_enas[0,3]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[3].s2_enas_reg[0,3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[3].s2_enas[0,3]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[3].s2_enas_reg[0,_n_0_3]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[3].s2_enbs[0,3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[3].s2_enbs[0,3]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[3].s2_enbs_reg[0,3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[3].s2_enbs[0,3]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[3].s2_enbs_reg[0,_n_0_3]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[40].bram_prim_inst\: entity work.bram_dp_36k_33
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__5_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__5_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,40]\(35 downto 0) => \s_doutas[0,40]\(35 downto 0),
      \s_doutbs[0,40]\(35 downto 0) => \s_doutbs[0,40]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[40].s2_enbs_reg[0,_n_0_40]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[40].s2_enas_reg[0,_n_0_40]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[40].s2_enas[0,40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[40].s2_enas[0,40]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[40].s2_enas_reg[0,40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[40].s2_enas[0,40]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[40].s2_enas_reg[0,_n_0_40]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[40].s2_enbs[0,40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[40].s2_enbs[0,40]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[40].s2_enbs_reg[0,40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[40].s2_enbs[0,40]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[40].s2_enbs_reg[0,_n_0_40]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[41].bram_prim_inst\: entity work.bram_dp_36k_34
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__4_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__4_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,41]\(35 downto 0) => \s_doutas[0,41]\(35 downto 0),
      \s_doutbs[0,41]\(35 downto 0) => \s_doutbs[0,41]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[41].s2_enbs_reg[0,_n_0_41]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[41].s2_enas_reg[0,_n_0_41]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[41].s2_enas[0,41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[41].s2_enas[0,41]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[41].s2_enas_reg[0,41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[41].s2_enas[0,41]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[41].s2_enas_reg[0,_n_0_41]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[41].s2_enbs[0,41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[41].s2_enbs[0,41]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[41].s2_enbs_reg[0,41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[41].s2_enbs[0,41]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[41].s2_enbs_reg[0,_n_0_41]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[42].bram_prim_inst\: entity work.bram_dp_36k_35
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__6_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__6_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,42]\(35 downto 0) => \s_doutas[0,42]\(35 downto 0),
      \s_doutbs[0,42]\(35 downto 0) => \s_doutbs[0,42]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[42].s2_enbs_reg[0,_n_0_42]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[42].s2_enas_reg[0,_n_0_42]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[42].s2_enas[0,42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[42].s2_enas[0,42]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[42].s2_enas_reg[0,42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[42].s2_enas[0,42]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[42].s2_enas_reg[0,_n_0_42]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[42].s2_enbs[0,42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[42].s2_enbs[0,42]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[42].s2_enbs_reg[0,42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[42].s2_enbs[0,42]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[42].s2_enbs_reg[0,_n_0_42]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[43].bram_prim_inst\: entity work.bram_dp_36k_36
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__3_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__3_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,43]\(35 downto 0) => \s_doutas[0,43]\(35 downto 0),
      \s_doutbs[0,43]\(35 downto 0) => \s_doutbs[0,43]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[43].s2_enbs_reg[0,_n_0_43]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[43].s2_enas_reg[0,_n_0_43]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[43].s2_enas[0,43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[43].s2_enas[0,43]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[43].s2_enas_reg[0,43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[43].s2_enas[0,43]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[43].s2_enas_reg[0,_n_0_43]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[43].s2_enbs[0,43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[43].s2_enbs[0,43]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[43].s2_enbs_reg[0,43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[43].s2_enbs[0,43]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[43].s2_enbs_reg[0,_n_0_43]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[44].bram_prim_inst\: entity work.bram_dp_36k_37
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__1_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__1_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,44]\(35 downto 0) => \s_doutas[0,44]\(35 downto 0),
      \s_doutbs[0,44]\(35 downto 0) => \s_doutbs[0,44]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[44].s2_enbs_reg[0,_n_0_44]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[44].s2_enas_reg[0,_n_0_44]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[44].s2_enas[0,44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[44].s2_enas[0,44]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[44].s2_enas_reg[0,44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[44].s2_enas[0,44]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[44].s2_enas_reg[0,_n_0_44]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[44].s2_enbs[0,44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[44].s2_enbs[0,44]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[44].s2_enbs_reg[0,44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[44].s2_enbs[0,44]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[44].s2_enbs_reg[0,_n_0_44]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[45].bram_prim_inst\: entity work.bram_dp_36k_38
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__0_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__0_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,45]\(35 downto 0) => \s_doutas[0,45]\(35 downto 0),
      \s_doutbs[0,45]\(35 downto 0) => \s_doutbs[0,45]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs_reg[0,_n_0_45]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[45].s2_enas_reg[0,_n_0_45]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(4),
      I1 => \s_brama_sel_pline_reg[2]_1\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(2),
      O => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[45].s2_enas_reg[0,45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[45].s2_enas_reg[0,_n_0_45]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(4),
      I1 => \s_bramb_sel_pline_reg[2]_0\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(2),
      O => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[45].s2_enbs_reg[0,45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[45].s2_enbs_reg[0,_n_0_45]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[46].bram_prim_inst\: entity work.bram_dp_36k_39
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep__2_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep__2_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,46]\(35 downto 0) => \s_doutas[0,46]\(35 downto 0),
      \s_doutbs[0,46]\(35 downto 0) => \s_doutbs[0,46]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[46].s2_enbs_reg[0,_n_0_46]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[46].s2_enas_reg[0,_n_0_46]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[46].s2_enas[0,46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[46].s2_enas[0,46]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[46].s2_enas_reg[0,46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[46].s2_enas[0,46]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[46].s2_enas_reg[0,_n_0_46]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[46].s2_enbs[0,46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[46].s2_enbs[0,46]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[46].s2_enbs_reg[0,46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[46].s2_enbs[0,46]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[46].s2_enbs_reg[0,_n_0_46]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[47].bram_prim_inst\: entity work.bram_dp_36k_40
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__1_rep_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__1_rep_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,47]\(35 downto 0) => \s_doutas[0,47]\(35 downto 0),
      \s_doutbs[0,47]\(35 downto 0) => \s_doutbs[0,47]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs_reg[0,_n_0_47]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[47].s2_enas_reg[0,_n_0_47]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\
    );
\gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(4),
      I1 => \s_brama_sel_pline_reg[2]_1\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(2),
      O => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[47].s2_enas_reg[0,47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[47].s2_enas_reg[0,_n_0_47]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(4),
      I1 => \s_bramb_sel_pline_reg[2]_0\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(2),
      O => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[47].s2_enbs_reg[0,47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[47].s2_enbs_reg[0,_n_0_47]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[48].bram_prim_inst\: entity work.bram_dp_36k_41
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__13_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__13_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,48]\(35 downto 0) => \s_doutas[0,48]\(35 downto 0),
      \s_doutbs[0,48]\(35 downto 0) => \s_doutbs[0,48]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[48].s2_enbs_reg[0,_n_0_48]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[48].s2_enas_reg[0,_n_0_48]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[48].s2_enas[0,48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[48].s2_enas[0,48]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[48].s2_enas_reg[0,48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[48].s2_enas[0,48]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[48].s2_enas_reg[0,_n_0_48]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[48].s2_enbs[0,48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[48].s2_enbs[0,48]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[48].s2_enbs_reg[0,48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[48].s2_enbs[0,48]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[48].s2_enbs_reg[0,_n_0_48]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[49].bram_prim_inst\: entity work.bram_dp_36k_42
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__12_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__12_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,49]\(35 downto 0) => \s_doutas[0,49]\(35 downto 0),
      \s_doutbs[0,49]\(35 downto 0) => \s_doutbs[0,49]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[49].s2_enbs_reg[0,_n_0_49]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[49].s2_enas_reg[0,_n_0_49]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[49].s2_enas[0,49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[49].s2_enas[0,49]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[49].s2_enas_reg[0,49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[49].s2_enas[0,49]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[49].s2_enas_reg[0,_n_0_49]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[49].s2_enbs[0,49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[49].s2_enbs[0,49]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[49].s2_enbs_reg[0,49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[49].s2_enbs[0,49]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[49].s2_enbs_reg[0,_n_0_49]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[4].bram_prim_inst\: entity work.bram_dp_36k_43
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__10_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__10_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,4]\(35 downto 0) => \s_doutas[0,4]\(35 downto 0),
      \s_doutbs[0,4]\(35 downto 0) => \s_doutbs[0,4]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[4].s2_enbs_reg[0,_n_0_4]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[4].s2_enas_reg[0,_n_0_4]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_4 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_5 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[4].s2_enas[0,4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[4].s2_enas[0,4]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[4].s2_enas_reg[0,4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[4].s2_enas[0,4]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[4].s2_enas_reg[0,_n_0_4]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[4].s2_enbs[0,4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[4].s2_enbs[0,4]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[4].s2_enbs_reg[0,4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[4].s2_enbs[0,4]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[4].s2_enbs_reg[0,_n_0_4]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[50].bram_prim_inst\: entity work.bram_dp_36k_44
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__14_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__14_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,50]\(35 downto 0) => \s_doutas[0,50]\(35 downto 0),
      \s_doutbs[0,50]\(35 downto 0) => \s_doutbs[0,50]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[50].s2_enbs_reg[0,_n_0_50]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[50].s2_enas_reg[0,_n_0_50]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[50].s2_enas[0,50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[50].s2_enas[0,50]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[50].s2_enas_reg[0,50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[50].s2_enas[0,50]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[50].s2_enas_reg[0,_n_0_50]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[50].s2_enbs[0,50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[50].s2_enbs[0,50]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[50].s2_enbs_reg[0,50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[50].s2_enbs[0,50]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[50].s2_enbs_reg[0,_n_0_50]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[51].bram_prim_inst\: entity work.bram_dp_36k_45
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__11_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__11_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      o_output_bita_OBUF => o_output_bita_OBUF,
      o_output_bitb_OBUF => o_output_bitb_OBUF,
      s_douta(35 downto 0) => s_douta(35 downto 0),
      \s_doutas[0,51]\(35 downto 0) => \s_doutas[0,51]\(35 downto 0),
      s_doutb(35 downto 0) => s_doutb(35 downto 0),
      \s_doutbs[0,51]\(35 downto 0) => \s_doutbs[0,51]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[51].s2_enbs_reg[0,_n_0_51]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[51].s2_enas_reg[0,_n_0_51]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[51].s2_enas[0,51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[51].s2_enas[0,51]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[51].s2_enas_reg[0,51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[51].s2_enas[0,51]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[51].s2_enas_reg[0,_n_0_51]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[51].s2_enbs[0,51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[51].s2_enbs[0,51]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[51].s2_enbs_reg[0,51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[51].s2_enbs[0,51]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[51].s2_enbs_reg[0,_n_0_51]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[52].bram_prim_inst\: entity work.bram_dp_36k_46
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__9_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__9_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,52]\(35 downto 0) => \s_doutas[0,52]\(35 downto 0),
      \s_doutbs[0,52]\(35 downto 0) => \s_doutbs[0,52]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[52].s2_enbs_reg[0,_n_0_52]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[52].s2_enas_reg[0,_n_0_52]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[52].s2_enas[0,52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[52].s2_enas[0,52]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[52].s2_enas_reg[0,52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[52].s2_enas[0,52]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[52].s2_enas_reg[0,_n_0_52]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[52].s2_enbs[0,52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[52].s2_enbs[0,52]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[52].s2_enbs_reg[0,52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[52].s2_enbs[0,52]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[52].s2_enbs_reg[0,_n_0_52]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[53].bram_prim_inst\: entity work.bram_dp_36k_47
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__8_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__8_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,53]\(35 downto 0) => \s_doutas[0,53]\(35 downto 0),
      \s_doutbs[0,53]\(35 downto 0) => \s_doutbs[0,53]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[53].s2_enbs_reg[0,_n_0_53]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[53].s2_enas_reg[0,_n_0_53]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[53].s2_enas[0,53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[53].s2_enas[0,53]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[53].s2_enas_reg[0,53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[53].s2_enas[0,53]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[53].s2_enas_reg[0,_n_0_53]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[53].s2_enbs[0,53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[53].s2_enbs[0,53]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[53].s2_enbs_reg[0,53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[53].s2_enbs[0,53]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[53].s2_enbs_reg[0,_n_0_53]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[54].bram_prim_inst\: entity work.bram_dp_36k_48
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__10_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__10_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,54]\(35 downto 0) => \s_doutas[0,54]\(35 downto 0),
      \s_doutbs[0,54]\(35 downto 0) => \s_doutbs[0,54]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[54].s2_enbs_reg[0,_n_0_54]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[54].s2_enas_reg[0,_n_0_54]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[54].s2_enas[0,54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[54].s2_enas[0,54]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[54].s2_enas_reg[0,54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[54].s2_enas[0,54]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[54].s2_enas_reg[0,_n_0_54]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[54].s2_enbs[0,54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[54].s2_enbs[0,54]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[54].s2_enbs_reg[0,54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[54].s2_enbs[0,54]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[54].s2_enbs_reg[0,_n_0_54]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[55].bram_prim_inst\: entity work.bram_dp_36k_49
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__7_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__7_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,55]\(35 downto 0) => \s_doutas[0,55]\(35 downto 0),
      \s_doutbs[0,55]\(35 downto 0) => \s_doutbs[0,55]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[55].s2_enbs_reg[0,_n_0_55]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[55].s2_enas_reg[0,_n_0_55]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[55].s2_enas[0,55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[55].s2_enas[0,55]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[55].s2_enas_reg[0,55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[55].s2_enas[0,55]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[55].s2_enas_reg[0,_n_0_55]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[55].s2_enbs[0,55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[55].s2_enbs[0,55]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[55].s2_enbs_reg[0,55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[55].s2_enbs[0,55]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[55].s2_enbs_reg[0,_n_0_55]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[56].bram_prim_inst\: entity work.bram_dp_36k_50
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__5_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__5_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,56]\(35 downto 0) => \s_doutas[0,56]\(35 downto 0),
      \s_doutbs[0,56]\(35 downto 0) => \s_doutbs[0,56]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[56].s2_enbs_reg[0,_n_0_56]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[56].s2_enas_reg[0,_n_0_56]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[56].s2_enas[0,56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[56].s2_enas[0,56]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[56].s2_enas_reg[0,56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[56].s2_enas[0,56]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[56].s2_enas_reg[0,_n_0_56]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[56].s2_enbs[0,56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[56].s2_enbs[0,56]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[56].s2_enbs_reg[0,56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[56].s2_enbs[0,56]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[56].s2_enbs_reg[0,_n_0_56]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[57].bram_prim_inst\: entity work.bram_dp_36k_51
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__4_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__4_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,57]\(35 downto 0) => \s_doutas[0,57]\(35 downto 0),
      \s_doutbs[0,57]\(35 downto 0) => \s_doutbs[0,57]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[57].s2_enbs_reg[0,_n_0_57]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[57].s2_enas_reg[0,_n_0_57]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[57].s2_enas[0,57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[57].s2_enas[0,57]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[57].s2_enas_reg[0,57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[57].s2_enas[0,57]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[57].s2_enas_reg[0,_n_0_57]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[57].s2_enbs[0,57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[57].s2_enbs[0,57]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[57].s2_enbs_reg[0,57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[57].s2_enbs[0,57]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[57].s2_enbs_reg[0,_n_0_57]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[58].bram_prim_inst\: entity work.bram_dp_36k_52
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__6_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__6_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,58]\(35 downto 0) => \s_doutas[0,58]\(35 downto 0),
      \s_doutbs[0,58]\(35 downto 0) => \s_doutbs[0,58]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[58].s2_enbs_reg[0,_n_0_58]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[58].s2_enas_reg[0,_n_0_58]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[58].s2_enas[0,58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[58].s2_enas[0,58]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[58].s2_enas_reg[0,58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[58].s2_enas[0,58]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[58].s2_enas_reg[0,_n_0_58]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[58].s2_enbs[0,58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[58].s2_enbs[0,58]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[58].s2_enbs_reg[0,58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[58].s2_enbs[0,58]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[58].s2_enbs_reg[0,_n_0_58]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[59].bram_prim_inst\: entity work.bram_dp_36k_53
     port map (
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__3_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__3_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,59]\(35 downto 0) => \s_doutas[0,59]\(35 downto 0),
      \s_doutbs[0,59]\(35 downto 0) => \s_doutbs[0,59]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[59].s2_enbs_reg[0,_n_0_59]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[59].s2_enas_reg[0,_n_0_59]\,
      sv_ram_reg_2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      sv_ram_reg_3 => \s_brama_addr_pline_reg_n_0_[2][9]\
    );
\gen_prim_width[0].gen_prim_depth[59].s2_enas[0,59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[59].s2_enas[0,59]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[59].s2_enas_reg[0,59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[59].s2_enas[0,59]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[59].s2_enas_reg[0,_n_0_59]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[59].s2_enbs[0,59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[59].s2_enbs[0,59]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[59].s2_enbs_reg[0,59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[59].s2_enbs[0,59]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[59].s2_enbs_reg[0,_n_0_59]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[5].bram_prim_inst\: entity work.bram_dp_36k_54
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__9_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__9_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,5]\(35 downto 0) => \s_doutas[0,5]\(35 downto 0),
      \s_doutbs[0,5]\(35 downto 0) => \s_doutbs[0,5]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[5].s2_enbs_reg[0,_n_0_5]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[5].s2_enas_reg[0,_n_0_5]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_4 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_5 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[5].s2_enas[0,5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[5].s2_enas[0,5]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[5].s2_enas_reg[0,5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[5].s2_enas[0,5]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[5].s2_enas_reg[0,_n_0_5]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[5].s2_enbs[0,5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[5].s2_enbs[0,5]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[5].s2_enbs_reg[0,5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[5].s2_enbs[0,5]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[5].s2_enbs_reg[0,_n_0_5]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[60].bram_prim_inst\: entity work.bram_dp_36k_55
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__1_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__1_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,60]\(35 downto 0) => \s_doutas[0,60]\(35 downto 0),
      \s_doutbs[0,60]\(35 downto 0) => \s_doutbs[0,60]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[60].s2_enbs_reg[0,_n_0_60]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[60].s2_enas_reg[0,_n_0_60]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[60].s2_enas[0,60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[60].s2_enas[0,60]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[60].s2_enas_reg[0,60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[60].s2_enas[0,60]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[60].s2_enas_reg[0,_n_0_60]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[60].s2_enbs[0,60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[60].s2_enbs[0,60]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[60].s2_enbs_reg[0,60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[60].s2_enbs[0,60]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[60].s2_enbs_reg[0,_n_0_60]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[61].bram_prim_inst\: entity work.bram_dp_36k_56
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__0_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__0_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,61]\(35 downto 0) => \s_doutas[0,61]\(35 downto 0),
      \s_doutbs[0,61]\(35 downto 0) => \s_doutbs[0,61]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs_reg[0,_n_0_61]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[61].s2_enas_reg[0,_n_0_61]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(4),
      I1 => \s_brama_sel_pline_reg[2]_1\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(2),
      O => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[61].s2_enas_reg[0,61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[61].s2_enas[0,61]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[61].s2_enas_reg[0,_n_0_61]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(4),
      I1 => \s_bramb_sel_pline_reg[2]_0\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(2),
      O => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[61].s2_enbs_reg[0,61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[61].s2_enbs[0,61]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[61].s2_enbs_reg[0,_n_0_61]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[62].bram_prim_inst\: entity work.bram_dp_36k_57
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep__2_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep__2_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,62]\(35 downto 0) => \s_doutas[0,62]\(35 downto 0),
      \s_doutbs[0,62]\(35 downto 0) => \s_doutbs[0,62]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[62].s2_enbs_reg[0,_n_0_62]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[62].s2_enas_reg[0,_n_0_62]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[62].s2_enas[0,62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[62].s2_enas[0,62]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[62].s2_enas_reg[0,62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[62].s2_enas[0,62]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[62].s2_enas_reg[0,_n_0_62]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[62].s2_enbs[0,62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I3 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[62].s2_enbs[0,62]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[62].s2_enbs_reg[0,62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[62].s2_enbs[0,62]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[62].s2_enbs_reg[0,_n_0_62]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[63].bram_prim_inst\: entity work.bram_dp_36k_58
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__0_rep_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__0_rep_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,63]\(35 downto 0) => \s_doutas[0,63]\(35 downto 0),
      \s_doutbs[0,63]\(35 downto 0) => \s_doutbs[0,63]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs_reg[0,_n_0_63]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[63].s2_enas_reg[0,_n_0_63]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      I3 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(4),
      I1 => \s_brama_sel_pline_reg[2]_1\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(2),
      O => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[63].s2_enas_reg[0,63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[63].s2_enas[0,63]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[63].s2_enas_reg[0,_n_0_63]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I2 => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(4),
      I1 => \s_bramb_sel_pline_reg[2]_0\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(2),
      O => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[63].s2_enbs_reg[0,63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[63].s2_enbs[0,63]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[63].s2_enbs_reg[0,_n_0_63]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[64].bram_prim_inst\: entity work.bram_dp_36k_59
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__19_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__19_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,64]\(35 downto 0) => \s_doutas[0,64]\(35 downto 0),
      \s_doutbs[0,64]\(35 downto 0) => \s_doutbs[0,64]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[64].s2_enbs_reg[0,_n_0_64]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[64].s2_enas_reg[0,_n_0_64]\
    );
\gen_prim_width[0].gen_prim_depth[64].s2_enas[0,64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[64].s2_enas[0,64]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[64].s2_enas_reg[0,64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[64].s2_enas[0,64]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[64].s2_enas_reg[0,_n_0_64]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[64].s2_enbs[0,64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[64].s2_enbs[0,64]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[64].s2_enbs_reg[0,64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[64].s2_enbs[0,64]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[64].s2_enbs_reg[0,_n_0_64]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[65].bram_prim_inst\: entity work.bram_dp_36k_60
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__18_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__18_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,65]\(35 downto 0) => \s_doutas[0,65]\(35 downto 0),
      \s_doutbs[0,65]\(35 downto 0) => \s_doutbs[0,65]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[65].s2_enbs_reg[0,_n_0_65]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[65].s2_enas_reg[0,_n_0_65]\
    );
\gen_prim_width[0].gen_prim_depth[65].s2_enas[0,65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[65].s2_enas[0,65]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[65].s2_enas_reg[0,65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[65].s2_enas[0,65]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[65].s2_enas_reg[0,_n_0_65]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[65].s2_enbs[0,65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[65].s2_enbs[0,65]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[65].s2_enbs_reg[0,65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[65].s2_enbs[0,65]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[65].s2_enbs_reg[0,_n_0_65]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[66].bram_prim_inst\: entity work.bram_dp_36k_61
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__17_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__17_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,66]\(35 downto 0) => \s_doutas[0,66]\(35 downto 0),
      \s_doutbs[0,66]\(35 downto 0) => \s_doutbs[0,66]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[66].s2_enbs_reg[0,_n_0_66]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[66].s2_enas_reg[0,_n_0_66]\
    );
\gen_prim_width[0].gen_prim_depth[66].s2_enas[0,66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[66].s2_enas[0,66]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[66].s2_enas_reg[0,66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[66].s2_enas[0,66]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[66].s2_enas_reg[0,_n_0_66]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[66].s2_enbs[0,66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[66].s2_enbs[0,66]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[66].s2_enbs_reg[0,66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[66].s2_enbs[0,66]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[66].s2_enbs_reg[0,_n_0_66]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[67].bram_prim_inst\: entity work.bram_dp_36k_62
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__16_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__16_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,67]\(35 downto 0) => \s_doutas[0,67]\(35 downto 0),
      \s_doutbs[0,67]\(35 downto 0) => \s_doutbs[0,67]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[67].s2_enbs_reg[0,_n_0_67]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[67].s2_enas_reg[0,_n_0_67]\
    );
\gen_prim_width[0].gen_prim_depth[67].s2_enas[0,67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[67].s2_enas[0,67]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[67].s2_enas_reg[0,67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[67].s2_enas[0,67]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[67].s2_enas_reg[0,_n_0_67]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[67].s2_enbs[0,67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[67].s2_enbs[0,67]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[67].s2_enbs_reg[0,67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[67].s2_enbs[0,67]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[67].s2_enbs_reg[0,_n_0_67]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[68].bram_prim_inst\: entity work.bram_dp_36k_63
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__15_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__15_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,68]\(35 downto 0) => \s_doutas[0,68]\(35 downto 0),
      \s_doutbs[0,68]\(35 downto 0) => \s_doutbs[0,68]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[68].s2_enbs_reg[0,_n_0_68]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[68].s2_enas_reg[0,_n_0_68]\
    );
\gen_prim_width[0].gen_prim_depth[68].s2_enas[0,68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[68].s2_enas[0,68]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[68].s2_enas_reg[0,68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[68].s2_enas[0,68]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[68].s2_enas_reg[0,_n_0_68]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[68].s2_enbs[0,68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[68].s2_enbs[0,68]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[68].s2_enbs_reg[0,68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[68].s2_enbs[0,68]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[68].s2_enbs_reg[0,_n_0_68]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[69].bram_prim_inst\: entity work.bram_dp_36k_64
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__14_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__14_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,69]\(35 downto 0) => \s_doutas[0,69]\(35 downto 0),
      \s_doutbs[0,69]\(35 downto 0) => \s_doutbs[0,69]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[69].s2_enbs_reg[0,_n_0_69]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[69].s2_enas_reg[0,_n_0_69]\
    );
\gen_prim_width[0].gen_prim_depth[69].s2_enas[0,69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[69].s2_enas[0,69]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[69].s2_enas_reg[0,69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[69].s2_enas[0,69]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[69].s2_enas_reg[0,_n_0_69]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[69].s2_enbs[0,69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[69].s2_enbs[0,69]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[69].s2_enbs_reg[0,69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[69].s2_enbs[0,69]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[69].s2_enbs_reg[0,_n_0_69]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[6].bram_prim_inst\: entity work.bram_dp_36k_65
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__8_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__8_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,6]\(35 downto 0) => \s_doutas[0,6]\(35 downto 0),
      \s_doutbs[0,6]\(35 downto 0) => \s_doutbs[0,6]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[6].s2_enbs_reg[0,_n_0_6]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[6].s2_enas_reg[0,_n_0_6]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_4 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_5 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[6].s2_enas[0,6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[6].s2_enas[0,6]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[6].s2_enas_reg[0,6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[6].s2_enas[0,6]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[6].s2_enas_reg[0,_n_0_6]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[6].s2_enbs[0,6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[6].s2_enbs[0,6]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[6].s2_enbs_reg[0,6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[6].s2_enbs[0,6]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[6].s2_enbs_reg[0,_n_0_6]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[70].bram_prim_inst\: entity work.bram_dp_36k_66
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__13_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__13_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,70]\(35 downto 0) => \s_doutas[0,70]\(35 downto 0),
      \s_doutbs[0,70]\(35 downto 0) => \s_doutbs[0,70]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[70].s2_enbs_reg[0,_n_0_70]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[70].s2_enas_reg[0,_n_0_70]\
    );
\gen_prim_width[0].gen_prim_depth[70].s2_enas[0,70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[70].s2_enas[0,70]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[70].s2_enas_reg[0,70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[70].s2_enas[0,70]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[70].s2_enas_reg[0,_n_0_70]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[70].s2_enbs[0,70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[70].s2_enbs[0,70]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[70].s2_enbs_reg[0,70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[70].s2_enbs[0,70]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[70].s2_enbs_reg[0,_n_0_70]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[71].bram_prim_inst\: entity work.bram_dp_36k_67
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__12_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__12_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,71]\(35 downto 0) => \s_doutas[0,71]\(35 downto 0),
      \s_doutbs[0,71]\(35 downto 0) => \s_doutbs[0,71]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[71].s2_enbs_reg[0,_n_0_71]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[71].s2_enas_reg[0,_n_0_71]\
    );
\gen_prim_width[0].gen_prim_depth[71].s2_enas[0,71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[71].s2_enas[0,71]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[71].s2_enas_reg[0,71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[71].s2_enas[0,71]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[71].s2_enas_reg[0,_n_0_71]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[71].s2_enbs[0,71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[71].s2_enbs[0,71]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[71].s2_enbs_reg[0,71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[71].s2_enbs[0,71]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[71].s2_enbs_reg[0,_n_0_71]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[72].bram_prim_inst\: entity work.bram_dp_36k_68
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__11_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__11_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,72]\(35 downto 0) => \s_doutas[0,72]\(35 downto 0),
      \s_doutbs[0,72]\(35 downto 0) => \s_doutbs[0,72]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[72].s2_enbs_reg[0,_n_0_72]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[72].s2_enas_reg[0,_n_0_72]\
    );
\gen_prim_width[0].gen_prim_depth[72].s2_enas[0,72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[72].s2_enas[0,72]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[72].s2_enas_reg[0,72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[72].s2_enas[0,72]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[72].s2_enas_reg[0,_n_0_72]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[72].s2_enbs[0,72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[72].s2_enbs[0,72]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[72].s2_enbs_reg[0,72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[72].s2_enbs[0,72]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[72].s2_enbs_reg[0,_n_0_72]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[73].bram_prim_inst\: entity work.bram_dp_36k_69
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__10_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__10_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,73]\(35 downto 0) => \s_doutas[0,73]\(35 downto 0),
      \s_doutbs[0,73]\(35 downto 0) => \s_doutbs[0,73]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[73].s2_enbs_reg[0,_n_0_73]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[73].s2_enas_reg[0,_n_0_73]\
    );
\gen_prim_width[0].gen_prim_depth[73].s2_enas[0,73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[73].s2_enas[0,73]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[73].s2_enas_reg[0,73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[73].s2_enas[0,73]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[73].s2_enas_reg[0,_n_0_73]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[73].s2_enbs[0,73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[73].s2_enbs[0,73]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[73].s2_enbs_reg[0,73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[73].s2_enbs[0,73]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[73].s2_enbs_reg[0,_n_0_73]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[74].bram_prim_inst\: entity work.bram_dp_36k_70
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__9_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__9_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,74]\(35 downto 0) => \s_doutas[0,74]\(35 downto 0),
      \s_doutbs[0,74]\(35 downto 0) => \s_doutbs[0,74]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[74].s2_enbs_reg[0,_n_0_74]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[74].s2_enas_reg[0,_n_0_74]\
    );
\gen_prim_width[0].gen_prim_depth[74].s2_enas[0,74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[74].s2_enas[0,74]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[74].s2_enas_reg[0,74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[74].s2_enas[0,74]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[74].s2_enas_reg[0,_n_0_74]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[74].s2_enbs[0,74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[74].s2_enbs[0,74]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[74].s2_enbs_reg[0,74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[74].s2_enbs[0,74]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[74].s2_enbs_reg[0,_n_0_74]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[75].bram_prim_inst\: entity work.bram_dp_36k_71
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__8_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__8_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,75]\(35 downto 0) => \s_doutas[0,75]\(35 downto 0),
      \s_doutbs[0,75]\(35 downto 0) => \s_doutbs[0,75]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[75].s2_enbs_reg[0,_n_0_75]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[75].s2_enas_reg[0,_n_0_75]\
    );
\gen_prim_width[0].gen_prim_depth[75].s2_enas[0,75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[75].s2_enas[0,75]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[75].s2_enas_reg[0,75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[75].s2_enas[0,75]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[75].s2_enas_reg[0,_n_0_75]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[75].s2_enbs[0,75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[75].s2_enbs[0,75]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[75].s2_enbs_reg[0,75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[75].s2_enbs[0,75]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[75].s2_enbs_reg[0,_n_0_75]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[76].bram_prim_inst\: entity work.bram_dp_36k_72
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__7_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__7_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,76]\(35 downto 0) => \s_doutas[0,76]\(35 downto 0),
      \s_doutbs[0,76]\(35 downto 0) => \s_doutbs[0,76]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[76].s2_enbs_reg[0,_n_0_76]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[76].s2_enas_reg[0,_n_0_76]\
    );
\gen_prim_width[0].gen_prim_depth[76].s2_enas[0,76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[76].s2_enas[0,76]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[76].s2_enas_reg[0,76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[76].s2_enas[0,76]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[76].s2_enas_reg[0,_n_0_76]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[76].s2_enbs[0,76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[76].s2_enbs[0,76]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[76].s2_enbs_reg[0,76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[76].s2_enbs[0,76]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[76].s2_enbs_reg[0,_n_0_76]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[77].bram_prim_inst\: entity work.bram_dp_36k_73
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__6_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__6_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,77]\(35 downto 0) => \s_doutas[0,77]\(35 downto 0),
      \s_doutbs[0,77]\(35 downto 0) => \s_doutbs[0,77]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[77].s2_enbs_reg[0,_n_0_77]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[77].s2_enas_reg[0,_n_0_77]\
    );
\gen_prim_width[0].gen_prim_depth[77].s2_enas[0,77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[77].s2_enas[0,77]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[77].s2_enas_reg[0,77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[77].s2_enas[0,77]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[77].s2_enas_reg[0,_n_0_77]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[77].s2_enbs[0,77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[77].s2_enbs[0,77]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[77].s2_enbs_reg[0,77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[77].s2_enbs[0,77]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[77].s2_enbs_reg[0,_n_0_77]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[78].bram_prim_inst\: entity work.bram_dp_36k_74
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__5_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__5_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,78]\(35 downto 0) => \s_doutas[0,78]\(35 downto 0),
      \s_doutbs[0,78]\(35 downto 0) => \s_doutbs[0,78]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[78].s2_enbs_reg[0,_n_0_78]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[78].s2_enas_reg[0,_n_0_78]\
    );
\gen_prim_width[0].gen_prim_depth[78].s2_enas[0,78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[78].s2_enas[0,78]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[78].s2_enas_reg[0,78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[78].s2_enas[0,78]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[78].s2_enas_reg[0,_n_0_78]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[78].s2_enbs[0,78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[78].s2_enbs[0,78]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[78].s2_enbs_reg[0,78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[78].s2_enbs[0,78]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[78].s2_enbs_reg[0,_n_0_78]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[79].bram_prim_inst\: entity work.bram_dp_36k_75
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      DIADI(30) => \s1_s2_dinb_reg_n_0_[2][30]\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3]_2\(6),
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      DIBDI(30) => \s1_s2_dina_reg_n_0_[2][30]\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3]_3\(6),
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg_n_0_[2][34]\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg_n_0_[2][34]\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__4_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__4_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,79]\(35 downto 0) => \s_doutas[0,79]\(35 downto 0),
      \s_doutbs[0,79]\(35 downto 0) => \s_doutbs[0,79]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[79].s2_enbs_reg[0,_n_0_79]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[79].s2_enas_reg[0,_n_0_79]\
    );
\gen_prim_width[0].gen_prim_depth[79].s2_enas[0,79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[79].s2_enas[0,79]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[79].s2_enas_reg[0,79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[79].s2_enas[0,79]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[79].s2_enas_reg[0,_n_0_79]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[79].s2_enbs[0,79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[79].s2_enbs[0,79]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[79].s2_enbs_reg[0,79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[79].s2_enbs[0,79]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[79].s2_enbs_reg[0,_n_0_79]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[7].bram_prim_inst\: entity work.bram_dp_36k_76
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__7_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__7_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,7]\(35 downto 0) => \s_doutas[0,7]\(35 downto 0),
      \s_doutbs[0,7]\(35 downto 0) => \s_doutbs[0,7]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[7].s2_enbs_reg[0,_n_0_7]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[7].s2_enas_reg[0,_n_0_7]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_4 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_5 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[7].s2_enas[0,7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enas[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[7].s2_enas[0,7]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[7].s2_enas_reg[0,7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[7].s2_enas[0,7]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[7].s2_enas_reg[0,_n_0_7]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[7].s2_enbs[0,7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[47].s2_enbs[0,47]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[7].s2_enbs[0,7]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[7].s2_enbs_reg[0,7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[7].s2_enbs[0,7]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[7].s2_enbs_reg[0,_n_0_7]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[80].bram_prim_inst\: entity work.bram_dp_36k_77
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__13_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__13_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,80]\(35 downto 0) => \s_doutas[0,80]\(35 downto 0),
      \s_doutbs[0,80]\(35 downto 0) => \s_doutbs[0,80]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[80].s2_enbs_reg[0,_n_0_80]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[80].s2_enas_reg[0,_n_0_80]\
    );
\gen_prim_width[0].gen_prim_depth[80].s2_enas[0,80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[80].s2_enas[0,80]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[80].s2_enas_reg[0,80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[80].s2_enas[0,80]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[80].s2_enas_reg[0,_n_0_80]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[80].s2_enbs[0,80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[80].s2_enbs[0,80]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[80].s2_enbs_reg[0,80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[80].s2_enbs[0,80]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[80].s2_enbs_reg[0,_n_0_80]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[81].bram_prim_inst\: entity work.bram_dp_36k_78
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__12_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__12_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,81]\(35 downto 0) => \s_doutas[0,81]\(35 downto 0),
      \s_doutbs[0,81]\(35 downto 0) => \s_doutbs[0,81]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[81].s2_enbs_reg[0,_n_0_81]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[81].s2_enas_reg[0,_n_0_81]\
    );
\gen_prim_width[0].gen_prim_depth[81].s2_enas[0,81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[81].s2_enas[0,81]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[81].s2_enas_reg[0,81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[81].s2_enas[0,81]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[81].s2_enas_reg[0,_n_0_81]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[81].s2_enbs[0,81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[81].s2_enbs[0,81]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[81].s2_enbs_reg[0,81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[81].s2_enbs[0,81]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[81].s2_enbs_reg[0,_n_0_81]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[82].bram_prim_inst\: entity work.bram_dp_36k_79
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__14_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__14_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,82]\(35 downto 0) => \s_doutas[0,82]\(35 downto 0),
      \s_doutbs[0,82]\(35 downto 0) => \s_doutbs[0,82]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[82].s2_enbs_reg[0,_n_0_82]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[82].s2_enas_reg[0,_n_0_82]\
    );
\gen_prim_width[0].gen_prim_depth[82].s2_enas[0,82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[82].s2_enas[0,82]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[82].s2_enas_reg[0,82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[82].s2_enas[0,82]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[82].s2_enas_reg[0,_n_0_82]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[82].s2_enbs[0,82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[82].s2_enbs[0,82]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[82].s2_enbs_reg[0,82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[82].s2_enbs[0,82]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[82].s2_enbs_reg[0,_n_0_82]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[83].bram_prim_inst\: entity work.bram_dp_36k_80
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__11_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__11_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,83]\(35 downto 0) => \s_doutas[0,83]\(35 downto 0),
      \s_doutbs[0,83]\(35 downto 0) => \s_doutbs[0,83]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[83].s2_enbs_reg[0,_n_0_83]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[83].s2_enas_reg[0,_n_0_83]\
    );
\gen_prim_width[0].gen_prim_depth[83].s2_enas[0,83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[83].s2_enas[0,83]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[83].s2_enas_reg[0,83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[83].s2_enas[0,83]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[83].s2_enas_reg[0,_n_0_83]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[83].s2_enbs[0,83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[83].s2_enbs[0,83]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[83].s2_enbs_reg[0,83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[83].s2_enbs[0,83]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[83].s2_enbs_reg[0,_n_0_83]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[84].bram_prim_inst\: entity work.bram_dp_36k_81
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__9_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__9_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,84]\(35 downto 0) => \s_doutas[0,84]\(35 downto 0),
      \s_doutbs[0,84]\(35 downto 0) => \s_doutbs[0,84]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[84].s2_enbs_reg[0,_n_0_84]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[84].s2_enas_reg[0,_n_0_84]\
    );
\gen_prim_width[0].gen_prim_depth[84].s2_enas[0,84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[84].s2_enas[0,84]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[84].s2_enas_reg[0,84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[84].s2_enas[0,84]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[84].s2_enas_reg[0,_n_0_84]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[84].s2_enbs[0,84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[84].s2_enbs[0,84]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[84].s2_enbs_reg[0,84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[84].s2_enbs[0,84]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[84].s2_enbs_reg[0,_n_0_84]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[85].bram_prim_inst\: entity work.bram_dp_36k_82
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__8_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__8_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,85]\(35 downto 0) => \s_doutas[0,85]\(35 downto 0),
      \s_doutbs[0,85]\(35 downto 0) => \s_doutbs[0,85]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[85].s2_enbs_reg[0,_n_0_85]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[85].s2_enas_reg[0,_n_0_85]\
    );
\gen_prim_width[0].gen_prim_depth[85].s2_enas[0,85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[85].s2_enas[0,85]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[85].s2_enas_reg[0,85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[85].s2_enas[0,85]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[85].s2_enas_reg[0,_n_0_85]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[85].s2_enbs[0,85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[85].s2_enbs[0,85]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[85].s2_enbs_reg[0,85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[85].s2_enbs[0,85]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[85].s2_enbs_reg[0,_n_0_85]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[86].bram_prim_inst\: entity work.bram_dp_36k_83
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__10_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__10_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,86]\(35 downto 0) => \s_doutas[0,86]\(35 downto 0),
      \s_doutbs[0,86]\(35 downto 0) => \s_doutbs[0,86]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[86].s2_enbs_reg[0,_n_0_86]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[86].s2_enas_reg[0,_n_0_86]\
    );
\gen_prim_width[0].gen_prim_depth[86].s2_enas[0,86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[86].s2_enas[0,86]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[86].s2_enas_reg[0,86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[86].s2_enas[0,86]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[86].s2_enas_reg[0,_n_0_86]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[86].s2_enbs[0,86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[86].s2_enbs[0,86]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[86].s2_enbs_reg[0,86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[86].s2_enbs[0,86]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[86].s2_enbs_reg[0,_n_0_86]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[87].bram_prim_inst\: entity work.bram_dp_36k_84
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__7_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__7_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,87]\(35 downto 0) => \s_doutas[0,87]\(35 downto 0),
      \s_doutbs[0,87]\(35 downto 0) => \s_doutbs[0,87]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[87].s2_enbs_reg[0,_n_0_87]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[87].s2_enas_reg[0,_n_0_87]\
    );
\gen_prim_width[0].gen_prim_depth[87].s2_enas[0,87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[87].s2_enas[0,87]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[87].s2_enas_reg[0,87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[87].s2_enas[0,87]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[87].s2_enas_reg[0,_n_0_87]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[87].s2_enbs[0,87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[87].s2_enbs[0,87]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[87].s2_enbs_reg[0,87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[87].s2_enbs[0,87]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[87].s2_enbs_reg[0,_n_0_87]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[88].bram_prim_inst\: entity work.bram_dp_36k_85
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__5_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__5_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,88]\(35 downto 0) => \s_doutas[0,88]\(35 downto 0),
      \s_doutbs[0,88]\(35 downto 0) => \s_doutbs[0,88]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[88].s2_enbs_reg[0,_n_0_88]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[88].s2_enas_reg[0,_n_0_88]\
    );
\gen_prim_width[0].gen_prim_depth[88].s2_enas[0,88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[88].s2_enas[0,88]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[88].s2_enas_reg[0,88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[88].s2_enas[0,88]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[88].s2_enas_reg[0,_n_0_88]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[88].s2_enbs[0,88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[88].s2_enbs[0,88]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[88].s2_enbs_reg[0,88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[88].s2_enbs[0,88]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[88].s2_enbs_reg[0,_n_0_88]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[89].bram_prim_inst\: entity work.bram_dp_36k_86
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__4_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__4_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,89]\(35 downto 0) => \s_doutas[0,89]\(35 downto 0),
      \s_doutbs[0,89]\(35 downto 0) => \s_doutbs[0,89]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[89].s2_enbs_reg[0,_n_0_89]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[89].s2_enas_reg[0,_n_0_89]\
    );
\gen_prim_width[0].gen_prim_depth[89].s2_enas[0,89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[89].s2_enas[0,89]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[89].s2_enas_reg[0,89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[89].s2_enas[0,89]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[89].s2_enas_reg[0,_n_0_89]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[89].s2_enbs[0,89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[89].s2_enbs[0,89]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[89].s2_enbs_reg[0,89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[89].s2_enbs[0,89]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[89].s2_enbs_reg[0,_n_0_89]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[8].bram_prim_inst\: entity work.bram_dp_36k_87
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__6_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__6_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,8]\(35 downto 0) => \s_doutas[0,8]\(35 downto 0),
      \s_doutbs[0,8]\(35 downto 0) => \s_doutbs[0,8]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[8].s2_enbs_reg[0,_n_0_8]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[8].s2_enas_reg[0,_n_0_8]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_4 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_5 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[8].s2_enas[0,8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[8].s2_enas[0,8]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[8].s2_enas_reg[0,8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[8].s2_enas[0,8]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[8].s2_enas_reg[0,_n_0_8]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[8].s2_enbs[0,8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[8].s2_enbs[0,8]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[8].s2_enbs_reg[0,8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[8].s2_enbs[0,8]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[8].s2_enbs_reg[0,_n_0_8]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[90].bram_prim_inst\: entity work.bram_dp_36k_88
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__6_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__6_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,90]\(35 downto 0) => \s_doutas[0,90]\(35 downto 0),
      \s_doutbs[0,90]\(35 downto 0) => \s_doutbs[0,90]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[90].s2_enbs_reg[0,_n_0_90]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[90].s2_enas_reg[0,_n_0_90]\
    );
\gen_prim_width[0].gen_prim_depth[90].s2_enas[0,90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[90].s2_enas[0,90]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[90].s2_enas_reg[0,90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[90].s2_enas[0,90]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[90].s2_enas_reg[0,_n_0_90]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[90].s2_enbs[0,90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[90].s2_enbs[0,90]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[90].s2_enbs_reg[0,90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[90].s2_enbs[0,90]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[90].s2_enbs_reg[0,_n_0_90]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[91].bram_prim_inst\: entity work.bram_dp_36k_89
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__3_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__3_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,91]\(35 downto 0) => \s_doutas[0,91]\(35 downto 0),
      \s_doutbs[0,91]\(35 downto 0) => \s_doutbs[0,91]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[91].s2_enbs_reg[0,_n_0_91]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[91].s2_enas_reg[0,_n_0_91]\
    );
\gen_prim_width[0].gen_prim_depth[91].s2_enas[0,91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(1),
      I2 => \s_brama_sel_pline_reg[3]_3\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[91].s2_enas[0,91]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[91].s2_enas_reg[0,91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[91].s2_enas[0,91]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[91].s2_enas_reg[0,_n_0_91]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[91].s2_enbs[0,91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(1),
      I2 => \s_bramb_sel_pline_reg[3]_2\(0),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[91].s2_enbs[0,91]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[91].s2_enbs_reg[0,91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[91].s2_enbs[0,91]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[91].s2_enbs_reg[0,_n_0_91]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[92].bram_prim_inst\: entity work.bram_dp_36k_90
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__1_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__1_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,92]\(35 downto 0) => \s_doutas[0,92]\(35 downto 0),
      \s_doutbs[0,92]\(35 downto 0) => \s_doutbs[0,92]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs_reg[0,_n_0_92]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[92].s2_enas_reg[0,_n_0_92]\
    );
\gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[2]_1\(0),
      I1 => \s_brama_sel_pline_reg[3]_3\(4),
      I2 => \s_brama_sel_pline_reg[3]_3\(3),
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[92].s2_enas_reg[0,92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[92].s2_enas[0,92]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[92].s2_enas_reg[0,_n_0_92]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[2]_0\(0),
      I1 => \s_bramb_sel_pline_reg[3]_2\(4),
      I2 => \s_bramb_sel_pline_reg[3]_2\(3),
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[92].s2_enbs_reg[0,92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[92].s2_enbs[0,92]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[92].s2_enbs_reg[0,_n_0_92]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[93].bram_prim_inst\: entity work.bram_dp_36k_91
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__0_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__0_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,93]\(35 downto 0) => \s_doutas[0,93]\(35 downto 0),
      \s_doutbs[0,93]\(35 downto 0) => \s_doutbs[0,93]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs_reg[0,_n_0_93]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[93].s2_enas_reg[0,_n_0_93]\
    );
\gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[2]_1\(0),
      I1 => \s_brama_sel_pline_reg[3]_3\(4),
      I2 => \s_brama_sel_pline_reg[3]_3\(3),
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[93].s2_enas_reg[0,93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[93].s2_enas[0,93]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[93].s2_enas_reg[0,_n_0_93]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[2]_0\(0),
      I1 => \s_bramb_sel_pline_reg[3]_2\(4),
      I2 => \s_bramb_sel_pline_reg[3]_2\(3),
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[93].s2_enbs_reg[0,93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[93].s2_enbs[0,93]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[93].s2_enbs_reg[0,_n_0_93]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[94].bram_prim_inst\: entity work.bram_dp_36k_92
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep__2_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep__2_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,94]\(35 downto 0) => \s_doutas[0,94]\(35 downto 0),
      \s_doutbs[0,94]\(35 downto 0) => \s_doutbs[0,94]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs_reg[0,_n_0_94]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[94].s2_enas_reg[0,_n_0_94]\
    );
\gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(4),
      I1 => \s_brama_sel_pline_reg[2]_1\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(3),
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[94].s2_enas_reg[0,94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[94].s2_enas[0,94]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[94].s2_enas_reg[0,_n_0_94]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(4),
      I1 => \s_bramb_sel_pline_reg[2]_0\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(3),
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[94].s2_enbs_reg[0,94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[94].s2_enbs[0,94]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[94].s2_enbs_reg[0,_n_0_94]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[95].bram_prim_inst\: entity work.bram_dp_36k_93
     port map (
      ADDRARDADDR(9) => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRARDADDR(8) => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRARDADDR(7) => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRARDADDR(6) => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRARDADDR(5) => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRARDADDR(4) => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRARDADDR(3) => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRARDADDR(2) => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRARDADDR(1) => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      ADDRBWRADDR(9) => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      ADDRBWRADDR(8) => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      ADDRBWRADDR(7) => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      ADDRBWRADDR(6) => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      DIADI(31) => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      DIADI(29) => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      DIADI(28) => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      DIADI(27) => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      DIADI(26) => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      DIADI(25) => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      DIADI(24) => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      DIADI(23) => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      DIADI(22) => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      DIADI(21) => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      DIADI(20) => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      DIADI(19) => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      DIADI(18) => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      DIADI(17) => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      DIADI(16) => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      DIADI(15) => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      DIADI(14) => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      DIADI(13) => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      DIADI(12) => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      DIADI(11) => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      DIADI(10) => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      DIADI(9) => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      DIADI(8) => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      DIADI(7) => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      DIADI(6) => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      DIADI(5) => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      DIADI(4) => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      DIADI(3) => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      DIADI(2) => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      DIADI(1) => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      DIBDI(31) => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep_n_0\,
      DIBDI(29) => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      DIBDI(28) => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      DIBDI(27) => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      DIBDI(26) => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      DIBDI(25) => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      DIBDI(24) => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      DIBDI(23) => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      DIBDI(22) => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      DIBDI(21) => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      DIBDI(20) => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      DIBDI(19) => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      DIBDI(18) => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      DIBDI(17) => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      DIBDI(16) => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      DIBDI(15) => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      DIBDI(14) => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      DIBDI(13) => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      DIBDI(12) => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      DIBDI(11) => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      DIBDI(10) => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      DIBDI(9) => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      DIBDI(8) => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      DIBDI(7) => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      DIBDI(6) => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      DIBDI(5) => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      DIBDI(4) => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      DIBDI(3) => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      DIBDI(2) => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      DIBDI(1) => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      DIPADIP(0) => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      DIPBDIP(3) => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      DIPBDIP(0) => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep_rep_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep_rep_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,95]\(35 downto 0) => \s_doutas[0,95]\(35 downto 0),
      \s_doutbs[0,95]\(35 downto 0) => \s_doutbs[0,95]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs_reg[0,_n_0_95]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[95].s2_enas_reg[0,_n_0_95]\
    );
\gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(2),
      I1 => \s_brama_sel_pline_reg[3]_3\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_brama_sel_pline_reg[3]_3\(4),
      I1 => \s_brama_sel_pline_reg[2]_1\(0),
      I2 => \s_brama_sel_pline_reg[3]_3\(3),
      I3 => \s_brama_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[95].s2_enas_reg[0,95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[95].s2_enas[0,95]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[95].s2_enas_reg[0,_n_0_95]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(2),
      I1 => \s_bramb_sel_pline_reg[3]_2\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \s_bramb_sel_pline_reg[3]_2\(4),
      I1 => \s_bramb_sel_pline_reg[2]_0\(0),
      I2 => \s_bramb_sel_pline_reg[3]_2\(3),
      I3 => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      O => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_2_n_0\
    );
\gen_prim_width[0].gen_prim_depth[95].s2_enbs_reg[0,95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[95].s2_enbs[0,95]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[95].s2_enbs_reg[0,_n_0_95]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[9].bram_prim_inst\: entity work.bram_dp_36k_94
     port map (
      ADDRARDADDR(0) => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      ADDRBWRADDR(0) => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      DIADI(30) => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      DIADI(29) => \s1_s2_dinb_reg_n_0_[2][29]\,
      DIADI(28) => \s1_s2_dinb_reg_n_0_[2][28]\,
      DIADI(27) => \s1_s2_dinb_reg_n_0_[2][27]\,
      DIADI(26) => \s1_s2_dinb_reg_n_0_[2][26]\,
      DIADI(25) => \s1_s2_dinb_reg_n_0_[2][25]\,
      DIADI(24) => \s1_s2_dinb_reg_n_0_[2][24]\,
      DIADI(23) => \s1_s2_dinb_reg_n_0_[2][23]\,
      DIADI(22) => \s1_s2_dinb_reg_n_0_[2][22]\,
      DIADI(21) => \s1_s2_dinb_reg_n_0_[2][21]\,
      DIADI(20) => \s1_s2_dinb_reg_n_0_[2][20]\,
      DIADI(19) => \s1_s2_dinb_reg_n_0_[2][19]\,
      DIADI(18) => \s1_s2_dinb_reg_n_0_[2][18]\,
      DIADI(17) => \s1_s2_dinb_reg_n_0_[2][17]\,
      DIADI(16) => \s1_s2_dinb_reg_n_0_[2][16]\,
      DIADI(15) => \s1_s2_dinb_reg_n_0_[2][15]\,
      DIADI(14) => \s1_s2_dinb_reg_n_0_[2][14]\,
      DIADI(13) => \s1_s2_dinb_reg_n_0_[2][13]\,
      DIADI(12) => \s1_s2_dinb_reg_n_0_[2][12]\,
      DIADI(11) => \s1_s2_dinb_reg_n_0_[2][11]\,
      DIADI(10) => \s1_s2_dinb_reg_n_0_[2][10]\,
      DIADI(9) => \s1_s2_dinb_reg_n_0_[2][9]\,
      DIADI(8) => \s1_s2_dinb_reg_n_0_[2][8]\,
      DIADI(7) => \s1_s2_dinb_reg_n_0_[2][7]\,
      DIADI(6) => \s1_s2_dinb_reg_n_0_[2][6]\,
      DIADI(5) => \s1_s2_dinb_reg_n_0_[2][5]\,
      DIADI(4) => \s1_s2_dinb_reg_n_0_[2][4]\,
      DIADI(3) => \s1_s2_dinb_reg_n_0_[2][3]\,
      DIADI(2) => \s1_s2_dinb_reg_n_0_[2][2]\,
      DIADI(1) => \s1_s2_dinb_reg_n_0_[2][1]\,
      DIADI(0) => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      DIBDI(30) => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      DIBDI(29) => \s1_s2_dina_reg_n_0_[2][29]\,
      DIBDI(28) => \s1_s2_dina_reg_n_0_[2][28]\,
      DIBDI(27) => \s1_s2_dina_reg_n_0_[2][27]\,
      DIBDI(26) => \s1_s2_dina_reg_n_0_[2][26]\,
      DIBDI(25) => \s1_s2_dina_reg_n_0_[2][25]\,
      DIBDI(24) => \s1_s2_dina_reg_n_0_[2][24]\,
      DIBDI(23) => \s1_s2_dina_reg_n_0_[2][23]\,
      DIBDI(22) => \s1_s2_dina_reg_n_0_[2][22]\,
      DIBDI(21) => \s1_s2_dina_reg_n_0_[2][21]\,
      DIBDI(20) => \s1_s2_dina_reg_n_0_[2][20]\,
      DIBDI(19) => \s1_s2_dina_reg_n_0_[2][19]\,
      DIBDI(18) => \s1_s2_dina_reg_n_0_[2][18]\,
      DIBDI(17) => \s1_s2_dina_reg_n_0_[2][17]\,
      DIBDI(16) => \s1_s2_dina_reg_n_0_[2][16]\,
      DIBDI(15) => \s1_s2_dina_reg_n_0_[2][15]\,
      DIBDI(14) => \s1_s2_dina_reg_n_0_[2][14]\,
      DIBDI(13) => \s1_s2_dina_reg_n_0_[2][13]\,
      DIBDI(12) => \s1_s2_dina_reg_n_0_[2][12]\,
      DIBDI(11) => \s1_s2_dina_reg_n_0_[2][11]\,
      DIBDI(10) => \s1_s2_dina_reg_n_0_[2][10]\,
      DIBDI(9) => \s1_s2_dina_reg_n_0_[2][9]\,
      DIBDI(8) => \s1_s2_dina_reg_n_0_[2][8]\,
      DIBDI(7) => \s1_s2_dina_reg_n_0_[2][7]\,
      DIBDI(6) => \s1_s2_dina_reg_n_0_[2][6]\,
      DIBDI(5) => \s1_s2_dina_reg_n_0_[2][5]\,
      DIBDI(4) => \s1_s2_dina_reg_n_0_[2][4]\,
      DIBDI(3) => \s1_s2_dina_reg_n_0_[2][3]\,
      DIBDI(2) => \s1_s2_dina_reg_n_0_[2][2]\,
      DIBDI(1) => \s1_s2_dina_reg_n_0_[2][1]\,
      DIBDI(0) => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      DIPADIP(3) => \s1_s2_dinb_reg_n_0_[2][35]\,
      DIPADIP(2) => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      DIPADIP(1) => \s1_s2_dinb_reg_n_0_[2][33]\,
      DIPADIP(0) => \s1_s2_dinb_reg_n_0_[2][32]\,
      DIPBDIP(3) => \s1_s2_dina_reg_n_0_[2][35]\,
      DIPBDIP(2) => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      DIPBDIP(1) => \s1_s2_dina_reg_n_0_[2][33]\,
      DIPBDIP(0) => \s1_s2_dina_reg_n_0_[2][32]\,
      WEA(0) => \s1_s2_web_reg[2]__0_rep__3_rep__5_n_0\,
      WEBWE(0) => \s1_s2_wea_reg[2]__0_rep__3_rep__5_n_0\,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      \s_doutas[0,9]\(35 downto 0) => \s_doutas[0,9]\(35 downto 0),
      \s_doutbs[0,9]\(35 downto 0) => \s_doutbs[0,9]\(35 downto 0),
      sv_ram_reg_0 => \gen_prim_width[0].gen_prim_depth[9].s2_enbs_reg[0,_n_0_9]\,
      sv_ram_reg_1 => \gen_prim_width[0].gen_prim_depth[9].s2_enas_reg[0,_n_0_9]\,
      sv_ram_reg_2(8) => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_2(7) => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_2(6) => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_2(5) => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_2(4) => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_2(3) => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_2(2) => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_2(1) => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_2(0) => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_3(8) => \s_brama_addr_pline_reg_n_0_[2][8]\,
      sv_ram_reg_3(7) => \s_brama_addr_pline_reg_n_0_[2][7]\,
      sv_ram_reg_3(6) => \s_brama_addr_pline_reg_n_0_[2][6]\,
      sv_ram_reg_3(5) => \s_brama_addr_pline_reg_n_0_[2][5]\,
      sv_ram_reg_3(4) => \s_brama_addr_pline_reg_n_0_[2][4]\,
      sv_ram_reg_3(3) => \s_brama_addr_pline_reg_n_0_[2][3]\,
      sv_ram_reg_3(2) => \s_brama_addr_pline_reg_n_0_[2][2]\,
      sv_ram_reg_3(1) => \s_brama_addr_pline_reg_n_0_[2][1]\,
      sv_ram_reg_3(0) => \s_brama_addr_pline_reg_n_0_[2][0]\,
      sv_ram_reg_4 => \s1_s2_dinb_reg_n_0_[2][31]\,
      sv_ram_reg_5 => \s1_s2_dina_reg_n_0_[2][31]\
    );
\gen_prim_width[0].gen_prim_depth[9].s2_enas[0,9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enas[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[9].s2_enas[0,9]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[9].s2_enas_reg[0,9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[9].s2_enas[0,9]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[9].s2_enas_reg[0,_n_0_9]\,
      R => '0'
    );
\gen_prim_width[0].gen_prim_depth[9].s2_enbs[0,9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      I1 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I4 => \gen_prim_width[0].gen_prim_depth[45].s2_enbs[0,45]_i_2_n_0\,
      O => \gen_prim_width[0].gen_prim_depth[9].s2_enbs[0,9]_i_1_n_0\
    );
\gen_prim_width[0].gen_prim_depth[9].s2_enbs_reg[0,9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \gen_prim_width[0].gen_prim_depth[9].s2_enbs[0,9]_i_1_n_0\,
      Q => \gen_prim_width[0].gen_prim_depth[9].s2_enbs_reg[0,_n_0_9]\,
      R => '0'
    );
o_output_bita_OBUF_inst_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_48_n_0,
      I1 => o_output_bita_OBUF_inst_i_49_n_0,
      O => s_douta(27),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_340_n_0,
      I1 => o_output_bita_OBUF_inst_i_341_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_342_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_343_n_0,
      O => o_output_bita_OBUF_inst_i_100_n_0
    );
o_output_bita_OBUF_inst_i_1000: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(23),
      I1 => \s_doutas[0,34]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(23),
      O => o_output_bita_OBUF_inst_i_1000_n_0
    );
o_output_bita_OBUF_inst_i_1001: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(23),
      I1 => \s_doutas[0,38]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(23),
      O => o_output_bita_OBUF_inst_i_1001_n_0
    );
o_output_bita_OBUF_inst_i_1002: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(23),
      I1 => \s_doutas[0,42]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(23),
      O => o_output_bita_OBUF_inst_i_1002_n_0
    );
o_output_bita_OBUF_inst_i_1003: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(23),
      I1 => \s_doutas[0,46]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(23),
      O => o_output_bita_OBUF_inst_i_1003_n_0
    );
o_output_bita_OBUF_inst_i_1004: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(23),
      I1 => \s_doutas[0,18]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(23),
      O => o_output_bita_OBUF_inst_i_1004_n_0
    );
o_output_bita_OBUF_inst_i_1005: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(23),
      I1 => \s_doutas[0,22]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(23),
      O => o_output_bita_OBUF_inst_i_1005_n_0
    );
o_output_bita_OBUF_inst_i_1006: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(23),
      I1 => \s_doutas[0,26]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(23),
      O => o_output_bita_OBUF_inst_i_1006_n_0
    );
o_output_bita_OBUF_inst_i_1007: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(23),
      I1 => \s_doutas[0,30]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(23),
      O => o_output_bita_OBUF_inst_i_1007_n_0
    );
o_output_bita_OBUF_inst_i_1008: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(23),
      I1 => \s_doutas[0,2]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(23),
      O => o_output_bita_OBUF_inst_i_1008_n_0
    );
o_output_bita_OBUF_inst_i_1009: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(23),
      I1 => \s_doutas[0,6]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(23),
      O => o_output_bita_OBUF_inst_i_1009_n_0
    );
o_output_bita_OBUF_inst_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_344_n_0,
      I1 => o_output_bita_OBUF_inst_i_345_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_346_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_347_n_0,
      O => o_output_bita_OBUF_inst_i_101_n_0
    );
o_output_bita_OBUF_inst_i_1010: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(23),
      I1 => \s_doutas[0,10]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(23),
      O => o_output_bita_OBUF_inst_i_1010_n_0
    );
o_output_bita_OBUF_inst_i_1011: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(23),
      I1 => \s_doutas[0,14]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(23),
      O => o_output_bita_OBUF_inst_i_1011_n_0
    );
o_output_bita_OBUF_inst_i_1012: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(27),
      I1 => \s_doutas[0,50]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(27),
      O => o_output_bita_OBUF_inst_i_1012_n_0
    );
o_output_bita_OBUF_inst_i_1013: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(27),
      I1 => \s_doutas[0,54]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(27),
      O => o_output_bita_OBUF_inst_i_1013_n_0
    );
o_output_bita_OBUF_inst_i_1014: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(27),
      I1 => \s_doutas[0,58]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(27),
      O => o_output_bita_OBUF_inst_i_1014_n_0
    );
o_output_bita_OBUF_inst_i_1015: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(27),
      I1 => \s_doutas[0,62]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(27),
      O => o_output_bita_OBUF_inst_i_1015_n_0
    );
o_output_bita_OBUF_inst_i_1016: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(27),
      I1 => \s_doutas[0,34]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(27),
      O => o_output_bita_OBUF_inst_i_1016_n_0
    );
o_output_bita_OBUF_inst_i_1017: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(27),
      I1 => \s_doutas[0,38]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(27),
      O => o_output_bita_OBUF_inst_i_1017_n_0
    );
o_output_bita_OBUF_inst_i_1018: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(27),
      I1 => \s_doutas[0,42]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(27),
      O => o_output_bita_OBUF_inst_i_1018_n_0
    );
o_output_bita_OBUF_inst_i_1019: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(27),
      I1 => \s_doutas[0,46]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(27),
      O => o_output_bita_OBUF_inst_i_1019_n_0
    );
o_output_bita_OBUF_inst_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_348_n_0,
      I1 => o_output_bita_OBUF_inst_i_349_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_350_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_351_n_0,
      O => o_output_bita_OBUF_inst_i_102_n_0
    );
o_output_bita_OBUF_inst_i_1020: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(27),
      I1 => \s_doutas[0,18]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(27),
      O => o_output_bita_OBUF_inst_i_1020_n_0
    );
o_output_bita_OBUF_inst_i_1021: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(27),
      I1 => \s_doutas[0,22]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(27),
      O => o_output_bita_OBUF_inst_i_1021_n_0
    );
o_output_bita_OBUF_inst_i_1022: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(27),
      I1 => \s_doutas[0,26]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(27),
      O => o_output_bita_OBUF_inst_i_1022_n_0
    );
o_output_bita_OBUF_inst_i_1023: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(27),
      I1 => \s_doutas[0,30]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(27),
      O => o_output_bita_OBUF_inst_i_1023_n_0
    );
o_output_bita_OBUF_inst_i_1024: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(27),
      I1 => \s_doutas[0,2]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(27),
      O => o_output_bita_OBUF_inst_i_1024_n_0
    );
o_output_bita_OBUF_inst_i_1025: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(27),
      I1 => \s_doutas[0,6]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(27),
      O => o_output_bita_OBUF_inst_i_1025_n_0
    );
o_output_bita_OBUF_inst_i_1026: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(27),
      I1 => \s_doutas[0,10]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(27),
      O => o_output_bita_OBUF_inst_i_1026_n_0
    );
o_output_bita_OBUF_inst_i_1027: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(27),
      I1 => \s_doutas[0,14]\(27),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(27),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(27),
      O => o_output_bita_OBUF_inst_i_1027_n_0
    );
o_output_bita_OBUF_inst_i_1028: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(28),
      I1 => \s_doutas[0,50]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,49]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,48]\(28),
      O => o_output_bita_OBUF_inst_i_1028_n_0
    );
o_output_bita_OBUF_inst_i_1029: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(28),
      I1 => \s_doutas[0,54]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,53]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,52]\(28),
      O => o_output_bita_OBUF_inst_i_1029_n_0
    );
o_output_bita_OBUF_inst_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_352_n_0,
      I1 => o_output_bita_OBUF_inst_i_353_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_354_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_355_n_0,
      O => o_output_bita_OBUF_inst_i_103_n_0
    );
o_output_bita_OBUF_inst_i_1030: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(28),
      I1 => \s_doutas[0,58]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,57]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,56]\(28),
      O => o_output_bita_OBUF_inst_i_1030_n_0
    );
o_output_bita_OBUF_inst_i_1031: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(28),
      I1 => \s_doutas[0,62]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,61]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,60]\(28),
      O => o_output_bita_OBUF_inst_i_1031_n_0
    );
o_output_bita_OBUF_inst_i_1032: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(28),
      I1 => \s_doutas[0,34]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,33]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,32]\(28),
      O => o_output_bita_OBUF_inst_i_1032_n_0
    );
o_output_bita_OBUF_inst_i_1033: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(28),
      I1 => \s_doutas[0,38]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,37]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,36]\(28),
      O => o_output_bita_OBUF_inst_i_1033_n_0
    );
o_output_bita_OBUF_inst_i_1034: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(28),
      I1 => \s_doutas[0,42]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,41]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,40]\(28),
      O => o_output_bita_OBUF_inst_i_1034_n_0
    );
o_output_bita_OBUF_inst_i_1035: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(28),
      I1 => \s_doutas[0,46]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,45]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,44]\(28),
      O => o_output_bita_OBUF_inst_i_1035_n_0
    );
o_output_bita_OBUF_inst_i_1036: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(28),
      I1 => \s_doutas[0,18]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,17]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,16]\(28),
      O => o_output_bita_OBUF_inst_i_1036_n_0
    );
o_output_bita_OBUF_inst_i_1037: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(28),
      I1 => \s_doutas[0,22]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,21]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,20]\(28),
      O => o_output_bita_OBUF_inst_i_1037_n_0
    );
o_output_bita_OBUF_inst_i_1038: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(28),
      I1 => \s_doutas[0,26]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,25]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,24]\(28),
      O => o_output_bita_OBUF_inst_i_1038_n_0
    );
o_output_bita_OBUF_inst_i_1039: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(28),
      I1 => \s_doutas[0,30]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,29]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,28]\(28),
      O => o_output_bita_OBUF_inst_i_1039_n_0
    );
o_output_bita_OBUF_inst_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_356_n_0,
      I1 => o_output_bita_OBUF_inst_i_357_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_358_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_359_n_0,
      O => o_output_bita_OBUF_inst_i_104_n_0
    );
o_output_bita_OBUF_inst_i_1040: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(28),
      I1 => \s_doutas[0,2]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,1]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,0]\(28),
      O => o_output_bita_OBUF_inst_i_1040_n_0
    );
o_output_bita_OBUF_inst_i_1041: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(28),
      I1 => \s_doutas[0,6]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,5]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,4]\(28),
      O => o_output_bita_OBUF_inst_i_1041_n_0
    );
o_output_bita_OBUF_inst_i_1042: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(28),
      I1 => \s_doutas[0,10]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,9]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,8]\(28),
      O => o_output_bita_OBUF_inst_i_1042_n_0
    );
o_output_bita_OBUF_inst_i_1043: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(28),
      I1 => \s_doutas[0,14]\(28),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,13]\(28),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,12]\(28),
      O => o_output_bita_OBUF_inst_i_1043_n_0
    );
o_output_bita_OBUF_inst_i_1044: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(25),
      I1 => \s_doutas[0,50]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(25),
      O => o_output_bita_OBUF_inst_i_1044_n_0
    );
o_output_bita_OBUF_inst_i_1045: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(25),
      I1 => \s_doutas[0,54]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(25),
      O => o_output_bita_OBUF_inst_i_1045_n_0
    );
o_output_bita_OBUF_inst_i_1046: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(25),
      I1 => \s_doutas[0,58]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(25),
      O => o_output_bita_OBUF_inst_i_1046_n_0
    );
o_output_bita_OBUF_inst_i_1047: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(25),
      I1 => \s_doutas[0,62]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(25),
      O => o_output_bita_OBUF_inst_i_1047_n_0
    );
o_output_bita_OBUF_inst_i_1048: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(25),
      I1 => \s_doutas[0,34]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(25),
      O => o_output_bita_OBUF_inst_i_1048_n_0
    );
o_output_bita_OBUF_inst_i_1049: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(25),
      I1 => \s_doutas[0,38]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(25),
      O => o_output_bita_OBUF_inst_i_1049_n_0
    );
o_output_bita_OBUF_inst_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_360_n_0,
      I1 => o_output_bita_OBUF_inst_i_361_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_362_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_363_n_0,
      O => o_output_bita_OBUF_inst_i_105_n_0
    );
o_output_bita_OBUF_inst_i_1050: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(25),
      I1 => \s_doutas[0,42]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(25),
      O => o_output_bita_OBUF_inst_i_1050_n_0
    );
o_output_bita_OBUF_inst_i_1051: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(25),
      I1 => \s_doutas[0,46]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(25),
      O => o_output_bita_OBUF_inst_i_1051_n_0
    );
o_output_bita_OBUF_inst_i_1052: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(25),
      I1 => \s_doutas[0,18]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(25),
      O => o_output_bita_OBUF_inst_i_1052_n_0
    );
o_output_bita_OBUF_inst_i_1053: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(25),
      I1 => \s_doutas[0,22]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(25),
      O => o_output_bita_OBUF_inst_i_1053_n_0
    );
o_output_bita_OBUF_inst_i_1054: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(25),
      I1 => \s_doutas[0,26]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(25),
      O => o_output_bita_OBUF_inst_i_1054_n_0
    );
o_output_bita_OBUF_inst_i_1055: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(25),
      I1 => \s_doutas[0,30]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(25),
      O => o_output_bita_OBUF_inst_i_1055_n_0
    );
o_output_bita_OBUF_inst_i_1056: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(25),
      I1 => \s_doutas[0,2]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(25),
      O => o_output_bita_OBUF_inst_i_1056_n_0
    );
o_output_bita_OBUF_inst_i_1057: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(25),
      I1 => \s_doutas[0,6]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(25),
      O => o_output_bita_OBUF_inst_i_1057_n_0
    );
o_output_bita_OBUF_inst_i_1058: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(25),
      I1 => \s_doutas[0,10]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(25),
      O => o_output_bita_OBUF_inst_i_1058_n_0
    );
o_output_bita_OBUF_inst_i_1059: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(25),
      I1 => \s_doutas[0,14]\(25),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(25),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(25),
      O => o_output_bita_OBUF_inst_i_1059_n_0
    );
o_output_bita_OBUF_inst_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_364_n_0,
      I1 => o_output_bita_OBUF_inst_i_365_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_366_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_367_n_0,
      O => o_output_bita_OBUF_inst_i_106_n_0
    );
o_output_bita_OBUF_inst_i_1060: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(26),
      I1 => \s_doutas[0,50]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(26),
      O => o_output_bita_OBUF_inst_i_1060_n_0
    );
o_output_bita_OBUF_inst_i_1061: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(26),
      I1 => \s_doutas[0,54]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(26),
      O => o_output_bita_OBUF_inst_i_1061_n_0
    );
o_output_bita_OBUF_inst_i_1062: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(26),
      I1 => \s_doutas[0,58]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(26),
      O => o_output_bita_OBUF_inst_i_1062_n_0
    );
o_output_bita_OBUF_inst_i_1063: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(26),
      I1 => \s_doutas[0,62]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(26),
      O => o_output_bita_OBUF_inst_i_1063_n_0
    );
o_output_bita_OBUF_inst_i_1064: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(26),
      I1 => \s_doutas[0,34]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(26),
      O => o_output_bita_OBUF_inst_i_1064_n_0
    );
o_output_bita_OBUF_inst_i_1065: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(26),
      I1 => \s_doutas[0,38]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(26),
      O => o_output_bita_OBUF_inst_i_1065_n_0
    );
o_output_bita_OBUF_inst_i_1066: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(26),
      I1 => \s_doutas[0,42]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(26),
      O => o_output_bita_OBUF_inst_i_1066_n_0
    );
o_output_bita_OBUF_inst_i_1067: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(26),
      I1 => \s_doutas[0,46]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(26),
      O => o_output_bita_OBUF_inst_i_1067_n_0
    );
o_output_bita_OBUF_inst_i_1068: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(26),
      I1 => \s_doutas[0,18]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(26),
      O => o_output_bita_OBUF_inst_i_1068_n_0
    );
o_output_bita_OBUF_inst_i_1069: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(26),
      I1 => \s_doutas[0,22]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(26),
      O => o_output_bita_OBUF_inst_i_1069_n_0
    );
o_output_bita_OBUF_inst_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_368_n_0,
      I1 => o_output_bita_OBUF_inst_i_369_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_370_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_371_n_0,
      O => o_output_bita_OBUF_inst_i_107_n_0
    );
o_output_bita_OBUF_inst_i_1070: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(26),
      I1 => \s_doutas[0,26]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(26),
      O => o_output_bita_OBUF_inst_i_1070_n_0
    );
o_output_bita_OBUF_inst_i_1071: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(26),
      I1 => \s_doutas[0,30]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(26),
      O => o_output_bita_OBUF_inst_i_1071_n_0
    );
o_output_bita_OBUF_inst_i_1072: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(26),
      I1 => \s_doutas[0,2]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(26),
      O => o_output_bita_OBUF_inst_i_1072_n_0
    );
o_output_bita_OBUF_inst_i_1073: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(26),
      I1 => \s_doutas[0,6]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(26),
      O => o_output_bita_OBUF_inst_i_1073_n_0
    );
o_output_bita_OBUF_inst_i_1074: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(26),
      I1 => \s_doutas[0,10]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(26),
      O => o_output_bita_OBUF_inst_i_1074_n_0
    );
o_output_bita_OBUF_inst_i_1075: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(26),
      I1 => \s_doutas[0,14]\(26),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(26),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(26),
      O => o_output_bita_OBUF_inst_i_1075_n_0
    );
o_output_bita_OBUF_inst_i_1076: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(30),
      I1 => \s_doutas[0,50]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,49]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,48]\(30),
      O => o_output_bita_OBUF_inst_i_1076_n_0
    );
o_output_bita_OBUF_inst_i_1077: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(30),
      I1 => \s_doutas[0,54]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,53]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,52]\(30),
      O => o_output_bita_OBUF_inst_i_1077_n_0
    );
o_output_bita_OBUF_inst_i_1078: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(30),
      I1 => \s_doutas[0,58]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,57]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,56]\(30),
      O => o_output_bita_OBUF_inst_i_1078_n_0
    );
o_output_bita_OBUF_inst_i_1079: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(30),
      I1 => \s_doutas[0,62]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,61]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,60]\(30),
      O => o_output_bita_OBUF_inst_i_1079_n_0
    );
o_output_bita_OBUF_inst_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_372_n_0,
      I1 => o_output_bita_OBUF_inst_i_373_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_374_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_375_n_0,
      O => o_output_bita_OBUF_inst_i_108_n_0
    );
o_output_bita_OBUF_inst_i_1080: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(30),
      I1 => \s_doutas[0,34]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,33]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,32]\(30),
      O => o_output_bita_OBUF_inst_i_1080_n_0
    );
o_output_bita_OBUF_inst_i_1081: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(30),
      I1 => \s_doutas[0,38]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,37]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,36]\(30),
      O => o_output_bita_OBUF_inst_i_1081_n_0
    );
o_output_bita_OBUF_inst_i_1082: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(30),
      I1 => \s_doutas[0,42]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,41]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,40]\(30),
      O => o_output_bita_OBUF_inst_i_1082_n_0
    );
o_output_bita_OBUF_inst_i_1083: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(30),
      I1 => \s_doutas[0,46]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,45]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,44]\(30),
      O => o_output_bita_OBUF_inst_i_1083_n_0
    );
o_output_bita_OBUF_inst_i_1084: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(30),
      I1 => \s_doutas[0,18]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,17]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,16]\(30),
      O => o_output_bita_OBUF_inst_i_1084_n_0
    );
o_output_bita_OBUF_inst_i_1085: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(30),
      I1 => \s_doutas[0,22]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,21]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,20]\(30),
      O => o_output_bita_OBUF_inst_i_1085_n_0
    );
o_output_bita_OBUF_inst_i_1086: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(30),
      I1 => \s_doutas[0,26]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,25]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,24]\(30),
      O => o_output_bita_OBUF_inst_i_1086_n_0
    );
o_output_bita_OBUF_inst_i_1087: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(30),
      I1 => \s_doutas[0,30]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,29]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,28]\(30),
      O => o_output_bita_OBUF_inst_i_1087_n_0
    );
o_output_bita_OBUF_inst_i_1088: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(30),
      I1 => \s_doutas[0,2]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,1]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,0]\(30),
      O => o_output_bita_OBUF_inst_i_1088_n_0
    );
o_output_bita_OBUF_inst_i_1089: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(30),
      I1 => \s_doutas[0,6]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,5]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,4]\(30),
      O => o_output_bita_OBUF_inst_i_1089_n_0
    );
o_output_bita_OBUF_inst_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_376_n_0,
      I1 => o_output_bita_OBUF_inst_i_377_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_378_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_379_n_0,
      O => o_output_bita_OBUF_inst_i_109_n_0
    );
o_output_bita_OBUF_inst_i_1090: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(30),
      I1 => \s_doutas[0,10]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,9]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,8]\(30),
      O => o_output_bita_OBUF_inst_i_1090_n_0
    );
o_output_bita_OBUF_inst_i_1091: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(30),
      I1 => \s_doutas[0,14]\(30),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,13]\(30),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,12]\(30),
      O => o_output_bita_OBUF_inst_i_1091_n_0
    );
o_output_bita_OBUF_inst_i_1092: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(29),
      I1 => \s_doutas[0,50]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,49]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,48]\(29),
      O => o_output_bita_OBUF_inst_i_1092_n_0
    );
o_output_bita_OBUF_inst_i_1093: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(29),
      I1 => \s_doutas[0,54]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,53]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,52]\(29),
      O => o_output_bita_OBUF_inst_i_1093_n_0
    );
o_output_bita_OBUF_inst_i_1094: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(29),
      I1 => \s_doutas[0,58]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,57]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,56]\(29),
      O => o_output_bita_OBUF_inst_i_1094_n_0
    );
o_output_bita_OBUF_inst_i_1095: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(29),
      I1 => \s_doutas[0,62]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,61]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,60]\(29),
      O => o_output_bita_OBUF_inst_i_1095_n_0
    );
o_output_bita_OBUF_inst_i_1096: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(29),
      I1 => \s_doutas[0,34]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,33]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,32]\(29),
      O => o_output_bita_OBUF_inst_i_1096_n_0
    );
o_output_bita_OBUF_inst_i_1097: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(29),
      I1 => \s_doutas[0,38]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,37]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,36]\(29),
      O => o_output_bita_OBUF_inst_i_1097_n_0
    );
o_output_bita_OBUF_inst_i_1098: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(29),
      I1 => \s_doutas[0,42]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,41]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,40]\(29),
      O => o_output_bita_OBUF_inst_i_1098_n_0
    );
o_output_bita_OBUF_inst_i_1099: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(29),
      I1 => \s_doutas[0,46]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,45]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,44]\(29),
      O => o_output_bita_OBUF_inst_i_1099_n_0
    );
o_output_bita_OBUF_inst_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_50_n_0,
      I1 => o_output_bita_OBUF_inst_i_51_n_0,
      O => s_douta(28),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_380_n_0,
      I1 => o_output_bita_OBUF_inst_i_381_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_382_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_383_n_0,
      O => o_output_bita_OBUF_inst_i_110_n_0
    );
o_output_bita_OBUF_inst_i_1100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(29),
      I1 => \s_doutas[0,18]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,17]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,16]\(29),
      O => o_output_bita_OBUF_inst_i_1100_n_0
    );
o_output_bita_OBUF_inst_i_1101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(29),
      I1 => \s_doutas[0,22]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,21]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,20]\(29),
      O => o_output_bita_OBUF_inst_i_1101_n_0
    );
o_output_bita_OBUF_inst_i_1102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(29),
      I1 => \s_doutas[0,26]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,25]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,24]\(29),
      O => o_output_bita_OBUF_inst_i_1102_n_0
    );
o_output_bita_OBUF_inst_i_1103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(29),
      I1 => \s_doutas[0,30]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,29]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,28]\(29),
      O => o_output_bita_OBUF_inst_i_1103_n_0
    );
o_output_bita_OBUF_inst_i_1104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(29),
      I1 => \s_doutas[0,2]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,1]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,0]\(29),
      O => o_output_bita_OBUF_inst_i_1104_n_0
    );
o_output_bita_OBUF_inst_i_1105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(29),
      I1 => \s_doutas[0,6]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,5]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,4]\(29),
      O => o_output_bita_OBUF_inst_i_1105_n_0
    );
o_output_bita_OBUF_inst_i_1106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(29),
      I1 => \s_doutas[0,10]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,9]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,8]\(29),
      O => o_output_bita_OBUF_inst_i_1106_n_0
    );
o_output_bita_OBUF_inst_i_1107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(29),
      I1 => \s_doutas[0,14]\(29),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,13]\(29),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,12]\(29),
      O => o_output_bita_OBUF_inst_i_1107_n_0
    );
o_output_bita_OBUF_inst_i_1108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(34),
      I1 => \s_doutas[0,50]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(34),
      O => o_output_bita_OBUF_inst_i_1108_n_0
    );
o_output_bita_OBUF_inst_i_1109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(34),
      I1 => \s_doutas[0,54]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(34),
      O => o_output_bita_OBUF_inst_i_1109_n_0
    );
o_output_bita_OBUF_inst_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_384_n_0,
      I1 => o_output_bita_OBUF_inst_i_385_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_386_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_387_n_0,
      O => o_output_bita_OBUF_inst_i_111_n_0
    );
o_output_bita_OBUF_inst_i_1110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(34),
      I1 => \s_doutas[0,58]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(34),
      O => o_output_bita_OBUF_inst_i_1110_n_0
    );
o_output_bita_OBUF_inst_i_1111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(34),
      I1 => \s_doutas[0,62]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(34),
      O => o_output_bita_OBUF_inst_i_1111_n_0
    );
o_output_bita_OBUF_inst_i_1112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(34),
      I1 => \s_doutas[0,34]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(34),
      O => o_output_bita_OBUF_inst_i_1112_n_0
    );
o_output_bita_OBUF_inst_i_1113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(34),
      I1 => \s_doutas[0,38]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(34),
      O => o_output_bita_OBUF_inst_i_1113_n_0
    );
o_output_bita_OBUF_inst_i_1114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(34),
      I1 => \s_doutas[0,42]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(34),
      O => o_output_bita_OBUF_inst_i_1114_n_0
    );
o_output_bita_OBUF_inst_i_1115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(34),
      I1 => \s_doutas[0,46]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(34),
      O => o_output_bita_OBUF_inst_i_1115_n_0
    );
o_output_bita_OBUF_inst_i_1116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(34),
      I1 => \s_doutas[0,18]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(34),
      O => o_output_bita_OBUF_inst_i_1116_n_0
    );
o_output_bita_OBUF_inst_i_1117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(34),
      I1 => \s_doutas[0,22]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(34),
      O => o_output_bita_OBUF_inst_i_1117_n_0
    );
o_output_bita_OBUF_inst_i_1118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(34),
      I1 => \s_doutas[0,26]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(34),
      O => o_output_bita_OBUF_inst_i_1118_n_0
    );
o_output_bita_OBUF_inst_i_1119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(34),
      I1 => \s_doutas[0,30]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(34),
      O => o_output_bita_OBUF_inst_i_1119_n_0
    );
o_output_bita_OBUF_inst_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_388_n_0,
      I1 => o_output_bita_OBUF_inst_i_389_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_390_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_391_n_0,
      O => o_output_bita_OBUF_inst_i_112_n_0
    );
o_output_bita_OBUF_inst_i_1120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(34),
      I1 => \s_doutas[0,2]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(34),
      O => o_output_bita_OBUF_inst_i_1120_n_0
    );
o_output_bita_OBUF_inst_i_1121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(34),
      I1 => \s_doutas[0,6]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(34),
      O => o_output_bita_OBUF_inst_i_1121_n_0
    );
o_output_bita_OBUF_inst_i_1122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(34),
      I1 => \s_doutas[0,10]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(34),
      O => o_output_bita_OBUF_inst_i_1122_n_0
    );
o_output_bita_OBUF_inst_i_1123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(34),
      I1 => \s_doutas[0,14]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(34),
      O => o_output_bita_OBUF_inst_i_1123_n_0
    );
o_output_bita_OBUF_inst_i_1124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(33),
      I1 => \s_doutas[0,50]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(33),
      O => o_output_bita_OBUF_inst_i_1124_n_0
    );
o_output_bita_OBUF_inst_i_1125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(33),
      I1 => \s_doutas[0,54]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(33),
      O => o_output_bita_OBUF_inst_i_1125_n_0
    );
o_output_bita_OBUF_inst_i_1126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(33),
      I1 => \s_doutas[0,58]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(33),
      O => o_output_bita_OBUF_inst_i_1126_n_0
    );
o_output_bita_OBUF_inst_i_1127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(33),
      I1 => \s_doutas[0,62]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(33),
      O => o_output_bita_OBUF_inst_i_1127_n_0
    );
o_output_bita_OBUF_inst_i_1128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(33),
      I1 => \s_doutas[0,34]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(33),
      O => o_output_bita_OBUF_inst_i_1128_n_0
    );
o_output_bita_OBUF_inst_i_1129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(33),
      I1 => \s_doutas[0,38]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(33),
      O => o_output_bita_OBUF_inst_i_1129_n_0
    );
o_output_bita_OBUF_inst_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_392_n_0,
      I1 => o_output_bita_OBUF_inst_i_393_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_394_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_395_n_0,
      O => o_output_bita_OBUF_inst_i_113_n_0
    );
o_output_bita_OBUF_inst_i_1130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(33),
      I1 => \s_doutas[0,42]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(33),
      O => o_output_bita_OBUF_inst_i_1130_n_0
    );
o_output_bita_OBUF_inst_i_1131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(33),
      I1 => \s_doutas[0,46]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(33),
      O => o_output_bita_OBUF_inst_i_1131_n_0
    );
o_output_bita_OBUF_inst_i_1132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(33),
      I1 => \s_doutas[0,18]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(33),
      O => o_output_bita_OBUF_inst_i_1132_n_0
    );
o_output_bita_OBUF_inst_i_1133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(33),
      I1 => \s_doutas[0,22]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(33),
      O => o_output_bita_OBUF_inst_i_1133_n_0
    );
o_output_bita_OBUF_inst_i_1134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(33),
      I1 => \s_doutas[0,26]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(33),
      O => o_output_bita_OBUF_inst_i_1134_n_0
    );
o_output_bita_OBUF_inst_i_1135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(33),
      I1 => \s_doutas[0,30]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(33),
      O => o_output_bita_OBUF_inst_i_1135_n_0
    );
o_output_bita_OBUF_inst_i_1136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(33),
      I1 => \s_doutas[0,2]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(33),
      O => o_output_bita_OBUF_inst_i_1136_n_0
    );
o_output_bita_OBUF_inst_i_1137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(33),
      I1 => \s_doutas[0,6]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(33),
      O => o_output_bita_OBUF_inst_i_1137_n_0
    );
o_output_bita_OBUF_inst_i_1138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(33),
      I1 => \s_doutas[0,10]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(33),
      O => o_output_bita_OBUF_inst_i_1138_n_0
    );
o_output_bita_OBUF_inst_i_1139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(33),
      I1 => \s_doutas[0,14]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(33),
      O => o_output_bita_OBUF_inst_i_1139_n_0
    );
o_output_bita_OBUF_inst_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_396_n_0,
      I1 => o_output_bita_OBUF_inst_i_397_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_398_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_399_n_0,
      O => o_output_bita_OBUF_inst_i_114_n_0
    );
o_output_bita_OBUF_inst_i_1140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(31),
      I1 => \s_doutas[0,50]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,49]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,48]\(31),
      O => o_output_bita_OBUF_inst_i_1140_n_0
    );
o_output_bita_OBUF_inst_i_1141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(31),
      I1 => \s_doutas[0,54]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,53]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,52]\(31),
      O => o_output_bita_OBUF_inst_i_1141_n_0
    );
o_output_bita_OBUF_inst_i_1142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(31),
      I1 => \s_doutas[0,58]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,57]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,56]\(31),
      O => o_output_bita_OBUF_inst_i_1142_n_0
    );
o_output_bita_OBUF_inst_i_1143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(31),
      I1 => \s_doutas[0,62]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,61]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,60]\(31),
      O => o_output_bita_OBUF_inst_i_1143_n_0
    );
o_output_bita_OBUF_inst_i_1144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(31),
      I1 => \s_doutas[0,34]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,33]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,32]\(31),
      O => o_output_bita_OBUF_inst_i_1144_n_0
    );
o_output_bita_OBUF_inst_i_1145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(31),
      I1 => \s_doutas[0,38]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,37]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,36]\(31),
      O => o_output_bita_OBUF_inst_i_1145_n_0
    );
o_output_bita_OBUF_inst_i_1146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(31),
      I1 => \s_doutas[0,42]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,41]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,40]\(31),
      O => o_output_bita_OBUF_inst_i_1146_n_0
    );
o_output_bita_OBUF_inst_i_1147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(31),
      I1 => \s_doutas[0,46]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,45]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,44]\(31),
      O => o_output_bita_OBUF_inst_i_1147_n_0
    );
o_output_bita_OBUF_inst_i_1148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(31),
      I1 => \s_doutas[0,18]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,17]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,16]\(31),
      O => o_output_bita_OBUF_inst_i_1148_n_0
    );
o_output_bita_OBUF_inst_i_1149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(31),
      I1 => \s_doutas[0,22]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,21]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,20]\(31),
      O => o_output_bita_OBUF_inst_i_1149_n_0
    );
o_output_bita_OBUF_inst_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_400_n_0,
      I1 => o_output_bita_OBUF_inst_i_401_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_402_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_403_n_0,
      O => o_output_bita_OBUF_inst_i_115_n_0
    );
o_output_bita_OBUF_inst_i_1150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(31),
      I1 => \s_doutas[0,26]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,25]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,24]\(31),
      O => o_output_bita_OBUF_inst_i_1150_n_0
    );
o_output_bita_OBUF_inst_i_1151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(31),
      I1 => \s_doutas[0,30]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,29]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,28]\(31),
      O => o_output_bita_OBUF_inst_i_1151_n_0
    );
o_output_bita_OBUF_inst_i_1152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(31),
      I1 => \s_doutas[0,2]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,1]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,0]\(31),
      O => o_output_bita_OBUF_inst_i_1152_n_0
    );
o_output_bita_OBUF_inst_i_1153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(31),
      I1 => \s_doutas[0,6]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,5]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,4]\(31),
      O => o_output_bita_OBUF_inst_i_1153_n_0
    );
o_output_bita_OBUF_inst_i_1154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(31),
      I1 => \s_doutas[0,10]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,9]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,8]\(31),
      O => o_output_bita_OBUF_inst_i_1154_n_0
    );
o_output_bita_OBUF_inst_i_1155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(31),
      I1 => \s_doutas[0,14]\(31),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutas[0,13]\(31),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutas[0,12]\(31),
      O => o_output_bita_OBUF_inst_i_1155_n_0
    );
o_output_bita_OBUF_inst_i_1156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(32),
      I1 => \s_doutas[0,50]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(32),
      O => o_output_bita_OBUF_inst_i_1156_n_0
    );
o_output_bita_OBUF_inst_i_1157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(32),
      I1 => \s_doutas[0,54]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(32),
      O => o_output_bita_OBUF_inst_i_1157_n_0
    );
o_output_bita_OBUF_inst_i_1158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(32),
      I1 => \s_doutas[0,58]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(32),
      O => o_output_bita_OBUF_inst_i_1158_n_0
    );
o_output_bita_OBUF_inst_i_1159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(32),
      I1 => \s_doutas[0,62]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(32),
      O => o_output_bita_OBUF_inst_i_1159_n_0
    );
o_output_bita_OBUF_inst_i_116: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_404_n_0,
      I1 => o_output_bita_OBUF_inst_i_405_n_0,
      O => o_output_bita_OBUF_inst_i_116_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(32),
      I1 => \s_doutas[0,34]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(32),
      O => o_output_bita_OBUF_inst_i_1160_n_0
    );
o_output_bita_OBUF_inst_i_1161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(32),
      I1 => \s_doutas[0,38]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(32),
      O => o_output_bita_OBUF_inst_i_1161_n_0
    );
o_output_bita_OBUF_inst_i_1162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(32),
      I1 => \s_doutas[0,42]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(32),
      O => o_output_bita_OBUF_inst_i_1162_n_0
    );
o_output_bita_OBUF_inst_i_1163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(32),
      I1 => \s_doutas[0,46]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(32),
      O => o_output_bita_OBUF_inst_i_1163_n_0
    );
o_output_bita_OBUF_inst_i_1164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(32),
      I1 => \s_doutas[0,18]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(32),
      O => o_output_bita_OBUF_inst_i_1164_n_0
    );
o_output_bita_OBUF_inst_i_1165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(32),
      I1 => \s_doutas[0,22]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(32),
      O => o_output_bita_OBUF_inst_i_1165_n_0
    );
o_output_bita_OBUF_inst_i_1166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(32),
      I1 => \s_doutas[0,26]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(32),
      O => o_output_bita_OBUF_inst_i_1166_n_0
    );
o_output_bita_OBUF_inst_i_1167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(32),
      I1 => \s_doutas[0,30]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(32),
      O => o_output_bita_OBUF_inst_i_1167_n_0
    );
o_output_bita_OBUF_inst_i_1168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(32),
      I1 => \s_doutas[0,2]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(32),
      O => o_output_bita_OBUF_inst_i_1168_n_0
    );
o_output_bita_OBUF_inst_i_1169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(32),
      I1 => \s_doutas[0,6]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(32),
      O => o_output_bita_OBUF_inst_i_1169_n_0
    );
o_output_bita_OBUF_inst_i_117: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_406_n_0,
      I1 => o_output_bita_OBUF_inst_i_407_n_0,
      O => o_output_bita_OBUF_inst_i_117_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(32),
      I1 => \s_doutas[0,10]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(32),
      O => o_output_bita_OBUF_inst_i_1170_n_0
    );
o_output_bita_OBUF_inst_i_1171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(32),
      I1 => \s_doutas[0,14]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(32),
      O => o_output_bita_OBUF_inst_i_1171_n_0
    );
o_output_bita_OBUF_inst_i_1172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(5),
      I1 => \s_doutas[0,50]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(5),
      O => o_output_bita_OBUF_inst_i_1172_n_0
    );
o_output_bita_OBUF_inst_i_1173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(5),
      I1 => \s_doutas[0,54]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(5),
      O => o_output_bita_OBUF_inst_i_1173_n_0
    );
o_output_bita_OBUF_inst_i_1174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(5),
      I1 => \s_doutas[0,58]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(5),
      O => o_output_bita_OBUF_inst_i_1174_n_0
    );
o_output_bita_OBUF_inst_i_1175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(5),
      I1 => \s_doutas[0,62]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(5),
      O => o_output_bita_OBUF_inst_i_1175_n_0
    );
o_output_bita_OBUF_inst_i_1176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(5),
      I1 => \s_doutas[0,34]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(5),
      O => o_output_bita_OBUF_inst_i_1176_n_0
    );
o_output_bita_OBUF_inst_i_1177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(5),
      I1 => \s_doutas[0,38]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(5),
      O => o_output_bita_OBUF_inst_i_1177_n_0
    );
o_output_bita_OBUF_inst_i_1178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(5),
      I1 => \s_doutas[0,42]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(5),
      O => o_output_bita_OBUF_inst_i_1178_n_0
    );
o_output_bita_OBUF_inst_i_1179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(5),
      I1 => \s_doutas[0,46]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(5),
      O => o_output_bita_OBUF_inst_i_1179_n_0
    );
o_output_bita_OBUF_inst_i_118: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_408_n_0,
      I1 => o_output_bita_OBUF_inst_i_409_n_0,
      O => o_output_bita_OBUF_inst_i_118_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(5),
      I1 => \s_doutas[0,18]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(5),
      O => o_output_bita_OBUF_inst_i_1180_n_0
    );
o_output_bita_OBUF_inst_i_1181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(5),
      I1 => \s_doutas[0,22]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(5),
      O => o_output_bita_OBUF_inst_i_1181_n_0
    );
o_output_bita_OBUF_inst_i_1182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(5),
      I1 => \s_doutas[0,26]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(5),
      O => o_output_bita_OBUF_inst_i_1182_n_0
    );
o_output_bita_OBUF_inst_i_1183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(5),
      I1 => \s_doutas[0,30]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(5),
      O => o_output_bita_OBUF_inst_i_1183_n_0
    );
o_output_bita_OBUF_inst_i_1184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(5),
      I1 => \s_doutas[0,2]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(5),
      O => o_output_bita_OBUF_inst_i_1184_n_0
    );
o_output_bita_OBUF_inst_i_1185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(5),
      I1 => \s_doutas[0,6]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(5),
      O => o_output_bita_OBUF_inst_i_1185_n_0
    );
o_output_bita_OBUF_inst_i_1186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(5),
      I1 => \s_doutas[0,10]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(5),
      O => o_output_bita_OBUF_inst_i_1186_n_0
    );
o_output_bita_OBUF_inst_i_1187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(5),
      I1 => \s_doutas[0,14]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(5),
      O => o_output_bita_OBUF_inst_i_1187_n_0
    );
o_output_bita_OBUF_inst_i_1188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(6),
      I1 => \s_doutas[0,50]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(6),
      O => o_output_bita_OBUF_inst_i_1188_n_0
    );
o_output_bita_OBUF_inst_i_1189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(6),
      I1 => \s_doutas[0,54]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(6),
      O => o_output_bita_OBUF_inst_i_1189_n_0
    );
o_output_bita_OBUF_inst_i_119: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_410_n_0,
      I1 => o_output_bita_OBUF_inst_i_411_n_0,
      O => o_output_bita_OBUF_inst_i_119_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(6),
      I1 => \s_doutas[0,58]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(6),
      O => o_output_bita_OBUF_inst_i_1190_n_0
    );
o_output_bita_OBUF_inst_i_1191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(6),
      I1 => \s_doutas[0,62]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(6),
      O => o_output_bita_OBUF_inst_i_1191_n_0
    );
o_output_bita_OBUF_inst_i_1192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(6),
      I1 => \s_doutas[0,34]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(6),
      O => o_output_bita_OBUF_inst_i_1192_n_0
    );
o_output_bita_OBUF_inst_i_1193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(6),
      I1 => \s_doutas[0,38]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(6),
      O => o_output_bita_OBUF_inst_i_1193_n_0
    );
o_output_bita_OBUF_inst_i_1194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(6),
      I1 => \s_doutas[0,42]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(6),
      O => o_output_bita_OBUF_inst_i_1194_n_0
    );
o_output_bita_OBUF_inst_i_1195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(6),
      I1 => \s_doutas[0,46]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(6),
      O => o_output_bita_OBUF_inst_i_1195_n_0
    );
o_output_bita_OBUF_inst_i_1196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(6),
      I1 => \s_doutas[0,18]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(6),
      O => o_output_bita_OBUF_inst_i_1196_n_0
    );
o_output_bita_OBUF_inst_i_1197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(6),
      I1 => \s_doutas[0,22]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(6),
      O => o_output_bita_OBUF_inst_i_1197_n_0
    );
o_output_bita_OBUF_inst_i_1198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(6),
      I1 => \s_doutas[0,26]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(6),
      O => o_output_bita_OBUF_inst_i_1198_n_0
    );
o_output_bita_OBUF_inst_i_1199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(6),
      I1 => \s_doutas[0,30]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(6),
      O => o_output_bita_OBUF_inst_i_1199_n_0
    );
o_output_bita_OBUF_inst_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_52_n_0,
      I1 => o_output_bita_OBUF_inst_i_53_n_0,
      O => s_douta(25),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_412_n_0,
      I1 => o_output_bita_OBUF_inst_i_413_n_0,
      O => o_output_bita_OBUF_inst_i_120_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(6),
      I1 => \s_doutas[0,2]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(6),
      O => o_output_bita_OBUF_inst_i_1200_n_0
    );
o_output_bita_OBUF_inst_i_1201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(6),
      I1 => \s_doutas[0,6]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(6),
      O => o_output_bita_OBUF_inst_i_1201_n_0
    );
o_output_bita_OBUF_inst_i_1202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(6),
      I1 => \s_doutas[0,10]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(6),
      O => o_output_bita_OBUF_inst_i_1202_n_0
    );
o_output_bita_OBUF_inst_i_1203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(6),
      I1 => \s_doutas[0,14]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(6),
      O => o_output_bita_OBUF_inst_i_1203_n_0
    );
o_output_bita_OBUF_inst_i_1204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(10),
      I1 => \s_doutas[0,50]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(10),
      O => o_output_bita_OBUF_inst_i_1204_n_0
    );
o_output_bita_OBUF_inst_i_1205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(10),
      I1 => \s_doutas[0,54]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(10),
      O => o_output_bita_OBUF_inst_i_1205_n_0
    );
o_output_bita_OBUF_inst_i_1206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(10),
      I1 => \s_doutas[0,58]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(10),
      O => o_output_bita_OBUF_inst_i_1206_n_0
    );
o_output_bita_OBUF_inst_i_1207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(10),
      I1 => \s_doutas[0,62]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(10),
      O => o_output_bita_OBUF_inst_i_1207_n_0
    );
o_output_bita_OBUF_inst_i_1208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(10),
      I1 => \s_doutas[0,34]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(10),
      O => o_output_bita_OBUF_inst_i_1208_n_0
    );
o_output_bita_OBUF_inst_i_1209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(10),
      I1 => \s_doutas[0,38]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(10),
      O => o_output_bita_OBUF_inst_i_1209_n_0
    );
o_output_bita_OBUF_inst_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_414_n_0,
      I1 => o_output_bita_OBUF_inst_i_415_n_0,
      O => o_output_bita_OBUF_inst_i_121_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(10),
      I1 => \s_doutas[0,42]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(10),
      O => o_output_bita_OBUF_inst_i_1210_n_0
    );
o_output_bita_OBUF_inst_i_1211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(10),
      I1 => \s_doutas[0,46]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(10),
      O => o_output_bita_OBUF_inst_i_1211_n_0
    );
o_output_bita_OBUF_inst_i_1212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(10),
      I1 => \s_doutas[0,18]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(10),
      O => o_output_bita_OBUF_inst_i_1212_n_0
    );
o_output_bita_OBUF_inst_i_1213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(10),
      I1 => \s_doutas[0,22]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(10),
      O => o_output_bita_OBUF_inst_i_1213_n_0
    );
o_output_bita_OBUF_inst_i_1214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(10),
      I1 => \s_doutas[0,26]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(10),
      O => o_output_bita_OBUF_inst_i_1214_n_0
    );
o_output_bita_OBUF_inst_i_1215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(10),
      I1 => \s_doutas[0,30]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(10),
      O => o_output_bita_OBUF_inst_i_1215_n_0
    );
o_output_bita_OBUF_inst_i_1216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(10),
      I1 => \s_doutas[0,2]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(10),
      O => o_output_bita_OBUF_inst_i_1216_n_0
    );
o_output_bita_OBUF_inst_i_1217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(10),
      I1 => \s_doutas[0,6]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(10),
      O => o_output_bita_OBUF_inst_i_1217_n_0
    );
o_output_bita_OBUF_inst_i_1218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(10),
      I1 => \s_doutas[0,10]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(10),
      O => o_output_bita_OBUF_inst_i_1218_n_0
    );
o_output_bita_OBUF_inst_i_1219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(10),
      I1 => \s_doutas[0,14]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(10),
      O => o_output_bita_OBUF_inst_i_1219_n_0
    );
o_output_bita_OBUF_inst_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_416_n_0,
      I1 => o_output_bita_OBUF_inst_i_417_n_0,
      O => o_output_bita_OBUF_inst_i_122_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(9),
      I1 => \s_doutas[0,50]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(9),
      O => o_output_bita_OBUF_inst_i_1220_n_0
    );
o_output_bita_OBUF_inst_i_1221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(9),
      I1 => \s_doutas[0,54]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(9),
      O => o_output_bita_OBUF_inst_i_1221_n_0
    );
o_output_bita_OBUF_inst_i_1222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(9),
      I1 => \s_doutas[0,58]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(9),
      O => o_output_bita_OBUF_inst_i_1222_n_0
    );
o_output_bita_OBUF_inst_i_1223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(9),
      I1 => \s_doutas[0,62]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(9),
      O => o_output_bita_OBUF_inst_i_1223_n_0
    );
o_output_bita_OBUF_inst_i_1224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(9),
      I1 => \s_doutas[0,34]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(9),
      O => o_output_bita_OBUF_inst_i_1224_n_0
    );
o_output_bita_OBUF_inst_i_1225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(9),
      I1 => \s_doutas[0,38]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(9),
      O => o_output_bita_OBUF_inst_i_1225_n_0
    );
o_output_bita_OBUF_inst_i_1226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(9),
      I1 => \s_doutas[0,42]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(9),
      O => o_output_bita_OBUF_inst_i_1226_n_0
    );
o_output_bita_OBUF_inst_i_1227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(9),
      I1 => \s_doutas[0,46]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(9),
      O => o_output_bita_OBUF_inst_i_1227_n_0
    );
o_output_bita_OBUF_inst_i_1228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(9),
      I1 => \s_doutas[0,18]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(9),
      O => o_output_bita_OBUF_inst_i_1228_n_0
    );
o_output_bita_OBUF_inst_i_1229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(9),
      I1 => \s_doutas[0,22]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(9),
      O => o_output_bita_OBUF_inst_i_1229_n_0
    );
o_output_bita_OBUF_inst_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_418_n_0,
      I1 => o_output_bita_OBUF_inst_i_419_n_0,
      O => o_output_bita_OBUF_inst_i_123_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(9),
      I1 => \s_doutas[0,26]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(9),
      O => o_output_bita_OBUF_inst_i_1230_n_0
    );
o_output_bita_OBUF_inst_i_1231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(9),
      I1 => \s_doutas[0,30]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(9),
      O => o_output_bita_OBUF_inst_i_1231_n_0
    );
o_output_bita_OBUF_inst_i_1232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(9),
      I1 => \s_doutas[0,2]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(9),
      O => o_output_bita_OBUF_inst_i_1232_n_0
    );
o_output_bita_OBUF_inst_i_1233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(9),
      I1 => \s_doutas[0,6]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(9),
      O => o_output_bita_OBUF_inst_i_1233_n_0
    );
o_output_bita_OBUF_inst_i_1234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(9),
      I1 => \s_doutas[0,10]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(9),
      O => o_output_bita_OBUF_inst_i_1234_n_0
    );
o_output_bita_OBUF_inst_i_1235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(9),
      I1 => \s_doutas[0,14]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(9),
      O => o_output_bita_OBUF_inst_i_1235_n_0
    );
o_output_bita_OBUF_inst_i_1236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(8),
      I1 => \s_doutas[0,50]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(8),
      O => o_output_bita_OBUF_inst_i_1236_n_0
    );
o_output_bita_OBUF_inst_i_1237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(8),
      I1 => \s_doutas[0,54]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(8),
      O => o_output_bita_OBUF_inst_i_1237_n_0
    );
o_output_bita_OBUF_inst_i_1238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(8),
      I1 => \s_doutas[0,58]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(8),
      O => o_output_bita_OBUF_inst_i_1238_n_0
    );
o_output_bita_OBUF_inst_i_1239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(8),
      I1 => \s_doutas[0,62]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(8),
      O => o_output_bita_OBUF_inst_i_1239_n_0
    );
o_output_bita_OBUF_inst_i_124: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_420_n_0,
      I1 => o_output_bita_OBUF_inst_i_421_n_0,
      O => o_output_bita_OBUF_inst_i_124_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(8),
      I1 => \s_doutas[0,34]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(8),
      O => o_output_bita_OBUF_inst_i_1240_n_0
    );
o_output_bita_OBUF_inst_i_1241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(8),
      I1 => \s_doutas[0,38]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(8),
      O => o_output_bita_OBUF_inst_i_1241_n_0
    );
o_output_bita_OBUF_inst_i_1242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(8),
      I1 => \s_doutas[0,42]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(8),
      O => o_output_bita_OBUF_inst_i_1242_n_0
    );
o_output_bita_OBUF_inst_i_1243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(8),
      I1 => \s_doutas[0,46]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(8),
      O => o_output_bita_OBUF_inst_i_1243_n_0
    );
o_output_bita_OBUF_inst_i_1244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(8),
      I1 => \s_doutas[0,18]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(8),
      O => o_output_bita_OBUF_inst_i_1244_n_0
    );
o_output_bita_OBUF_inst_i_1245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(8),
      I1 => \s_doutas[0,22]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(8),
      O => o_output_bita_OBUF_inst_i_1245_n_0
    );
o_output_bita_OBUF_inst_i_1246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(8),
      I1 => \s_doutas[0,26]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(8),
      O => o_output_bita_OBUF_inst_i_1246_n_0
    );
o_output_bita_OBUF_inst_i_1247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(8),
      I1 => \s_doutas[0,30]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(8),
      O => o_output_bita_OBUF_inst_i_1247_n_0
    );
o_output_bita_OBUF_inst_i_1248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(8),
      I1 => \s_doutas[0,2]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(8),
      O => o_output_bita_OBUF_inst_i_1248_n_0
    );
o_output_bita_OBUF_inst_i_1249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(8),
      I1 => \s_doutas[0,6]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(8),
      O => o_output_bita_OBUF_inst_i_1249_n_0
    );
o_output_bita_OBUF_inst_i_125: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_422_n_0,
      I1 => o_output_bita_OBUF_inst_i_423_n_0,
      O => o_output_bita_OBUF_inst_i_125_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(8),
      I1 => \s_doutas[0,10]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(8),
      O => o_output_bita_OBUF_inst_i_1250_n_0
    );
o_output_bita_OBUF_inst_i_1251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(8),
      I1 => \s_doutas[0,14]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(8),
      O => o_output_bita_OBUF_inst_i_1251_n_0
    );
o_output_bita_OBUF_inst_i_1252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(7),
      I1 => \s_doutas[0,50]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(7),
      O => o_output_bita_OBUF_inst_i_1252_n_0
    );
o_output_bita_OBUF_inst_i_1253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(7),
      I1 => \s_doutas[0,54]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(7),
      O => o_output_bita_OBUF_inst_i_1253_n_0
    );
o_output_bita_OBUF_inst_i_1254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(7),
      I1 => \s_doutas[0,58]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(7),
      O => o_output_bita_OBUF_inst_i_1254_n_0
    );
o_output_bita_OBUF_inst_i_1255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(7),
      I1 => \s_doutas[0,62]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(7),
      O => o_output_bita_OBUF_inst_i_1255_n_0
    );
o_output_bita_OBUF_inst_i_1256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(7),
      I1 => \s_doutas[0,34]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(7),
      O => o_output_bita_OBUF_inst_i_1256_n_0
    );
o_output_bita_OBUF_inst_i_1257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(7),
      I1 => \s_doutas[0,38]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(7),
      O => o_output_bita_OBUF_inst_i_1257_n_0
    );
o_output_bita_OBUF_inst_i_1258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(7),
      I1 => \s_doutas[0,42]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(7),
      O => o_output_bita_OBUF_inst_i_1258_n_0
    );
o_output_bita_OBUF_inst_i_1259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(7),
      I1 => \s_doutas[0,46]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(7),
      O => o_output_bita_OBUF_inst_i_1259_n_0
    );
o_output_bita_OBUF_inst_i_126: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_424_n_0,
      I1 => o_output_bita_OBUF_inst_i_425_n_0,
      O => o_output_bita_OBUF_inst_i_126_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(7),
      I1 => \s_doutas[0,18]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(7),
      O => o_output_bita_OBUF_inst_i_1260_n_0
    );
o_output_bita_OBUF_inst_i_1261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(7),
      I1 => \s_doutas[0,22]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(7),
      O => o_output_bita_OBUF_inst_i_1261_n_0
    );
o_output_bita_OBUF_inst_i_1262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(7),
      I1 => \s_doutas[0,26]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(7),
      O => o_output_bita_OBUF_inst_i_1262_n_0
    );
o_output_bita_OBUF_inst_i_1263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(7),
      I1 => \s_doutas[0,30]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(7),
      O => o_output_bita_OBUF_inst_i_1263_n_0
    );
o_output_bita_OBUF_inst_i_1264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(7),
      I1 => \s_doutas[0,2]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(7),
      O => o_output_bita_OBUF_inst_i_1264_n_0
    );
o_output_bita_OBUF_inst_i_1265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(7),
      I1 => \s_doutas[0,6]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(7),
      O => o_output_bita_OBUF_inst_i_1265_n_0
    );
o_output_bita_OBUF_inst_i_1266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(7),
      I1 => \s_doutas[0,10]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(7),
      O => o_output_bita_OBUF_inst_i_1266_n_0
    );
o_output_bita_OBUF_inst_i_1267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(7),
      I1 => \s_doutas[0,14]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(7),
      O => o_output_bita_OBUF_inst_i_1267_n_0
    );
o_output_bita_OBUF_inst_i_1268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(0),
      I1 => \s_doutas[0,50]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(0),
      O => o_output_bita_OBUF_inst_i_1268_n_0
    );
o_output_bita_OBUF_inst_i_1269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(0),
      I1 => \s_doutas[0,54]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(0),
      O => o_output_bita_OBUF_inst_i_1269_n_0
    );
o_output_bita_OBUF_inst_i_127: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_426_n_0,
      I1 => o_output_bita_OBUF_inst_i_427_n_0,
      O => o_output_bita_OBUF_inst_i_127_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(0),
      I1 => \s_doutas[0,58]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(0),
      O => o_output_bita_OBUF_inst_i_1270_n_0
    );
o_output_bita_OBUF_inst_i_1271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(0),
      I1 => \s_doutas[0,62]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(0),
      O => o_output_bita_OBUF_inst_i_1271_n_0
    );
o_output_bita_OBUF_inst_i_1272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(0),
      I1 => \s_doutas[0,34]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(0),
      O => o_output_bita_OBUF_inst_i_1272_n_0
    );
o_output_bita_OBUF_inst_i_1273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(0),
      I1 => \s_doutas[0,38]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(0),
      O => o_output_bita_OBUF_inst_i_1273_n_0
    );
o_output_bita_OBUF_inst_i_1274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(0),
      I1 => \s_doutas[0,42]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(0),
      O => o_output_bita_OBUF_inst_i_1274_n_0
    );
o_output_bita_OBUF_inst_i_1275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(0),
      I1 => \s_doutas[0,46]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(0),
      O => o_output_bita_OBUF_inst_i_1275_n_0
    );
o_output_bita_OBUF_inst_i_1276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(0),
      I1 => \s_doutas[0,18]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(0),
      O => o_output_bita_OBUF_inst_i_1276_n_0
    );
o_output_bita_OBUF_inst_i_1277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(0),
      I1 => \s_doutas[0,22]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(0),
      O => o_output_bita_OBUF_inst_i_1277_n_0
    );
o_output_bita_OBUF_inst_i_1278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(0),
      I1 => \s_doutas[0,26]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(0),
      O => o_output_bita_OBUF_inst_i_1278_n_0
    );
o_output_bita_OBUF_inst_i_1279: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(0),
      I1 => \s_doutas[0,30]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(0),
      O => o_output_bita_OBUF_inst_i_1279_n_0
    );
o_output_bita_OBUF_inst_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_428_n_0,
      I1 => o_output_bita_OBUF_inst_i_429_n_0,
      O => o_output_bita_OBUF_inst_i_128_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(0),
      I1 => \s_doutas[0,2]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(0),
      O => o_output_bita_OBUF_inst_i_1280_n_0
    );
o_output_bita_OBUF_inst_i_1281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(0),
      I1 => \s_doutas[0,6]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(0),
      O => o_output_bita_OBUF_inst_i_1281_n_0
    );
o_output_bita_OBUF_inst_i_1282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(0),
      I1 => \s_doutas[0,10]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(0),
      O => o_output_bita_OBUF_inst_i_1282_n_0
    );
o_output_bita_OBUF_inst_i_1283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(0),
      I1 => \s_doutas[0,14]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(0),
      O => o_output_bita_OBUF_inst_i_1283_n_0
    );
o_output_bita_OBUF_inst_i_1284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(35),
      I1 => \s_doutas[0,50]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(35),
      O => o_output_bita_OBUF_inst_i_1284_n_0
    );
o_output_bita_OBUF_inst_i_1285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(35),
      I1 => \s_doutas[0,54]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(35),
      O => o_output_bita_OBUF_inst_i_1285_n_0
    );
o_output_bita_OBUF_inst_i_1286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(35),
      I1 => \s_doutas[0,58]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(35),
      O => o_output_bita_OBUF_inst_i_1286_n_0
    );
o_output_bita_OBUF_inst_i_1287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(35),
      I1 => \s_doutas[0,62]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(35),
      O => o_output_bita_OBUF_inst_i_1287_n_0
    );
o_output_bita_OBUF_inst_i_1288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(35),
      I1 => \s_doutas[0,34]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(35),
      O => o_output_bita_OBUF_inst_i_1288_n_0
    );
o_output_bita_OBUF_inst_i_1289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(35),
      I1 => \s_doutas[0,38]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(35),
      O => o_output_bita_OBUF_inst_i_1289_n_0
    );
o_output_bita_OBUF_inst_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_430_n_0,
      I1 => o_output_bita_OBUF_inst_i_431_n_0,
      O => o_output_bita_OBUF_inst_i_129_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(35),
      I1 => \s_doutas[0,42]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(35),
      O => o_output_bita_OBUF_inst_i_1290_n_0
    );
o_output_bita_OBUF_inst_i_1291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(35),
      I1 => \s_doutas[0,46]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(35),
      O => o_output_bita_OBUF_inst_i_1291_n_0
    );
o_output_bita_OBUF_inst_i_1292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(35),
      I1 => \s_doutas[0,18]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(35),
      O => o_output_bita_OBUF_inst_i_1292_n_0
    );
o_output_bita_OBUF_inst_i_1293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(35),
      I1 => \s_doutas[0,22]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(35),
      O => o_output_bita_OBUF_inst_i_1293_n_0
    );
o_output_bita_OBUF_inst_i_1294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(35),
      I1 => \s_doutas[0,26]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(35),
      O => o_output_bita_OBUF_inst_i_1294_n_0
    );
o_output_bita_OBUF_inst_i_1295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(35),
      I1 => \s_doutas[0,30]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(35),
      O => o_output_bita_OBUF_inst_i_1295_n_0
    );
o_output_bita_OBUF_inst_i_1296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(35),
      I1 => \s_doutas[0,2]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(35),
      O => o_output_bita_OBUF_inst_i_1296_n_0
    );
o_output_bita_OBUF_inst_i_1297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(35),
      I1 => \s_doutas[0,6]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(35),
      O => o_output_bita_OBUF_inst_i_1297_n_0
    );
o_output_bita_OBUF_inst_i_1298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(35),
      I1 => \s_doutas[0,10]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(35),
      O => o_output_bita_OBUF_inst_i_1298_n_0
    );
o_output_bita_OBUF_inst_i_1299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(35),
      I1 => \s_doutas[0,14]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(35),
      O => o_output_bita_OBUF_inst_i_1299_n_0
    );
o_output_bita_OBUF_inst_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_54_n_0,
      I1 => o_output_bita_OBUF_inst_i_55_n_0,
      O => s_douta(26),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_432_n_0,
      I1 => o_output_bita_OBUF_inst_i_433_n_0,
      O => o_output_bita_OBUF_inst_i_130_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(4),
      I1 => \s_doutas[0,50]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(4),
      O => o_output_bita_OBUF_inst_i_1300_n_0
    );
o_output_bita_OBUF_inst_i_1301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(4),
      I1 => \s_doutas[0,54]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(4),
      O => o_output_bita_OBUF_inst_i_1301_n_0
    );
o_output_bita_OBUF_inst_i_1302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(4),
      I1 => \s_doutas[0,58]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(4),
      O => o_output_bita_OBUF_inst_i_1302_n_0
    );
o_output_bita_OBUF_inst_i_1303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(4),
      I1 => \s_doutas[0,62]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(4),
      O => o_output_bita_OBUF_inst_i_1303_n_0
    );
o_output_bita_OBUF_inst_i_1304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(4),
      I1 => \s_doutas[0,34]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(4),
      O => o_output_bita_OBUF_inst_i_1304_n_0
    );
o_output_bita_OBUF_inst_i_1305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(4),
      I1 => \s_doutas[0,38]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(4),
      O => o_output_bita_OBUF_inst_i_1305_n_0
    );
o_output_bita_OBUF_inst_i_1306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(4),
      I1 => \s_doutas[0,42]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(4),
      O => o_output_bita_OBUF_inst_i_1306_n_0
    );
o_output_bita_OBUF_inst_i_1307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(4),
      I1 => \s_doutas[0,46]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(4),
      O => o_output_bita_OBUF_inst_i_1307_n_0
    );
o_output_bita_OBUF_inst_i_1308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(4),
      I1 => \s_doutas[0,18]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(4),
      O => o_output_bita_OBUF_inst_i_1308_n_0
    );
o_output_bita_OBUF_inst_i_1309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(4),
      I1 => \s_doutas[0,22]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(4),
      O => o_output_bita_OBUF_inst_i_1309_n_0
    );
o_output_bita_OBUF_inst_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_434_n_0,
      I1 => o_output_bita_OBUF_inst_i_435_n_0,
      O => o_output_bita_OBUF_inst_i_131_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_1310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(4),
      I1 => \s_doutas[0,26]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(4),
      O => o_output_bita_OBUF_inst_i_1310_n_0
    );
o_output_bita_OBUF_inst_i_1311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(4),
      I1 => \s_doutas[0,30]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(4),
      O => o_output_bita_OBUF_inst_i_1311_n_0
    );
o_output_bita_OBUF_inst_i_1312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(4),
      I1 => \s_doutas[0,2]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(4),
      O => o_output_bita_OBUF_inst_i_1312_n_0
    );
o_output_bita_OBUF_inst_i_1313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(4),
      I1 => \s_doutas[0,6]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(4),
      O => o_output_bita_OBUF_inst_i_1313_n_0
    );
o_output_bita_OBUF_inst_i_1314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(4),
      I1 => \s_doutas[0,10]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(4),
      O => o_output_bita_OBUF_inst_i_1314_n_0
    );
o_output_bita_OBUF_inst_i_1315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(4),
      I1 => \s_doutas[0,14]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(4),
      O => o_output_bita_OBUF_inst_i_1315_n_0
    );
o_output_bita_OBUF_inst_i_1316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(3),
      I1 => \s_doutas[0,50]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(3),
      O => o_output_bita_OBUF_inst_i_1316_n_0
    );
o_output_bita_OBUF_inst_i_1317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(3),
      I1 => \s_doutas[0,54]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(3),
      O => o_output_bita_OBUF_inst_i_1317_n_0
    );
o_output_bita_OBUF_inst_i_1318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(3),
      I1 => \s_doutas[0,58]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(3),
      O => o_output_bita_OBUF_inst_i_1318_n_0
    );
o_output_bita_OBUF_inst_i_1319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(3),
      I1 => \s_doutas[0,62]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(3),
      O => o_output_bita_OBUF_inst_i_1319_n_0
    );
o_output_bita_OBUF_inst_i_132: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_436_n_0,
      I1 => o_output_bita_OBUF_inst_i_437_n_0,
      O => o_output_bita_OBUF_inst_i_132_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(3),
      I1 => \s_doutas[0,34]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(3),
      O => o_output_bita_OBUF_inst_i_1320_n_0
    );
o_output_bita_OBUF_inst_i_1321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(3),
      I1 => \s_doutas[0,38]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(3),
      O => o_output_bita_OBUF_inst_i_1321_n_0
    );
o_output_bita_OBUF_inst_i_1322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(3),
      I1 => \s_doutas[0,42]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(3),
      O => o_output_bita_OBUF_inst_i_1322_n_0
    );
o_output_bita_OBUF_inst_i_1323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(3),
      I1 => \s_doutas[0,46]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(3),
      O => o_output_bita_OBUF_inst_i_1323_n_0
    );
o_output_bita_OBUF_inst_i_1324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(3),
      I1 => \s_doutas[0,18]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(3),
      O => o_output_bita_OBUF_inst_i_1324_n_0
    );
o_output_bita_OBUF_inst_i_1325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(3),
      I1 => \s_doutas[0,22]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(3),
      O => o_output_bita_OBUF_inst_i_1325_n_0
    );
o_output_bita_OBUF_inst_i_1326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(3),
      I1 => \s_doutas[0,26]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(3),
      O => o_output_bita_OBUF_inst_i_1326_n_0
    );
o_output_bita_OBUF_inst_i_1327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(3),
      I1 => \s_doutas[0,30]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(3),
      O => o_output_bita_OBUF_inst_i_1327_n_0
    );
o_output_bita_OBUF_inst_i_1328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(3),
      I1 => \s_doutas[0,2]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(3),
      O => o_output_bita_OBUF_inst_i_1328_n_0
    );
o_output_bita_OBUF_inst_i_1329: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(3),
      I1 => \s_doutas[0,6]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(3),
      O => o_output_bita_OBUF_inst_i_1329_n_0
    );
o_output_bita_OBUF_inst_i_133: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_438_n_0,
      I1 => o_output_bita_OBUF_inst_i_439_n_0,
      O => o_output_bita_OBUF_inst_i_133_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(3),
      I1 => \s_doutas[0,10]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(3),
      O => o_output_bita_OBUF_inst_i_1330_n_0
    );
o_output_bita_OBUF_inst_i_1331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(3),
      I1 => \s_doutas[0,14]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(3),
      O => o_output_bita_OBUF_inst_i_1331_n_0
    );
o_output_bita_OBUF_inst_i_1332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(2),
      I1 => \s_doutas[0,50]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(2),
      O => o_output_bita_OBUF_inst_i_1332_n_0
    );
o_output_bita_OBUF_inst_i_1333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(2),
      I1 => \s_doutas[0,54]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(2),
      O => o_output_bita_OBUF_inst_i_1333_n_0
    );
o_output_bita_OBUF_inst_i_1334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(2),
      I1 => \s_doutas[0,58]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(2),
      O => o_output_bita_OBUF_inst_i_1334_n_0
    );
o_output_bita_OBUF_inst_i_1335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(2),
      I1 => \s_doutas[0,62]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(2),
      O => o_output_bita_OBUF_inst_i_1335_n_0
    );
o_output_bita_OBUF_inst_i_1336: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(2),
      I1 => \s_doutas[0,34]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(2),
      O => o_output_bita_OBUF_inst_i_1336_n_0
    );
o_output_bita_OBUF_inst_i_1337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(2),
      I1 => \s_doutas[0,38]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(2),
      O => o_output_bita_OBUF_inst_i_1337_n_0
    );
o_output_bita_OBUF_inst_i_1338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(2),
      I1 => \s_doutas[0,42]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(2),
      O => o_output_bita_OBUF_inst_i_1338_n_0
    );
o_output_bita_OBUF_inst_i_1339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(2),
      I1 => \s_doutas[0,46]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(2),
      O => o_output_bita_OBUF_inst_i_1339_n_0
    );
o_output_bita_OBUF_inst_i_134: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_440_n_0,
      I1 => o_output_bita_OBUF_inst_i_441_n_0,
      O => o_output_bita_OBUF_inst_i_134_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(2),
      I1 => \s_doutas[0,18]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(2),
      O => o_output_bita_OBUF_inst_i_1340_n_0
    );
o_output_bita_OBUF_inst_i_1341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(2),
      I1 => \s_doutas[0,22]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(2),
      O => o_output_bita_OBUF_inst_i_1341_n_0
    );
o_output_bita_OBUF_inst_i_1342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(2),
      I1 => \s_doutas[0,26]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(2),
      O => o_output_bita_OBUF_inst_i_1342_n_0
    );
o_output_bita_OBUF_inst_i_1343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(2),
      I1 => \s_doutas[0,30]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(2),
      O => o_output_bita_OBUF_inst_i_1343_n_0
    );
o_output_bita_OBUF_inst_i_1344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(2),
      I1 => \s_doutas[0,2]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(2),
      O => o_output_bita_OBUF_inst_i_1344_n_0
    );
o_output_bita_OBUF_inst_i_1345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(2),
      I1 => \s_doutas[0,6]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(2),
      O => o_output_bita_OBUF_inst_i_1345_n_0
    );
o_output_bita_OBUF_inst_i_1346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(2),
      I1 => \s_doutas[0,10]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(2),
      O => o_output_bita_OBUF_inst_i_1346_n_0
    );
o_output_bita_OBUF_inst_i_1347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(2),
      I1 => \s_doutas[0,14]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(2),
      O => o_output_bita_OBUF_inst_i_1347_n_0
    );
o_output_bita_OBUF_inst_i_1348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(1),
      I1 => \s_doutas[0,50]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,49]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,48]\(1),
      O => o_output_bita_OBUF_inst_i_1348_n_0
    );
o_output_bita_OBUF_inst_i_1349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(1),
      I1 => \s_doutas[0,54]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,53]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,52]\(1),
      O => o_output_bita_OBUF_inst_i_1349_n_0
    );
o_output_bita_OBUF_inst_i_135: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_442_n_0,
      I1 => o_output_bita_OBUF_inst_i_443_n_0,
      O => o_output_bita_OBUF_inst_i_135_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(1),
      I1 => \s_doutas[0,58]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,57]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,56]\(1),
      O => o_output_bita_OBUF_inst_i_1350_n_0
    );
o_output_bita_OBUF_inst_i_1351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(1),
      I1 => \s_doutas[0,62]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,61]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,60]\(1),
      O => o_output_bita_OBUF_inst_i_1351_n_0
    );
o_output_bita_OBUF_inst_i_1352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(1),
      I1 => \s_doutas[0,34]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,33]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,32]\(1),
      O => o_output_bita_OBUF_inst_i_1352_n_0
    );
o_output_bita_OBUF_inst_i_1353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(1),
      I1 => \s_doutas[0,38]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,37]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,36]\(1),
      O => o_output_bita_OBUF_inst_i_1353_n_0
    );
o_output_bita_OBUF_inst_i_1354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(1),
      I1 => \s_doutas[0,42]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,41]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,40]\(1),
      O => o_output_bita_OBUF_inst_i_1354_n_0
    );
o_output_bita_OBUF_inst_i_1355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(1),
      I1 => \s_doutas[0,46]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,45]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,44]\(1),
      O => o_output_bita_OBUF_inst_i_1355_n_0
    );
o_output_bita_OBUF_inst_i_1356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(1),
      I1 => \s_doutas[0,18]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,17]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,16]\(1),
      O => o_output_bita_OBUF_inst_i_1356_n_0
    );
o_output_bita_OBUF_inst_i_1357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(1),
      I1 => \s_doutas[0,22]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,21]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,20]\(1),
      O => o_output_bita_OBUF_inst_i_1357_n_0
    );
o_output_bita_OBUF_inst_i_1358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(1),
      I1 => \s_doutas[0,26]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,25]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,24]\(1),
      O => o_output_bita_OBUF_inst_i_1358_n_0
    );
o_output_bita_OBUF_inst_i_1359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(1),
      I1 => \s_doutas[0,30]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,29]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,28]\(1),
      O => o_output_bita_OBUF_inst_i_1359_n_0
    );
o_output_bita_OBUF_inst_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_444_n_0,
      I1 => o_output_bita_OBUF_inst_i_445_n_0,
      O => o_output_bita_OBUF_inst_i_136_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(1),
      I1 => \s_doutas[0,2]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,1]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,0]\(1),
      O => o_output_bita_OBUF_inst_i_1360_n_0
    );
o_output_bita_OBUF_inst_i_1361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(1),
      I1 => \s_doutas[0,6]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,5]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,4]\(1),
      O => o_output_bita_OBUF_inst_i_1361_n_0
    );
o_output_bita_OBUF_inst_i_1362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(1),
      I1 => \s_doutas[0,10]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,9]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,8]\(1),
      O => o_output_bita_OBUF_inst_i_1362_n_0
    );
o_output_bita_OBUF_inst_i_1363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(1),
      I1 => \s_doutas[0,14]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutas[0,13]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutas[0,12]\(1),
      O => o_output_bita_OBUF_inst_i_1363_n_0
    );
o_output_bita_OBUF_inst_i_1364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(18),
      I1 => \s_doutas[0,50]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(18),
      O => o_output_bita_OBUF_inst_i_1364_n_0
    );
o_output_bita_OBUF_inst_i_1365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(18),
      I1 => \s_doutas[0,54]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(18),
      O => o_output_bita_OBUF_inst_i_1365_n_0
    );
o_output_bita_OBUF_inst_i_1366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(18),
      I1 => \s_doutas[0,58]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(18),
      O => o_output_bita_OBUF_inst_i_1366_n_0
    );
o_output_bita_OBUF_inst_i_1367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(18),
      I1 => \s_doutas[0,62]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(18),
      O => o_output_bita_OBUF_inst_i_1367_n_0
    );
o_output_bita_OBUF_inst_i_1368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(18),
      I1 => \s_doutas[0,34]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(18),
      O => o_output_bita_OBUF_inst_i_1368_n_0
    );
o_output_bita_OBUF_inst_i_1369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(18),
      I1 => \s_doutas[0,38]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(18),
      O => o_output_bita_OBUF_inst_i_1369_n_0
    );
o_output_bita_OBUF_inst_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_446_n_0,
      I1 => o_output_bita_OBUF_inst_i_447_n_0,
      O => o_output_bita_OBUF_inst_i_137_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(18),
      I1 => \s_doutas[0,42]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(18),
      O => o_output_bita_OBUF_inst_i_1370_n_0
    );
o_output_bita_OBUF_inst_i_1371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(18),
      I1 => \s_doutas[0,46]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(18),
      O => o_output_bita_OBUF_inst_i_1371_n_0
    );
o_output_bita_OBUF_inst_i_1372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(18),
      I1 => \s_doutas[0,18]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(18),
      O => o_output_bita_OBUF_inst_i_1372_n_0
    );
o_output_bita_OBUF_inst_i_1373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(18),
      I1 => \s_doutas[0,22]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(18),
      O => o_output_bita_OBUF_inst_i_1373_n_0
    );
o_output_bita_OBUF_inst_i_1374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(18),
      I1 => \s_doutas[0,26]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(18),
      O => o_output_bita_OBUF_inst_i_1374_n_0
    );
o_output_bita_OBUF_inst_i_1375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(18),
      I1 => \s_doutas[0,30]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(18),
      O => o_output_bita_OBUF_inst_i_1375_n_0
    );
o_output_bita_OBUF_inst_i_1376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(18),
      I1 => \s_doutas[0,2]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(18),
      O => o_output_bita_OBUF_inst_i_1376_n_0
    );
o_output_bita_OBUF_inst_i_1377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(18),
      I1 => \s_doutas[0,6]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(18),
      O => o_output_bita_OBUF_inst_i_1377_n_0
    );
o_output_bita_OBUF_inst_i_1378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(18),
      I1 => \s_doutas[0,10]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(18),
      O => o_output_bita_OBUF_inst_i_1378_n_0
    );
o_output_bita_OBUF_inst_i_1379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(18),
      I1 => \s_doutas[0,14]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(18),
      O => o_output_bita_OBUF_inst_i_1379_n_0
    );
o_output_bita_OBUF_inst_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_448_n_0,
      I1 => o_output_bita_OBUF_inst_i_449_n_0,
      O => o_output_bita_OBUF_inst_i_138_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(17),
      I1 => \s_doutas[0,50]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(17),
      O => o_output_bita_OBUF_inst_i_1380_n_0
    );
o_output_bita_OBUF_inst_i_1381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(17),
      I1 => \s_doutas[0,54]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(17),
      O => o_output_bita_OBUF_inst_i_1381_n_0
    );
o_output_bita_OBUF_inst_i_1382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(17),
      I1 => \s_doutas[0,58]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(17),
      O => o_output_bita_OBUF_inst_i_1382_n_0
    );
o_output_bita_OBUF_inst_i_1383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(17),
      I1 => \s_doutas[0,62]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(17),
      O => o_output_bita_OBUF_inst_i_1383_n_0
    );
o_output_bita_OBUF_inst_i_1384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(17),
      I1 => \s_doutas[0,34]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(17),
      O => o_output_bita_OBUF_inst_i_1384_n_0
    );
o_output_bita_OBUF_inst_i_1385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(17),
      I1 => \s_doutas[0,38]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(17),
      O => o_output_bita_OBUF_inst_i_1385_n_0
    );
o_output_bita_OBUF_inst_i_1386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(17),
      I1 => \s_doutas[0,42]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(17),
      O => o_output_bita_OBUF_inst_i_1386_n_0
    );
o_output_bita_OBUF_inst_i_1387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(17),
      I1 => \s_doutas[0,46]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(17),
      O => o_output_bita_OBUF_inst_i_1387_n_0
    );
o_output_bita_OBUF_inst_i_1388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(17),
      I1 => \s_doutas[0,18]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(17),
      O => o_output_bita_OBUF_inst_i_1388_n_0
    );
o_output_bita_OBUF_inst_i_1389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(17),
      I1 => \s_doutas[0,22]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(17),
      O => o_output_bita_OBUF_inst_i_1389_n_0
    );
o_output_bita_OBUF_inst_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_450_n_0,
      I1 => o_output_bita_OBUF_inst_i_451_n_0,
      O => o_output_bita_OBUF_inst_i_139_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(17),
      I1 => \s_doutas[0,26]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(17),
      O => o_output_bita_OBUF_inst_i_1390_n_0
    );
o_output_bita_OBUF_inst_i_1391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(17),
      I1 => \s_doutas[0,30]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(17),
      O => o_output_bita_OBUF_inst_i_1391_n_0
    );
o_output_bita_OBUF_inst_i_1392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(17),
      I1 => \s_doutas[0,2]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(17),
      O => o_output_bita_OBUF_inst_i_1392_n_0
    );
o_output_bita_OBUF_inst_i_1393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(17),
      I1 => \s_doutas[0,6]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(17),
      O => o_output_bita_OBUF_inst_i_1393_n_0
    );
o_output_bita_OBUF_inst_i_1394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(17),
      I1 => \s_doutas[0,10]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(17),
      O => o_output_bita_OBUF_inst_i_1394_n_0
    );
o_output_bita_OBUF_inst_i_1395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(17),
      I1 => \s_doutas[0,14]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(17),
      O => o_output_bita_OBUF_inst_i_1395_n_0
    );
o_output_bita_OBUF_inst_i_1396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(21),
      I1 => \s_doutas[0,50]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(21),
      O => o_output_bita_OBUF_inst_i_1396_n_0
    );
o_output_bita_OBUF_inst_i_1397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(21),
      I1 => \s_doutas[0,54]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(21),
      O => o_output_bita_OBUF_inst_i_1397_n_0
    );
o_output_bita_OBUF_inst_i_1398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(21),
      I1 => \s_doutas[0,58]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(21),
      O => o_output_bita_OBUF_inst_i_1398_n_0
    );
o_output_bita_OBUF_inst_i_1399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(21),
      I1 => \s_doutas[0,62]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(21),
      O => o_output_bita_OBUF_inst_i_1399_n_0
    );
o_output_bita_OBUF_inst_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_56_n_0,
      I1 => o_output_bita_OBUF_inst_i_57_n_0,
      O => s_douta(30),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_140: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_452_n_0,
      I1 => o_output_bita_OBUF_inst_i_453_n_0,
      O => o_output_bita_OBUF_inst_i_140_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(21),
      I1 => \s_doutas[0,34]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(21),
      O => o_output_bita_OBUF_inst_i_1400_n_0
    );
o_output_bita_OBUF_inst_i_1401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(21),
      I1 => \s_doutas[0,38]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(21),
      O => o_output_bita_OBUF_inst_i_1401_n_0
    );
o_output_bita_OBUF_inst_i_1402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(21),
      I1 => \s_doutas[0,42]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(21),
      O => o_output_bita_OBUF_inst_i_1402_n_0
    );
o_output_bita_OBUF_inst_i_1403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(21),
      I1 => \s_doutas[0,46]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(21),
      O => o_output_bita_OBUF_inst_i_1403_n_0
    );
o_output_bita_OBUF_inst_i_1404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(21),
      I1 => \s_doutas[0,18]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(21),
      O => o_output_bita_OBUF_inst_i_1404_n_0
    );
o_output_bita_OBUF_inst_i_1405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(21),
      I1 => \s_doutas[0,22]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(21),
      O => o_output_bita_OBUF_inst_i_1405_n_0
    );
o_output_bita_OBUF_inst_i_1406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(21),
      I1 => \s_doutas[0,26]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(21),
      O => o_output_bita_OBUF_inst_i_1406_n_0
    );
o_output_bita_OBUF_inst_i_1407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(21),
      I1 => \s_doutas[0,30]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(21),
      O => o_output_bita_OBUF_inst_i_1407_n_0
    );
o_output_bita_OBUF_inst_i_1408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(21),
      I1 => \s_doutas[0,2]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(21),
      O => o_output_bita_OBUF_inst_i_1408_n_0
    );
o_output_bita_OBUF_inst_i_1409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(21),
      I1 => \s_doutas[0,6]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(21),
      O => o_output_bita_OBUF_inst_i_1409_n_0
    );
o_output_bita_OBUF_inst_i_141: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_454_n_0,
      I1 => o_output_bita_OBUF_inst_i_455_n_0,
      O => o_output_bita_OBUF_inst_i_141_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(21),
      I1 => \s_doutas[0,10]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(21),
      O => o_output_bita_OBUF_inst_i_1410_n_0
    );
o_output_bita_OBUF_inst_i_1411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(21),
      I1 => \s_doutas[0,14]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(21),
      O => o_output_bita_OBUF_inst_i_1411_n_0
    );
o_output_bita_OBUF_inst_i_1412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(22),
      I1 => \s_doutas[0,50]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(22),
      O => o_output_bita_OBUF_inst_i_1412_n_0
    );
o_output_bita_OBUF_inst_i_1413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(22),
      I1 => \s_doutas[0,54]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(22),
      O => o_output_bita_OBUF_inst_i_1413_n_0
    );
o_output_bita_OBUF_inst_i_1414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(22),
      I1 => \s_doutas[0,58]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(22),
      O => o_output_bita_OBUF_inst_i_1414_n_0
    );
o_output_bita_OBUF_inst_i_1415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(22),
      I1 => \s_doutas[0,62]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(22),
      O => o_output_bita_OBUF_inst_i_1415_n_0
    );
o_output_bita_OBUF_inst_i_1416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(22),
      I1 => \s_doutas[0,34]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(22),
      O => o_output_bita_OBUF_inst_i_1416_n_0
    );
o_output_bita_OBUF_inst_i_1417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(22),
      I1 => \s_doutas[0,38]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(22),
      O => o_output_bita_OBUF_inst_i_1417_n_0
    );
o_output_bita_OBUF_inst_i_1418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(22),
      I1 => \s_doutas[0,42]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(22),
      O => o_output_bita_OBUF_inst_i_1418_n_0
    );
o_output_bita_OBUF_inst_i_1419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(22),
      I1 => \s_doutas[0,46]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(22),
      O => o_output_bita_OBUF_inst_i_1419_n_0
    );
o_output_bita_OBUF_inst_i_142: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_456_n_0,
      I1 => o_output_bita_OBUF_inst_i_457_n_0,
      O => o_output_bita_OBUF_inst_i_142_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(22),
      I1 => \s_doutas[0,18]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(22),
      O => o_output_bita_OBUF_inst_i_1420_n_0
    );
o_output_bita_OBUF_inst_i_1421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(22),
      I1 => \s_doutas[0,22]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(22),
      O => o_output_bita_OBUF_inst_i_1421_n_0
    );
o_output_bita_OBUF_inst_i_1422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(22),
      I1 => \s_doutas[0,26]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(22),
      O => o_output_bita_OBUF_inst_i_1422_n_0
    );
o_output_bita_OBUF_inst_i_1423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(22),
      I1 => \s_doutas[0,30]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(22),
      O => o_output_bita_OBUF_inst_i_1423_n_0
    );
o_output_bita_OBUF_inst_i_1424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(22),
      I1 => \s_doutas[0,2]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(22),
      O => o_output_bita_OBUF_inst_i_1424_n_0
    );
o_output_bita_OBUF_inst_i_1425: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(22),
      I1 => \s_doutas[0,6]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(22),
      O => o_output_bita_OBUF_inst_i_1425_n_0
    );
o_output_bita_OBUF_inst_i_1426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(22),
      I1 => \s_doutas[0,10]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(22),
      O => o_output_bita_OBUF_inst_i_1426_n_0
    );
o_output_bita_OBUF_inst_i_1427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(22),
      I1 => \s_doutas[0,14]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(22),
      O => o_output_bita_OBUF_inst_i_1427_n_0
    );
o_output_bita_OBUF_inst_i_1428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(19),
      I1 => \s_doutas[0,50]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(19),
      O => o_output_bita_OBUF_inst_i_1428_n_0
    );
o_output_bita_OBUF_inst_i_1429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(19),
      I1 => \s_doutas[0,54]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(19),
      O => o_output_bita_OBUF_inst_i_1429_n_0
    );
o_output_bita_OBUF_inst_i_143: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_458_n_0,
      I1 => o_output_bita_OBUF_inst_i_459_n_0,
      O => o_output_bita_OBUF_inst_i_143_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(19),
      I1 => \s_doutas[0,58]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(19),
      O => o_output_bita_OBUF_inst_i_1430_n_0
    );
o_output_bita_OBUF_inst_i_1431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(19),
      I1 => \s_doutas[0,62]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(19),
      O => o_output_bita_OBUF_inst_i_1431_n_0
    );
o_output_bita_OBUF_inst_i_1432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(19),
      I1 => \s_doutas[0,34]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(19),
      O => o_output_bita_OBUF_inst_i_1432_n_0
    );
o_output_bita_OBUF_inst_i_1433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(19),
      I1 => \s_doutas[0,38]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(19),
      O => o_output_bita_OBUF_inst_i_1433_n_0
    );
o_output_bita_OBUF_inst_i_1434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(19),
      I1 => \s_doutas[0,42]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(19),
      O => o_output_bita_OBUF_inst_i_1434_n_0
    );
o_output_bita_OBUF_inst_i_1435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(19),
      I1 => \s_doutas[0,46]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(19),
      O => o_output_bita_OBUF_inst_i_1435_n_0
    );
o_output_bita_OBUF_inst_i_1436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(19),
      I1 => \s_doutas[0,18]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(19),
      O => o_output_bita_OBUF_inst_i_1436_n_0
    );
o_output_bita_OBUF_inst_i_1437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(19),
      I1 => \s_doutas[0,22]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(19),
      O => o_output_bita_OBUF_inst_i_1437_n_0
    );
o_output_bita_OBUF_inst_i_1438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(19),
      I1 => \s_doutas[0,26]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(19),
      O => o_output_bita_OBUF_inst_i_1438_n_0
    );
o_output_bita_OBUF_inst_i_1439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(19),
      I1 => \s_doutas[0,30]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(19),
      O => o_output_bita_OBUF_inst_i_1439_n_0
    );
o_output_bita_OBUF_inst_i_144: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_460_n_0,
      I1 => o_output_bita_OBUF_inst_i_461_n_0,
      O => o_output_bita_OBUF_inst_i_144_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(19),
      I1 => \s_doutas[0,2]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(19),
      O => o_output_bita_OBUF_inst_i_1440_n_0
    );
o_output_bita_OBUF_inst_i_1441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(19),
      I1 => \s_doutas[0,6]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(19),
      O => o_output_bita_OBUF_inst_i_1441_n_0
    );
o_output_bita_OBUF_inst_i_1442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(19),
      I1 => \s_doutas[0,10]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(19),
      O => o_output_bita_OBUF_inst_i_1442_n_0
    );
o_output_bita_OBUF_inst_i_1443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(19),
      I1 => \s_doutas[0,14]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(19),
      O => o_output_bita_OBUF_inst_i_1443_n_0
    );
o_output_bita_OBUF_inst_i_1444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(20),
      I1 => \s_doutas[0,50]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(20),
      O => o_output_bita_OBUF_inst_i_1444_n_0
    );
o_output_bita_OBUF_inst_i_1445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(20),
      I1 => \s_doutas[0,54]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(20),
      O => o_output_bita_OBUF_inst_i_1445_n_0
    );
o_output_bita_OBUF_inst_i_1446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(20),
      I1 => \s_doutas[0,58]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(20),
      O => o_output_bita_OBUF_inst_i_1446_n_0
    );
o_output_bita_OBUF_inst_i_1447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(20),
      I1 => \s_doutas[0,62]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(20),
      O => o_output_bita_OBUF_inst_i_1447_n_0
    );
o_output_bita_OBUF_inst_i_1448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(20),
      I1 => \s_doutas[0,34]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(20),
      O => o_output_bita_OBUF_inst_i_1448_n_0
    );
o_output_bita_OBUF_inst_i_1449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(20),
      I1 => \s_doutas[0,38]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(20),
      O => o_output_bita_OBUF_inst_i_1449_n_0
    );
o_output_bita_OBUF_inst_i_145: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_462_n_0,
      I1 => o_output_bita_OBUF_inst_i_463_n_0,
      O => o_output_bita_OBUF_inst_i_145_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(20),
      I1 => \s_doutas[0,42]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(20),
      O => o_output_bita_OBUF_inst_i_1450_n_0
    );
o_output_bita_OBUF_inst_i_1451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(20),
      I1 => \s_doutas[0,46]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(20),
      O => o_output_bita_OBUF_inst_i_1451_n_0
    );
o_output_bita_OBUF_inst_i_1452: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(20),
      I1 => \s_doutas[0,18]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(20),
      O => o_output_bita_OBUF_inst_i_1452_n_0
    );
o_output_bita_OBUF_inst_i_1453: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(20),
      I1 => \s_doutas[0,22]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(20),
      O => o_output_bita_OBUF_inst_i_1453_n_0
    );
o_output_bita_OBUF_inst_i_1454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(20),
      I1 => \s_doutas[0,26]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(20),
      O => o_output_bita_OBUF_inst_i_1454_n_0
    );
o_output_bita_OBUF_inst_i_1455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(20),
      I1 => \s_doutas[0,30]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(20),
      O => o_output_bita_OBUF_inst_i_1455_n_0
    );
o_output_bita_OBUF_inst_i_1456: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(20),
      I1 => \s_doutas[0,2]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(20),
      O => o_output_bita_OBUF_inst_i_1456_n_0
    );
o_output_bita_OBUF_inst_i_1457: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(20),
      I1 => \s_doutas[0,6]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(20),
      O => o_output_bita_OBUF_inst_i_1457_n_0
    );
o_output_bita_OBUF_inst_i_1458: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(20),
      I1 => \s_doutas[0,10]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(20),
      O => o_output_bita_OBUF_inst_i_1458_n_0
    );
o_output_bita_OBUF_inst_i_1459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(20),
      I1 => \s_doutas[0,14]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(20),
      O => o_output_bita_OBUF_inst_i_1459_n_0
    );
o_output_bita_OBUF_inst_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_464_n_0,
      I1 => o_output_bita_OBUF_inst_i_465_n_0,
      O => o_output_bita_OBUF_inst_i_146_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(11),
      I1 => \s_doutas[0,50]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,49]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,48]\(11),
      O => o_output_bita_OBUF_inst_i_1460_n_0
    );
o_output_bita_OBUF_inst_i_1461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(11),
      I1 => \s_doutas[0,54]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,53]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,52]\(11),
      O => o_output_bita_OBUF_inst_i_1461_n_0
    );
o_output_bita_OBUF_inst_i_1462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(11),
      I1 => \s_doutas[0,58]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,57]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,56]\(11),
      O => o_output_bita_OBUF_inst_i_1462_n_0
    );
o_output_bita_OBUF_inst_i_1463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(11),
      I1 => \s_doutas[0,62]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,61]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,60]\(11),
      O => o_output_bita_OBUF_inst_i_1463_n_0
    );
o_output_bita_OBUF_inst_i_1464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(11),
      I1 => \s_doutas[0,34]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,33]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,32]\(11),
      O => o_output_bita_OBUF_inst_i_1464_n_0
    );
o_output_bita_OBUF_inst_i_1465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(11),
      I1 => \s_doutas[0,38]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,37]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,36]\(11),
      O => o_output_bita_OBUF_inst_i_1465_n_0
    );
o_output_bita_OBUF_inst_i_1466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(11),
      I1 => \s_doutas[0,42]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,41]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,40]\(11),
      O => o_output_bita_OBUF_inst_i_1466_n_0
    );
o_output_bita_OBUF_inst_i_1467: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(11),
      I1 => \s_doutas[0,46]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,45]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,44]\(11),
      O => o_output_bita_OBUF_inst_i_1467_n_0
    );
o_output_bita_OBUF_inst_i_1468: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(11),
      I1 => \s_doutas[0,18]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,17]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,16]\(11),
      O => o_output_bita_OBUF_inst_i_1468_n_0
    );
o_output_bita_OBUF_inst_i_1469: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(11),
      I1 => \s_doutas[0,22]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,21]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,20]\(11),
      O => o_output_bita_OBUF_inst_i_1469_n_0
    );
o_output_bita_OBUF_inst_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_466_n_0,
      I1 => o_output_bita_OBUF_inst_i_467_n_0,
      O => o_output_bita_OBUF_inst_i_147_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1470: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(11),
      I1 => \s_doutas[0,26]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,25]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,24]\(11),
      O => o_output_bita_OBUF_inst_i_1470_n_0
    );
o_output_bita_OBUF_inst_i_1471: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(11),
      I1 => \s_doutas[0,30]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,29]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,28]\(11),
      O => o_output_bita_OBUF_inst_i_1471_n_0
    );
o_output_bita_OBUF_inst_i_1472: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(11),
      I1 => \s_doutas[0,2]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,1]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,0]\(11),
      O => o_output_bita_OBUF_inst_i_1472_n_0
    );
o_output_bita_OBUF_inst_i_1473: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(11),
      I1 => \s_doutas[0,6]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,5]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,4]\(11),
      O => o_output_bita_OBUF_inst_i_1473_n_0
    );
o_output_bita_OBUF_inst_i_1474: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(11),
      I1 => \s_doutas[0,10]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,9]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,8]\(11),
      O => o_output_bita_OBUF_inst_i_1474_n_0
    );
o_output_bita_OBUF_inst_i_1475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(11),
      I1 => \s_doutas[0,14]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutas[0,13]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutas[0,12]\(11),
      O => o_output_bita_OBUF_inst_i_1475_n_0
    );
o_output_bita_OBUF_inst_i_1476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(12),
      I1 => \s_doutas[0,50]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(12),
      O => o_output_bita_OBUF_inst_i_1476_n_0
    );
o_output_bita_OBUF_inst_i_1477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(12),
      I1 => \s_doutas[0,54]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(12),
      O => o_output_bita_OBUF_inst_i_1477_n_0
    );
o_output_bita_OBUF_inst_i_1478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(12),
      I1 => \s_doutas[0,58]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(12),
      O => o_output_bita_OBUF_inst_i_1478_n_0
    );
o_output_bita_OBUF_inst_i_1479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(12),
      I1 => \s_doutas[0,62]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(12),
      O => o_output_bita_OBUF_inst_i_1479_n_0
    );
o_output_bita_OBUF_inst_i_148: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_468_n_0,
      I1 => o_output_bita_OBUF_inst_i_469_n_0,
      O => o_output_bita_OBUF_inst_i_148_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(12),
      I1 => \s_doutas[0,34]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(12),
      O => o_output_bita_OBUF_inst_i_1480_n_0
    );
o_output_bita_OBUF_inst_i_1481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(12),
      I1 => \s_doutas[0,38]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(12),
      O => o_output_bita_OBUF_inst_i_1481_n_0
    );
o_output_bita_OBUF_inst_i_1482: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(12),
      I1 => \s_doutas[0,42]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(12),
      O => o_output_bita_OBUF_inst_i_1482_n_0
    );
o_output_bita_OBUF_inst_i_1483: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(12),
      I1 => \s_doutas[0,46]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(12),
      O => o_output_bita_OBUF_inst_i_1483_n_0
    );
o_output_bita_OBUF_inst_i_1484: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(12),
      I1 => \s_doutas[0,18]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(12),
      O => o_output_bita_OBUF_inst_i_1484_n_0
    );
o_output_bita_OBUF_inst_i_1485: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(12),
      I1 => \s_doutas[0,22]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(12),
      O => o_output_bita_OBUF_inst_i_1485_n_0
    );
o_output_bita_OBUF_inst_i_1486: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(12),
      I1 => \s_doutas[0,26]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(12),
      O => o_output_bita_OBUF_inst_i_1486_n_0
    );
o_output_bita_OBUF_inst_i_1487: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(12),
      I1 => \s_doutas[0,30]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(12),
      O => o_output_bita_OBUF_inst_i_1487_n_0
    );
o_output_bita_OBUF_inst_i_1488: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(12),
      I1 => \s_doutas[0,2]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(12),
      O => o_output_bita_OBUF_inst_i_1488_n_0
    );
o_output_bita_OBUF_inst_i_1489: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(12),
      I1 => \s_doutas[0,6]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(12),
      O => o_output_bita_OBUF_inst_i_1489_n_0
    );
o_output_bita_OBUF_inst_i_149: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_470_n_0,
      I1 => o_output_bita_OBUF_inst_i_471_n_0,
      O => o_output_bita_OBUF_inst_i_149_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1490: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(12),
      I1 => \s_doutas[0,10]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(12),
      O => o_output_bita_OBUF_inst_i_1490_n_0
    );
o_output_bita_OBUF_inst_i_1491: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(12),
      I1 => \s_doutas[0,14]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(12),
      O => o_output_bita_OBUF_inst_i_1491_n_0
    );
o_output_bita_OBUF_inst_i_1492: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(16),
      I1 => \s_doutas[0,50]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(16),
      O => o_output_bita_OBUF_inst_i_1492_n_0
    );
o_output_bita_OBUF_inst_i_1493: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(16),
      I1 => \s_doutas[0,54]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(16),
      O => o_output_bita_OBUF_inst_i_1493_n_0
    );
o_output_bita_OBUF_inst_i_1494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(16),
      I1 => \s_doutas[0,58]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(16),
      O => o_output_bita_OBUF_inst_i_1494_n_0
    );
o_output_bita_OBUF_inst_i_1495: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(16),
      I1 => \s_doutas[0,62]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(16),
      O => o_output_bita_OBUF_inst_i_1495_n_0
    );
o_output_bita_OBUF_inst_i_1496: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(16),
      I1 => \s_doutas[0,34]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(16),
      O => o_output_bita_OBUF_inst_i_1496_n_0
    );
o_output_bita_OBUF_inst_i_1497: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(16),
      I1 => \s_doutas[0,38]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(16),
      O => o_output_bita_OBUF_inst_i_1497_n_0
    );
o_output_bita_OBUF_inst_i_1498: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(16),
      I1 => \s_doutas[0,42]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(16),
      O => o_output_bita_OBUF_inst_i_1498_n_0
    );
o_output_bita_OBUF_inst_i_1499: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(16),
      I1 => \s_doutas[0,46]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(16),
      O => o_output_bita_OBUF_inst_i_1499_n_0
    );
o_output_bita_OBUF_inst_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_58_n_0,
      I1 => o_output_bita_OBUF_inst_i_59_n_0,
      O => s_douta(29),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_150: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_472_n_0,
      I1 => o_output_bita_OBUF_inst_i_473_n_0,
      O => o_output_bita_OBUF_inst_i_150_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1500: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(16),
      I1 => \s_doutas[0,18]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(16),
      O => o_output_bita_OBUF_inst_i_1500_n_0
    );
o_output_bita_OBUF_inst_i_1501: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(16),
      I1 => \s_doutas[0,22]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(16),
      O => o_output_bita_OBUF_inst_i_1501_n_0
    );
o_output_bita_OBUF_inst_i_1502: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(16),
      I1 => \s_doutas[0,26]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(16),
      O => o_output_bita_OBUF_inst_i_1502_n_0
    );
o_output_bita_OBUF_inst_i_1503: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(16),
      I1 => \s_doutas[0,30]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(16),
      O => o_output_bita_OBUF_inst_i_1503_n_0
    );
o_output_bita_OBUF_inst_i_1504: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(16),
      I1 => \s_doutas[0,2]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(16),
      O => o_output_bita_OBUF_inst_i_1504_n_0
    );
o_output_bita_OBUF_inst_i_1505: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(16),
      I1 => \s_doutas[0,6]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(16),
      O => o_output_bita_OBUF_inst_i_1505_n_0
    );
o_output_bita_OBUF_inst_i_1506: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(16),
      I1 => \s_doutas[0,10]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(16),
      O => o_output_bita_OBUF_inst_i_1506_n_0
    );
o_output_bita_OBUF_inst_i_1507: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(16),
      I1 => \s_doutas[0,14]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(16),
      O => o_output_bita_OBUF_inst_i_1507_n_0
    );
o_output_bita_OBUF_inst_i_1508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(15),
      I1 => \s_doutas[0,50]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(15),
      O => o_output_bita_OBUF_inst_i_1508_n_0
    );
o_output_bita_OBUF_inst_i_1509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(15),
      I1 => \s_doutas[0,54]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(15),
      O => o_output_bita_OBUF_inst_i_1509_n_0
    );
o_output_bita_OBUF_inst_i_151: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_474_n_0,
      I1 => o_output_bita_OBUF_inst_i_475_n_0,
      O => o_output_bita_OBUF_inst_i_151_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_1510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(15),
      I1 => \s_doutas[0,58]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(15),
      O => o_output_bita_OBUF_inst_i_1510_n_0
    );
o_output_bita_OBUF_inst_i_1511: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(15),
      I1 => \s_doutas[0,62]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(15),
      O => o_output_bita_OBUF_inst_i_1511_n_0
    );
o_output_bita_OBUF_inst_i_1512: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(15),
      I1 => \s_doutas[0,34]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(15),
      O => o_output_bita_OBUF_inst_i_1512_n_0
    );
o_output_bita_OBUF_inst_i_1513: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(15),
      I1 => \s_doutas[0,38]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(15),
      O => o_output_bita_OBUF_inst_i_1513_n_0
    );
o_output_bita_OBUF_inst_i_1514: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(15),
      I1 => \s_doutas[0,42]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(15),
      O => o_output_bita_OBUF_inst_i_1514_n_0
    );
o_output_bita_OBUF_inst_i_1515: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(15),
      I1 => \s_doutas[0,46]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(15),
      O => o_output_bita_OBUF_inst_i_1515_n_0
    );
o_output_bita_OBUF_inst_i_1516: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(15),
      I1 => \s_doutas[0,18]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(15),
      O => o_output_bita_OBUF_inst_i_1516_n_0
    );
o_output_bita_OBUF_inst_i_1517: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(15),
      I1 => \s_doutas[0,22]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(15),
      O => o_output_bita_OBUF_inst_i_1517_n_0
    );
o_output_bita_OBUF_inst_i_1518: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(15),
      I1 => \s_doutas[0,26]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(15),
      O => o_output_bita_OBUF_inst_i_1518_n_0
    );
o_output_bita_OBUF_inst_i_1519: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(15),
      I1 => \s_doutas[0,30]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(15),
      O => o_output_bita_OBUF_inst_i_1519_n_0
    );
o_output_bita_OBUF_inst_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_476_n_0,
      I1 => o_output_bita_OBUF_inst_i_477_n_0,
      O => o_output_bita_OBUF_inst_i_152_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1520: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(15),
      I1 => \s_doutas[0,2]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(15),
      O => o_output_bita_OBUF_inst_i_1520_n_0
    );
o_output_bita_OBUF_inst_i_1521: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(15),
      I1 => \s_doutas[0,6]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(15),
      O => o_output_bita_OBUF_inst_i_1521_n_0
    );
o_output_bita_OBUF_inst_i_1522: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(15),
      I1 => \s_doutas[0,10]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(15),
      O => o_output_bita_OBUF_inst_i_1522_n_0
    );
o_output_bita_OBUF_inst_i_1523: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(15),
      I1 => \s_doutas[0,14]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(15),
      O => o_output_bita_OBUF_inst_i_1523_n_0
    );
o_output_bita_OBUF_inst_i_1524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(14),
      I1 => \s_doutas[0,50]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(14),
      O => o_output_bita_OBUF_inst_i_1524_n_0
    );
o_output_bita_OBUF_inst_i_1525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(14),
      I1 => \s_doutas[0,54]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(14),
      O => o_output_bita_OBUF_inst_i_1525_n_0
    );
o_output_bita_OBUF_inst_i_1526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(14),
      I1 => \s_doutas[0,58]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(14),
      O => o_output_bita_OBUF_inst_i_1526_n_0
    );
o_output_bita_OBUF_inst_i_1527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(14),
      I1 => \s_doutas[0,62]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(14),
      O => o_output_bita_OBUF_inst_i_1527_n_0
    );
o_output_bita_OBUF_inst_i_1528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(14),
      I1 => \s_doutas[0,34]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(14),
      O => o_output_bita_OBUF_inst_i_1528_n_0
    );
o_output_bita_OBUF_inst_i_1529: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(14),
      I1 => \s_doutas[0,38]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(14),
      O => o_output_bita_OBUF_inst_i_1529_n_0
    );
o_output_bita_OBUF_inst_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_478_n_0,
      I1 => o_output_bita_OBUF_inst_i_479_n_0,
      O => o_output_bita_OBUF_inst_i_153_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1530: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(14),
      I1 => \s_doutas[0,42]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(14),
      O => o_output_bita_OBUF_inst_i_1530_n_0
    );
o_output_bita_OBUF_inst_i_1531: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(14),
      I1 => \s_doutas[0,46]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(14),
      O => o_output_bita_OBUF_inst_i_1531_n_0
    );
o_output_bita_OBUF_inst_i_1532: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(14),
      I1 => \s_doutas[0,18]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(14),
      O => o_output_bita_OBUF_inst_i_1532_n_0
    );
o_output_bita_OBUF_inst_i_1533: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(14),
      I1 => \s_doutas[0,22]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(14),
      O => o_output_bita_OBUF_inst_i_1533_n_0
    );
o_output_bita_OBUF_inst_i_1534: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(14),
      I1 => \s_doutas[0,26]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(14),
      O => o_output_bita_OBUF_inst_i_1534_n_0
    );
o_output_bita_OBUF_inst_i_1535: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(14),
      I1 => \s_doutas[0,30]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(14),
      O => o_output_bita_OBUF_inst_i_1535_n_0
    );
o_output_bita_OBUF_inst_i_1536: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(14),
      I1 => \s_doutas[0,2]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(14),
      O => o_output_bita_OBUF_inst_i_1536_n_0
    );
o_output_bita_OBUF_inst_i_1537: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(14),
      I1 => \s_doutas[0,6]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(14),
      O => o_output_bita_OBUF_inst_i_1537_n_0
    );
o_output_bita_OBUF_inst_i_1538: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(14),
      I1 => \s_doutas[0,10]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(14),
      O => o_output_bita_OBUF_inst_i_1538_n_0
    );
o_output_bita_OBUF_inst_i_1539: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(14),
      I1 => \s_doutas[0,14]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(14),
      O => o_output_bita_OBUF_inst_i_1539_n_0
    );
o_output_bita_OBUF_inst_i_154: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_480_n_0,
      I1 => o_output_bita_OBUF_inst_i_481_n_0,
      O => o_output_bita_OBUF_inst_i_154_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1540: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(13),
      I1 => \s_doutas[0,50]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,49]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,48]\(13),
      O => o_output_bita_OBUF_inst_i_1540_n_0
    );
o_output_bita_OBUF_inst_i_1541: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(13),
      I1 => \s_doutas[0,54]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,53]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,52]\(13),
      O => o_output_bita_OBUF_inst_i_1541_n_0
    );
o_output_bita_OBUF_inst_i_1542: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(13),
      I1 => \s_doutas[0,58]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,57]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,56]\(13),
      O => o_output_bita_OBUF_inst_i_1542_n_0
    );
o_output_bita_OBUF_inst_i_1543: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(13),
      I1 => \s_doutas[0,62]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,61]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,60]\(13),
      O => o_output_bita_OBUF_inst_i_1543_n_0
    );
o_output_bita_OBUF_inst_i_1544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(13),
      I1 => \s_doutas[0,34]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,33]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,32]\(13),
      O => o_output_bita_OBUF_inst_i_1544_n_0
    );
o_output_bita_OBUF_inst_i_1545: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(13),
      I1 => \s_doutas[0,38]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,37]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,36]\(13),
      O => o_output_bita_OBUF_inst_i_1545_n_0
    );
o_output_bita_OBUF_inst_i_1546: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(13),
      I1 => \s_doutas[0,42]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,41]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,40]\(13),
      O => o_output_bita_OBUF_inst_i_1546_n_0
    );
o_output_bita_OBUF_inst_i_1547: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(13),
      I1 => \s_doutas[0,46]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,45]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,44]\(13),
      O => o_output_bita_OBUF_inst_i_1547_n_0
    );
o_output_bita_OBUF_inst_i_1548: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(13),
      I1 => \s_doutas[0,18]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,17]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,16]\(13),
      O => o_output_bita_OBUF_inst_i_1548_n_0
    );
o_output_bita_OBUF_inst_i_1549: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(13),
      I1 => \s_doutas[0,22]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,21]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,20]\(13),
      O => o_output_bita_OBUF_inst_i_1549_n_0
    );
o_output_bita_OBUF_inst_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_482_n_0,
      I1 => o_output_bita_OBUF_inst_i_483_n_0,
      O => o_output_bita_OBUF_inst_i_155_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_1550: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(13),
      I1 => \s_doutas[0,26]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,25]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,24]\(13),
      O => o_output_bita_OBUF_inst_i_1550_n_0
    );
o_output_bita_OBUF_inst_i_1551: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(13),
      I1 => \s_doutas[0,30]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,29]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,28]\(13),
      O => o_output_bita_OBUF_inst_i_1551_n_0
    );
o_output_bita_OBUF_inst_i_1552: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(13),
      I1 => \s_doutas[0,2]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,1]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,0]\(13),
      O => o_output_bita_OBUF_inst_i_1552_n_0
    );
o_output_bita_OBUF_inst_i_1553: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(13),
      I1 => \s_doutas[0,6]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,5]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,4]\(13),
      O => o_output_bita_OBUF_inst_i_1553_n_0
    );
o_output_bita_OBUF_inst_i_1554: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(13),
      I1 => \s_doutas[0,10]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,9]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,8]\(13),
      O => o_output_bita_OBUF_inst_i_1554_n_0
    );
o_output_bita_OBUF_inst_i_1555: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(13),
      I1 => \s_doutas[0,14]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutas[0,13]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutas[0,12]\(13),
      O => o_output_bita_OBUF_inst_i_1555_n_0
    );
o_output_bita_OBUF_inst_i_156: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_484_n_0,
      I1 => o_output_bita_OBUF_inst_i_485_n_0,
      O => o_output_bita_OBUF_inst_i_156_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_157: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_486_n_0,
      I1 => o_output_bita_OBUF_inst_i_487_n_0,
      O => o_output_bita_OBUF_inst_i_157_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_158: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_488_n_0,
      I1 => o_output_bita_OBUF_inst_i_489_n_0,
      O => o_output_bita_OBUF_inst_i_158_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_159: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_490_n_0,
      I1 => o_output_bita_OBUF_inst_i_491_n_0,
      O => o_output_bita_OBUF_inst_i_159_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_60_n_0,
      I1 => o_output_bita_OBUF_inst_i_61_n_0,
      O => s_douta(34),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_160: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_492_n_0,
      I1 => o_output_bita_OBUF_inst_i_493_n_0,
      O => o_output_bita_OBUF_inst_i_160_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_161: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_494_n_0,
      I1 => o_output_bita_OBUF_inst_i_495_n_0,
      O => o_output_bita_OBUF_inst_i_161_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_162: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_496_n_0,
      I1 => o_output_bita_OBUF_inst_i_497_n_0,
      O => o_output_bita_OBUF_inst_i_162_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_163: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_498_n_0,
      I1 => o_output_bita_OBUF_inst_i_499_n_0,
      O => o_output_bita_OBUF_inst_i_163_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_164: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_500_n_0,
      I1 => o_output_bita_OBUF_inst_i_501_n_0,
      O => o_output_bita_OBUF_inst_i_164_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_165: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_502_n_0,
      I1 => o_output_bita_OBUF_inst_i_503_n_0,
      O => o_output_bita_OBUF_inst_i_165_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_166: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_504_n_0,
      I1 => o_output_bita_OBUF_inst_i_505_n_0,
      O => o_output_bita_OBUF_inst_i_166_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_167: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_506_n_0,
      I1 => o_output_bita_OBUF_inst_i_507_n_0,
      O => o_output_bita_OBUF_inst_i_167_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_168: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_508_n_0,
      I1 => o_output_bita_OBUF_inst_i_509_n_0,
      O => o_output_bita_OBUF_inst_i_168_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_169: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_510_n_0,
      I1 => o_output_bita_OBUF_inst_i_511_n_0,
      O => o_output_bita_OBUF_inst_i_169_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_62_n_0,
      I1 => o_output_bita_OBUF_inst_i_63_n_0,
      O => s_douta(33),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_170: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_512_n_0,
      I1 => o_output_bita_OBUF_inst_i_513_n_0,
      O => o_output_bita_OBUF_inst_i_170_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_171: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_514_n_0,
      I1 => o_output_bita_OBUF_inst_i_515_n_0,
      O => o_output_bita_OBUF_inst_i_171_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_172: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_516_n_0,
      I1 => o_output_bita_OBUF_inst_i_517_n_0,
      O => o_output_bita_OBUF_inst_i_172_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_173: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_518_n_0,
      I1 => o_output_bita_OBUF_inst_i_519_n_0,
      O => o_output_bita_OBUF_inst_i_173_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_174: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_520_n_0,
      I1 => o_output_bita_OBUF_inst_i_521_n_0,
      O => o_output_bita_OBUF_inst_i_174_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_175: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_522_n_0,
      I1 => o_output_bita_OBUF_inst_i_523_n_0,
      O => o_output_bita_OBUF_inst_i_175_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_176: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_524_n_0,
      I1 => o_output_bita_OBUF_inst_i_525_n_0,
      O => o_output_bita_OBUF_inst_i_176_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_177: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_526_n_0,
      I1 => o_output_bita_OBUF_inst_i_527_n_0,
      O => o_output_bita_OBUF_inst_i_177_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_178: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_528_n_0,
      I1 => o_output_bita_OBUF_inst_i_529_n_0,
      O => o_output_bita_OBUF_inst_i_178_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_179: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_530_n_0,
      I1 => o_output_bita_OBUF_inst_i_531_n_0,
      O => o_output_bita_OBUF_inst_i_179_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_64_n_0,
      I1 => o_output_bita_OBUF_inst_i_65_n_0,
      O => s_douta(31),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_180: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_532_n_0,
      I1 => o_output_bita_OBUF_inst_i_533_n_0,
      O => o_output_bita_OBUF_inst_i_180_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_181: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_534_n_0,
      I1 => o_output_bita_OBUF_inst_i_535_n_0,
      O => o_output_bita_OBUF_inst_i_181_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_182: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_536_n_0,
      I1 => o_output_bita_OBUF_inst_i_537_n_0,
      O => o_output_bita_OBUF_inst_i_182_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_183: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_538_n_0,
      I1 => o_output_bita_OBUF_inst_i_539_n_0,
      O => o_output_bita_OBUF_inst_i_183_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_184: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_540_n_0,
      I1 => o_output_bita_OBUF_inst_i_541_n_0,
      O => o_output_bita_OBUF_inst_i_184_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_185: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_542_n_0,
      I1 => o_output_bita_OBUF_inst_i_543_n_0,
      O => o_output_bita_OBUF_inst_i_185_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_186: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_544_n_0,
      I1 => o_output_bita_OBUF_inst_i_545_n_0,
      O => o_output_bita_OBUF_inst_i_186_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_187: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_546_n_0,
      I1 => o_output_bita_OBUF_inst_i_547_n_0,
      O => o_output_bita_OBUF_inst_i_187_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_188: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_548_n_0,
      I1 => o_output_bita_OBUF_inst_i_549_n_0,
      O => o_output_bita_OBUF_inst_i_188_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_189: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_550_n_0,
      I1 => o_output_bita_OBUF_inst_i_551_n_0,
      O => o_output_bita_OBUF_inst_i_189_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_66_n_0,
      I1 => o_output_bita_OBUF_inst_i_67_n_0,
      O => s_douta(32),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_190: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_552_n_0,
      I1 => o_output_bita_OBUF_inst_i_553_n_0,
      O => o_output_bita_OBUF_inst_i_190_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_191: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_554_n_0,
      I1 => o_output_bita_OBUF_inst_i_555_n_0,
      O => o_output_bita_OBUF_inst_i_191_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_192: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_556_n_0,
      I1 => o_output_bita_OBUF_inst_i_557_n_0,
      O => o_output_bita_OBUF_inst_i_192_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_193: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_558_n_0,
      I1 => o_output_bita_OBUF_inst_i_559_n_0,
      O => o_output_bita_OBUF_inst_i_193_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_194: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_560_n_0,
      I1 => o_output_bita_OBUF_inst_i_561_n_0,
      O => o_output_bita_OBUF_inst_i_194_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_195: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_562_n_0,
      I1 => o_output_bita_OBUF_inst_i_563_n_0,
      O => o_output_bita_OBUF_inst_i_195_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_196: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_564_n_0,
      I1 => o_output_bita_OBUF_inst_i_565_n_0,
      O => o_output_bita_OBUF_inst_i_196_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_197: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_566_n_0,
      I1 => o_output_bita_OBUF_inst_i_567_n_0,
      O => o_output_bita_OBUF_inst_i_197_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_198: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_568_n_0,
      I1 => o_output_bita_OBUF_inst_i_569_n_0,
      O => o_output_bita_OBUF_inst_i_198_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_199: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_570_n_0,
      I1 => o_output_bita_OBUF_inst_i_571_n_0,
      O => o_output_bita_OBUF_inst_i_199_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_68_n_0,
      I1 => o_output_bita_OBUF_inst_i_69_n_0,
      O => s_douta(5),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_200: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_572_n_0,
      I1 => o_output_bita_OBUF_inst_i_573_n_0,
      O => o_output_bita_OBUF_inst_i_200_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_201: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_574_n_0,
      I1 => o_output_bita_OBUF_inst_i_575_n_0,
      O => o_output_bita_OBUF_inst_i_201_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_202: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_576_n_0,
      I1 => o_output_bita_OBUF_inst_i_577_n_0,
      O => o_output_bita_OBUF_inst_i_202_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_203: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_578_n_0,
      I1 => o_output_bita_OBUF_inst_i_579_n_0,
      O => o_output_bita_OBUF_inst_i_203_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_204: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_580_n_0,
      I1 => o_output_bita_OBUF_inst_i_581_n_0,
      O => o_output_bita_OBUF_inst_i_204_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_205: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_582_n_0,
      I1 => o_output_bita_OBUF_inst_i_583_n_0,
      O => o_output_bita_OBUF_inst_i_205_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_206: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_584_n_0,
      I1 => o_output_bita_OBUF_inst_i_585_n_0,
      O => o_output_bita_OBUF_inst_i_206_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_207: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_586_n_0,
      I1 => o_output_bita_OBUF_inst_i_587_n_0,
      O => o_output_bita_OBUF_inst_i_207_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_208: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_588_n_0,
      I1 => o_output_bita_OBUF_inst_i_589_n_0,
      O => o_output_bita_OBUF_inst_i_208_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_209: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_590_n_0,
      I1 => o_output_bita_OBUF_inst_i_591_n_0,
      O => o_output_bita_OBUF_inst_i_209_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_70_n_0,
      I1 => o_output_bita_OBUF_inst_i_71_n_0,
      O => s_douta(6),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_210: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_592_n_0,
      I1 => o_output_bita_OBUF_inst_i_593_n_0,
      O => o_output_bita_OBUF_inst_i_210_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_211: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_594_n_0,
      I1 => o_output_bita_OBUF_inst_i_595_n_0,
      O => o_output_bita_OBUF_inst_i_211_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_212: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_596_n_0,
      I1 => o_output_bita_OBUF_inst_i_597_n_0,
      O => o_output_bita_OBUF_inst_i_212_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_213: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_598_n_0,
      I1 => o_output_bita_OBUF_inst_i_599_n_0,
      O => o_output_bita_OBUF_inst_i_213_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_214: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_600_n_0,
      I1 => o_output_bita_OBUF_inst_i_601_n_0,
      O => o_output_bita_OBUF_inst_i_214_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_215: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_602_n_0,
      I1 => o_output_bita_OBUF_inst_i_603_n_0,
      O => o_output_bita_OBUF_inst_i_215_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_216: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_604_n_0,
      I1 => o_output_bita_OBUF_inst_i_605_n_0,
      O => o_output_bita_OBUF_inst_i_216_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_217: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_606_n_0,
      I1 => o_output_bita_OBUF_inst_i_607_n_0,
      O => o_output_bita_OBUF_inst_i_217_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_218: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_608_n_0,
      I1 => o_output_bita_OBUF_inst_i_609_n_0,
      O => o_output_bita_OBUF_inst_i_218_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_219: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_610_n_0,
      I1 => o_output_bita_OBUF_inst_i_611_n_0,
      O => o_output_bita_OBUF_inst_i_219_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_72_n_0,
      I1 => o_output_bita_OBUF_inst_i_73_n_0,
      O => s_douta(10),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_220: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_612_n_0,
      I1 => o_output_bita_OBUF_inst_i_613_n_0,
      O => o_output_bita_OBUF_inst_i_220_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_221: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_614_n_0,
      I1 => o_output_bita_OBUF_inst_i_615_n_0,
      O => o_output_bita_OBUF_inst_i_221_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_222: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_616_n_0,
      I1 => o_output_bita_OBUF_inst_i_617_n_0,
      O => o_output_bita_OBUF_inst_i_222_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_223: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_618_n_0,
      I1 => o_output_bita_OBUF_inst_i_619_n_0,
      O => o_output_bita_OBUF_inst_i_223_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_224: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_620_n_0,
      I1 => o_output_bita_OBUF_inst_i_621_n_0,
      O => o_output_bita_OBUF_inst_i_224_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_225: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_622_n_0,
      I1 => o_output_bita_OBUF_inst_i_623_n_0,
      O => o_output_bita_OBUF_inst_i_225_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_226: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_624_n_0,
      I1 => o_output_bita_OBUF_inst_i_625_n_0,
      O => o_output_bita_OBUF_inst_i_226_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_227: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_626_n_0,
      I1 => o_output_bita_OBUF_inst_i_627_n_0,
      O => o_output_bita_OBUF_inst_i_227_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_228: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_628_n_0,
      I1 => o_output_bita_OBUF_inst_i_629_n_0,
      O => o_output_bita_OBUF_inst_i_228_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_229: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_630_n_0,
      I1 => o_output_bita_OBUF_inst_i_631_n_0,
      O => o_output_bita_OBUF_inst_i_229_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_74_n_0,
      I1 => o_output_bita_OBUF_inst_i_75_n_0,
      O => s_douta(9),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_230: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_632_n_0,
      I1 => o_output_bita_OBUF_inst_i_633_n_0,
      O => o_output_bita_OBUF_inst_i_230_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_231: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_634_n_0,
      I1 => o_output_bita_OBUF_inst_i_635_n_0,
      O => o_output_bita_OBUF_inst_i_231_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_232: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_636_n_0,
      I1 => o_output_bita_OBUF_inst_i_637_n_0,
      O => o_output_bita_OBUF_inst_i_232_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_233: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_638_n_0,
      I1 => o_output_bita_OBUF_inst_i_639_n_0,
      O => o_output_bita_OBUF_inst_i_233_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_234: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_640_n_0,
      I1 => o_output_bita_OBUF_inst_i_641_n_0,
      O => o_output_bita_OBUF_inst_i_234_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_235: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_642_n_0,
      I1 => o_output_bita_OBUF_inst_i_643_n_0,
      O => o_output_bita_OBUF_inst_i_235_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_236: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_644_n_0,
      I1 => o_output_bita_OBUF_inst_i_645_n_0,
      O => o_output_bita_OBUF_inst_i_236_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_237: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_646_n_0,
      I1 => o_output_bita_OBUF_inst_i_647_n_0,
      O => o_output_bita_OBUF_inst_i_237_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_238: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_648_n_0,
      I1 => o_output_bita_OBUF_inst_i_649_n_0,
      O => o_output_bita_OBUF_inst_i_238_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_239: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_650_n_0,
      I1 => o_output_bita_OBUF_inst_i_651_n_0,
      O => o_output_bita_OBUF_inst_i_239_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_76_n_0,
      I1 => o_output_bita_OBUF_inst_i_77_n_0,
      O => s_douta(8),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_240: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_652_n_0,
      I1 => o_output_bita_OBUF_inst_i_653_n_0,
      O => o_output_bita_OBUF_inst_i_240_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_241: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_654_n_0,
      I1 => o_output_bita_OBUF_inst_i_655_n_0,
      O => o_output_bita_OBUF_inst_i_241_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_242: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_656_n_0,
      I1 => o_output_bita_OBUF_inst_i_657_n_0,
      O => o_output_bita_OBUF_inst_i_242_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_243: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_658_n_0,
      I1 => o_output_bita_OBUF_inst_i_659_n_0,
      O => o_output_bita_OBUF_inst_i_243_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_244: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_660_n_0,
      I1 => o_output_bita_OBUF_inst_i_661_n_0,
      O => o_output_bita_OBUF_inst_i_244_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_245: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_662_n_0,
      I1 => o_output_bita_OBUF_inst_i_663_n_0,
      O => o_output_bita_OBUF_inst_i_245_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_246: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_664_n_0,
      I1 => o_output_bita_OBUF_inst_i_665_n_0,
      O => o_output_bita_OBUF_inst_i_246_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_247: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_666_n_0,
      I1 => o_output_bita_OBUF_inst_i_667_n_0,
      O => o_output_bita_OBUF_inst_i_247_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_248: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_668_n_0,
      I1 => o_output_bita_OBUF_inst_i_669_n_0,
      O => o_output_bita_OBUF_inst_i_248_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_249: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_670_n_0,
      I1 => o_output_bita_OBUF_inst_i_671_n_0,
      O => o_output_bita_OBUF_inst_i_249_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_78_n_0,
      I1 => o_output_bita_OBUF_inst_i_79_n_0,
      O => s_douta(7),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_250: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_672_n_0,
      I1 => o_output_bita_OBUF_inst_i_673_n_0,
      O => o_output_bita_OBUF_inst_i_250_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_251: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_674_n_0,
      I1 => o_output_bita_OBUF_inst_i_675_n_0,
      O => o_output_bita_OBUF_inst_i_251_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_252: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_676_n_0,
      I1 => o_output_bita_OBUF_inst_i_677_n_0,
      O => o_output_bita_OBUF_inst_i_252_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_253: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_678_n_0,
      I1 => o_output_bita_OBUF_inst_i_679_n_0,
      O => o_output_bita_OBUF_inst_i_253_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_254: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_680_n_0,
      I1 => o_output_bita_OBUF_inst_i_681_n_0,
      O => o_output_bita_OBUF_inst_i_254_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_255: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_682_n_0,
      I1 => o_output_bita_OBUF_inst_i_683_n_0,
      O => o_output_bita_OBUF_inst_i_255_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_256: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_684_n_0,
      I1 => o_output_bita_OBUF_inst_i_685_n_0,
      O => o_output_bita_OBUF_inst_i_256_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_257: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_686_n_0,
      I1 => o_output_bita_OBUF_inst_i_687_n_0,
      O => o_output_bita_OBUF_inst_i_257_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_258: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_688_n_0,
      I1 => o_output_bita_OBUF_inst_i_689_n_0,
      O => o_output_bita_OBUF_inst_i_258_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_259: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_690_n_0,
      I1 => o_output_bita_OBUF_inst_i_691_n_0,
      O => o_output_bita_OBUF_inst_i_259_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_80_n_0,
      I1 => o_output_bita_OBUF_inst_i_81_n_0,
      O => s_douta(0),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_260: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_692_n_0,
      I1 => o_output_bita_OBUF_inst_i_693_n_0,
      O => o_output_bita_OBUF_inst_i_260_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_261: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_694_n_0,
      I1 => o_output_bita_OBUF_inst_i_695_n_0,
      O => o_output_bita_OBUF_inst_i_261_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_262: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_696_n_0,
      I1 => o_output_bita_OBUF_inst_i_697_n_0,
      O => o_output_bita_OBUF_inst_i_262_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_263: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_698_n_0,
      I1 => o_output_bita_OBUF_inst_i_699_n_0,
      O => o_output_bita_OBUF_inst_i_263_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_264: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_700_n_0,
      I1 => o_output_bita_OBUF_inst_i_701_n_0,
      O => o_output_bita_OBUF_inst_i_264_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_265: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_702_n_0,
      I1 => o_output_bita_OBUF_inst_i_703_n_0,
      O => o_output_bita_OBUF_inst_i_265_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_266: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_704_n_0,
      I1 => o_output_bita_OBUF_inst_i_705_n_0,
      O => o_output_bita_OBUF_inst_i_266_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_267: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_706_n_0,
      I1 => o_output_bita_OBUF_inst_i_707_n_0,
      O => o_output_bita_OBUF_inst_i_267_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_268: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_708_n_0,
      I1 => o_output_bita_OBUF_inst_i_709_n_0,
      O => o_output_bita_OBUF_inst_i_268_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_269: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_710_n_0,
      I1 => o_output_bita_OBUF_inst_i_711_n_0,
      O => o_output_bita_OBUF_inst_i_269_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_82_n_0,
      I1 => o_output_bita_OBUF_inst_i_83_n_0,
      O => s_douta(35),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_270: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_712_n_0,
      I1 => o_output_bita_OBUF_inst_i_713_n_0,
      O => o_output_bita_OBUF_inst_i_270_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_271: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_714_n_0,
      I1 => o_output_bita_OBUF_inst_i_715_n_0,
      O => o_output_bita_OBUF_inst_i_271_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_272: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_716_n_0,
      I1 => o_output_bita_OBUF_inst_i_717_n_0,
      O => o_output_bita_OBUF_inst_i_272_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_273: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_718_n_0,
      I1 => o_output_bita_OBUF_inst_i_719_n_0,
      O => o_output_bita_OBUF_inst_i_273_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_274: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_720_n_0,
      I1 => o_output_bita_OBUF_inst_i_721_n_0,
      O => o_output_bita_OBUF_inst_i_274_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_275: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_722_n_0,
      I1 => o_output_bita_OBUF_inst_i_723_n_0,
      O => o_output_bita_OBUF_inst_i_275_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_276: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_724_n_0,
      I1 => o_output_bita_OBUF_inst_i_725_n_0,
      O => o_output_bita_OBUF_inst_i_276_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_277: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_726_n_0,
      I1 => o_output_bita_OBUF_inst_i_727_n_0,
      O => o_output_bita_OBUF_inst_i_277_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_278: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_728_n_0,
      I1 => o_output_bita_OBUF_inst_i_729_n_0,
      O => o_output_bita_OBUF_inst_i_278_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_279: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_730_n_0,
      I1 => o_output_bita_OBUF_inst_i_731_n_0,
      O => o_output_bita_OBUF_inst_i_279_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_84_n_0,
      I1 => o_output_bita_OBUF_inst_i_85_n_0,
      O => s_douta(4),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_280: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_732_n_0,
      I1 => o_output_bita_OBUF_inst_i_733_n_0,
      O => o_output_bita_OBUF_inst_i_280_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_281: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_734_n_0,
      I1 => o_output_bita_OBUF_inst_i_735_n_0,
      O => o_output_bita_OBUF_inst_i_281_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_282: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_736_n_0,
      I1 => o_output_bita_OBUF_inst_i_737_n_0,
      O => o_output_bita_OBUF_inst_i_282_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_283: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_738_n_0,
      I1 => o_output_bita_OBUF_inst_i_739_n_0,
      O => o_output_bita_OBUF_inst_i_283_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_284: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_740_n_0,
      I1 => o_output_bita_OBUF_inst_i_741_n_0,
      O => o_output_bita_OBUF_inst_i_284_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_285: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_742_n_0,
      I1 => o_output_bita_OBUF_inst_i_743_n_0,
      O => o_output_bita_OBUF_inst_i_285_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_286: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_744_n_0,
      I1 => o_output_bita_OBUF_inst_i_745_n_0,
      O => o_output_bita_OBUF_inst_i_286_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_287: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_746_n_0,
      I1 => o_output_bita_OBUF_inst_i_747_n_0,
      O => o_output_bita_OBUF_inst_i_287_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_288: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_748_n_0,
      I1 => o_output_bita_OBUF_inst_i_749_n_0,
      O => o_output_bita_OBUF_inst_i_288_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_289: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_750_n_0,
      I1 => o_output_bita_OBUF_inst_i_751_n_0,
      O => o_output_bita_OBUF_inst_i_289_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_86_n_0,
      I1 => o_output_bita_OBUF_inst_i_87_n_0,
      O => s_douta(3),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_290: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_752_n_0,
      I1 => o_output_bita_OBUF_inst_i_753_n_0,
      O => o_output_bita_OBUF_inst_i_290_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_291: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_754_n_0,
      I1 => o_output_bita_OBUF_inst_i_755_n_0,
      O => o_output_bita_OBUF_inst_i_291_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_292: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_756_n_0,
      I1 => o_output_bita_OBUF_inst_i_757_n_0,
      O => o_output_bita_OBUF_inst_i_292_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_293: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_758_n_0,
      I1 => o_output_bita_OBUF_inst_i_759_n_0,
      O => o_output_bita_OBUF_inst_i_293_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_294: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_760_n_0,
      I1 => o_output_bita_OBUF_inst_i_761_n_0,
      O => o_output_bita_OBUF_inst_i_294_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_295: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_762_n_0,
      I1 => o_output_bita_OBUF_inst_i_763_n_0,
      O => o_output_bita_OBUF_inst_i_295_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_296: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_764_n_0,
      I1 => o_output_bita_OBUF_inst_i_765_n_0,
      O => o_output_bita_OBUF_inst_i_296_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_297: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_766_n_0,
      I1 => o_output_bita_OBUF_inst_i_767_n_0,
      O => o_output_bita_OBUF_inst_i_297_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_298: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_768_n_0,
      I1 => o_output_bita_OBUF_inst_i_769_n_0,
      O => o_output_bita_OBUF_inst_i_298_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_299: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_770_n_0,
      I1 => o_output_bita_OBUF_inst_i_771_n_0,
      O => o_output_bita_OBUF_inst_i_299_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_88_n_0,
      I1 => o_output_bita_OBUF_inst_i_89_n_0,
      O => s_douta(2),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_300: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_772_n_0,
      I1 => o_output_bita_OBUF_inst_i_773_n_0,
      O => o_output_bita_OBUF_inst_i_300_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_301: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_774_n_0,
      I1 => o_output_bita_OBUF_inst_i_775_n_0,
      O => o_output_bita_OBUF_inst_i_301_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_302: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_776_n_0,
      I1 => o_output_bita_OBUF_inst_i_777_n_0,
      O => o_output_bita_OBUF_inst_i_302_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_303: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_778_n_0,
      I1 => o_output_bita_OBUF_inst_i_779_n_0,
      O => o_output_bita_OBUF_inst_i_303_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_304: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_780_n_0,
      I1 => o_output_bita_OBUF_inst_i_781_n_0,
      O => o_output_bita_OBUF_inst_i_304_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_305: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_782_n_0,
      I1 => o_output_bita_OBUF_inst_i_783_n_0,
      O => o_output_bita_OBUF_inst_i_305_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_306: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_784_n_0,
      I1 => o_output_bita_OBUF_inst_i_785_n_0,
      O => o_output_bita_OBUF_inst_i_306_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_307: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_786_n_0,
      I1 => o_output_bita_OBUF_inst_i_787_n_0,
      O => o_output_bita_OBUF_inst_i_307_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_308: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_788_n_0,
      I1 => o_output_bita_OBUF_inst_i_789_n_0,
      O => o_output_bita_OBUF_inst_i_308_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_309: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_790_n_0,
      I1 => o_output_bita_OBUF_inst_i_791_n_0,
      O => o_output_bita_OBUF_inst_i_309_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_90_n_0,
      I1 => o_output_bita_OBUF_inst_i_91_n_0,
      O => s_douta(1),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_310: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_792_n_0,
      I1 => o_output_bita_OBUF_inst_i_793_n_0,
      O => o_output_bita_OBUF_inst_i_310_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_311: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_794_n_0,
      I1 => o_output_bita_OBUF_inst_i_795_n_0,
      O => o_output_bita_OBUF_inst_i_311_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_312: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_796_n_0,
      I1 => o_output_bita_OBUF_inst_i_797_n_0,
      O => o_output_bita_OBUF_inst_i_312_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_313: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_798_n_0,
      I1 => o_output_bita_OBUF_inst_i_799_n_0,
      O => o_output_bita_OBUF_inst_i_313_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_314: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_800_n_0,
      I1 => o_output_bita_OBUF_inst_i_801_n_0,
      O => o_output_bita_OBUF_inst_i_314_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_315: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_802_n_0,
      I1 => o_output_bita_OBUF_inst_i_803_n_0,
      O => o_output_bita_OBUF_inst_i_315_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_316: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_804_n_0,
      I1 => o_output_bita_OBUF_inst_i_805_n_0,
      O => o_output_bita_OBUF_inst_i_316_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_317: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_806_n_0,
      I1 => o_output_bita_OBUF_inst_i_807_n_0,
      O => o_output_bita_OBUF_inst_i_317_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_318: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_808_n_0,
      I1 => o_output_bita_OBUF_inst_i_809_n_0,
      O => o_output_bita_OBUF_inst_i_318_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_319: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_810_n_0,
      I1 => o_output_bita_OBUF_inst_i_811_n_0,
      O => o_output_bita_OBUF_inst_i_319_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_92_n_0,
      I1 => o_output_bita_OBUF_inst_i_93_n_0,
      O => s_douta(18),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_320: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_812_n_0,
      I1 => o_output_bita_OBUF_inst_i_813_n_0,
      O => o_output_bita_OBUF_inst_i_320_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_321: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_814_n_0,
      I1 => o_output_bita_OBUF_inst_i_815_n_0,
      O => o_output_bita_OBUF_inst_i_321_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_322: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_816_n_0,
      I1 => o_output_bita_OBUF_inst_i_817_n_0,
      O => o_output_bita_OBUF_inst_i_322_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_323: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_818_n_0,
      I1 => o_output_bita_OBUF_inst_i_819_n_0,
      O => o_output_bita_OBUF_inst_i_323_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_324: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_820_n_0,
      I1 => o_output_bita_OBUF_inst_i_821_n_0,
      O => o_output_bita_OBUF_inst_i_324_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_325: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_822_n_0,
      I1 => o_output_bita_OBUF_inst_i_823_n_0,
      O => o_output_bita_OBUF_inst_i_325_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_326: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_824_n_0,
      I1 => o_output_bita_OBUF_inst_i_825_n_0,
      O => o_output_bita_OBUF_inst_i_326_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_327: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_826_n_0,
      I1 => o_output_bita_OBUF_inst_i_827_n_0,
      O => o_output_bita_OBUF_inst_i_327_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_328: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_828_n_0,
      I1 => o_output_bita_OBUF_inst_i_829_n_0,
      O => o_output_bita_OBUF_inst_i_328_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_329: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_830_n_0,
      I1 => o_output_bita_OBUF_inst_i_831_n_0,
      O => o_output_bita_OBUF_inst_i_329_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_94_n_0,
      I1 => o_output_bita_OBUF_inst_i_95_n_0,
      O => s_douta(17),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_330: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_832_n_0,
      I1 => o_output_bita_OBUF_inst_i_833_n_0,
      O => o_output_bita_OBUF_inst_i_330_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_331: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_834_n_0,
      I1 => o_output_bita_OBUF_inst_i_835_n_0,
      O => o_output_bita_OBUF_inst_i_331_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_332: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_836_n_0,
      I1 => o_output_bita_OBUF_inst_i_837_n_0,
      O => o_output_bita_OBUF_inst_i_332_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_333: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_838_n_0,
      I1 => o_output_bita_OBUF_inst_i_839_n_0,
      O => o_output_bita_OBUF_inst_i_333_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_334: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_840_n_0,
      I1 => o_output_bita_OBUF_inst_i_841_n_0,
      O => o_output_bita_OBUF_inst_i_334_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_335: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_842_n_0,
      I1 => o_output_bita_OBUF_inst_i_843_n_0,
      O => o_output_bita_OBUF_inst_i_335_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_336: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_844_n_0,
      I1 => o_output_bita_OBUF_inst_i_845_n_0,
      O => o_output_bita_OBUF_inst_i_336_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_337: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_846_n_0,
      I1 => o_output_bita_OBUF_inst_i_847_n_0,
      O => o_output_bita_OBUF_inst_i_337_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_338: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_848_n_0,
      I1 => o_output_bita_OBUF_inst_i_849_n_0,
      O => o_output_bita_OBUF_inst_i_338_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_339: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_850_n_0,
      I1 => o_output_bita_OBUF_inst_i_851_n_0,
      O => o_output_bita_OBUF_inst_i_339_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_96_n_0,
      I1 => o_output_bita_OBUF_inst_i_97_n_0,
      O => s_douta(21),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_340: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_852_n_0,
      I1 => o_output_bita_OBUF_inst_i_853_n_0,
      O => o_output_bita_OBUF_inst_i_340_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_341: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_854_n_0,
      I1 => o_output_bita_OBUF_inst_i_855_n_0,
      O => o_output_bita_OBUF_inst_i_341_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_342: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_856_n_0,
      I1 => o_output_bita_OBUF_inst_i_857_n_0,
      O => o_output_bita_OBUF_inst_i_342_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_343: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_858_n_0,
      I1 => o_output_bita_OBUF_inst_i_859_n_0,
      O => o_output_bita_OBUF_inst_i_343_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_344: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_860_n_0,
      I1 => o_output_bita_OBUF_inst_i_861_n_0,
      O => o_output_bita_OBUF_inst_i_344_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_345: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_862_n_0,
      I1 => o_output_bita_OBUF_inst_i_863_n_0,
      O => o_output_bita_OBUF_inst_i_345_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_346: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_864_n_0,
      I1 => o_output_bita_OBUF_inst_i_865_n_0,
      O => o_output_bita_OBUF_inst_i_346_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_347: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_866_n_0,
      I1 => o_output_bita_OBUF_inst_i_867_n_0,
      O => o_output_bita_OBUF_inst_i_347_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_348: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_868_n_0,
      I1 => o_output_bita_OBUF_inst_i_869_n_0,
      O => o_output_bita_OBUF_inst_i_348_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_349: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_870_n_0,
      I1 => o_output_bita_OBUF_inst_i_871_n_0,
      O => o_output_bita_OBUF_inst_i_349_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_98_n_0,
      I1 => o_output_bita_OBUF_inst_i_99_n_0,
      O => s_douta(22),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_350: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_872_n_0,
      I1 => o_output_bita_OBUF_inst_i_873_n_0,
      O => o_output_bita_OBUF_inst_i_350_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_351: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_874_n_0,
      I1 => o_output_bita_OBUF_inst_i_875_n_0,
      O => o_output_bita_OBUF_inst_i_351_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_352: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_876_n_0,
      I1 => o_output_bita_OBUF_inst_i_877_n_0,
      O => o_output_bita_OBUF_inst_i_352_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_353: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_878_n_0,
      I1 => o_output_bita_OBUF_inst_i_879_n_0,
      O => o_output_bita_OBUF_inst_i_353_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_354: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_880_n_0,
      I1 => o_output_bita_OBUF_inst_i_881_n_0,
      O => o_output_bita_OBUF_inst_i_354_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_355: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_882_n_0,
      I1 => o_output_bita_OBUF_inst_i_883_n_0,
      O => o_output_bita_OBUF_inst_i_355_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_356: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_884_n_0,
      I1 => o_output_bita_OBUF_inst_i_885_n_0,
      O => o_output_bita_OBUF_inst_i_356_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_357: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_886_n_0,
      I1 => o_output_bita_OBUF_inst_i_887_n_0,
      O => o_output_bita_OBUF_inst_i_357_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_358: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_888_n_0,
      I1 => o_output_bita_OBUF_inst_i_889_n_0,
      O => o_output_bita_OBUF_inst_i_358_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_359: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_890_n_0,
      I1 => o_output_bita_OBUF_inst_i_891_n_0,
      O => o_output_bita_OBUF_inst_i_359_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_100_n_0,
      I1 => o_output_bita_OBUF_inst_i_101_n_0,
      O => s_douta(19),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_360: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_892_n_0,
      I1 => o_output_bita_OBUF_inst_i_893_n_0,
      O => o_output_bita_OBUF_inst_i_360_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_361: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_894_n_0,
      I1 => o_output_bita_OBUF_inst_i_895_n_0,
      O => o_output_bita_OBUF_inst_i_361_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_362: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_896_n_0,
      I1 => o_output_bita_OBUF_inst_i_897_n_0,
      O => o_output_bita_OBUF_inst_i_362_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_363: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_898_n_0,
      I1 => o_output_bita_OBUF_inst_i_899_n_0,
      O => o_output_bita_OBUF_inst_i_363_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_364: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_900_n_0,
      I1 => o_output_bita_OBUF_inst_i_901_n_0,
      O => o_output_bita_OBUF_inst_i_364_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_365: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_902_n_0,
      I1 => o_output_bita_OBUF_inst_i_903_n_0,
      O => o_output_bita_OBUF_inst_i_365_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_366: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_904_n_0,
      I1 => o_output_bita_OBUF_inst_i_905_n_0,
      O => o_output_bita_OBUF_inst_i_366_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_367: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_906_n_0,
      I1 => o_output_bita_OBUF_inst_i_907_n_0,
      O => o_output_bita_OBUF_inst_i_367_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_368: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_908_n_0,
      I1 => o_output_bita_OBUF_inst_i_909_n_0,
      O => o_output_bita_OBUF_inst_i_368_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_369: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_910_n_0,
      I1 => o_output_bita_OBUF_inst_i_911_n_0,
      O => o_output_bita_OBUF_inst_i_369_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_102_n_0,
      I1 => o_output_bita_OBUF_inst_i_103_n_0,
      O => s_douta(20),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_370: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_912_n_0,
      I1 => o_output_bita_OBUF_inst_i_913_n_0,
      O => o_output_bita_OBUF_inst_i_370_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_371: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_914_n_0,
      I1 => o_output_bita_OBUF_inst_i_915_n_0,
      O => o_output_bita_OBUF_inst_i_371_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_372: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_916_n_0,
      I1 => o_output_bita_OBUF_inst_i_917_n_0,
      O => o_output_bita_OBUF_inst_i_372_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_373: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_918_n_0,
      I1 => o_output_bita_OBUF_inst_i_919_n_0,
      O => o_output_bita_OBUF_inst_i_373_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_374: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_920_n_0,
      I1 => o_output_bita_OBUF_inst_i_921_n_0,
      O => o_output_bita_OBUF_inst_i_374_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_375: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_922_n_0,
      I1 => o_output_bita_OBUF_inst_i_923_n_0,
      O => o_output_bita_OBUF_inst_i_375_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_376: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_924_n_0,
      I1 => o_output_bita_OBUF_inst_i_925_n_0,
      O => o_output_bita_OBUF_inst_i_376_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_377: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_926_n_0,
      I1 => o_output_bita_OBUF_inst_i_927_n_0,
      O => o_output_bita_OBUF_inst_i_377_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_378: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_928_n_0,
      I1 => o_output_bita_OBUF_inst_i_929_n_0,
      O => o_output_bita_OBUF_inst_i_378_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_379: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_930_n_0,
      I1 => o_output_bita_OBUF_inst_i_931_n_0,
      O => o_output_bita_OBUF_inst_i_379_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_104_n_0,
      I1 => o_output_bita_OBUF_inst_i_105_n_0,
      O => s_douta(11),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_380: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_932_n_0,
      I1 => o_output_bita_OBUF_inst_i_933_n_0,
      O => o_output_bita_OBUF_inst_i_380_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_381: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_934_n_0,
      I1 => o_output_bita_OBUF_inst_i_935_n_0,
      O => o_output_bita_OBUF_inst_i_381_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_382: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_936_n_0,
      I1 => o_output_bita_OBUF_inst_i_937_n_0,
      O => o_output_bita_OBUF_inst_i_382_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_383: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_938_n_0,
      I1 => o_output_bita_OBUF_inst_i_939_n_0,
      O => o_output_bita_OBUF_inst_i_383_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_384: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_940_n_0,
      I1 => o_output_bita_OBUF_inst_i_941_n_0,
      O => o_output_bita_OBUF_inst_i_384_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_385: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_942_n_0,
      I1 => o_output_bita_OBUF_inst_i_943_n_0,
      O => o_output_bita_OBUF_inst_i_385_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_386: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_944_n_0,
      I1 => o_output_bita_OBUF_inst_i_945_n_0,
      O => o_output_bita_OBUF_inst_i_386_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_387: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_946_n_0,
      I1 => o_output_bita_OBUF_inst_i_947_n_0,
      O => o_output_bita_OBUF_inst_i_387_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_388: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_948_n_0,
      I1 => o_output_bita_OBUF_inst_i_949_n_0,
      O => o_output_bita_OBUF_inst_i_388_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_389: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_950_n_0,
      I1 => o_output_bita_OBUF_inst_i_951_n_0,
      O => o_output_bita_OBUF_inst_i_389_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_106_n_0,
      I1 => o_output_bita_OBUF_inst_i_107_n_0,
      O => s_douta(12),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_390: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_952_n_0,
      I1 => o_output_bita_OBUF_inst_i_953_n_0,
      O => o_output_bita_OBUF_inst_i_390_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_391: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_954_n_0,
      I1 => o_output_bita_OBUF_inst_i_955_n_0,
      O => o_output_bita_OBUF_inst_i_391_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_392: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_956_n_0,
      I1 => o_output_bita_OBUF_inst_i_957_n_0,
      O => o_output_bita_OBUF_inst_i_392_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_393: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_958_n_0,
      I1 => o_output_bita_OBUF_inst_i_959_n_0,
      O => o_output_bita_OBUF_inst_i_393_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_394: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_960_n_0,
      I1 => o_output_bita_OBUF_inst_i_961_n_0,
      O => o_output_bita_OBUF_inst_i_394_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_395: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_962_n_0,
      I1 => o_output_bita_OBUF_inst_i_963_n_0,
      O => o_output_bita_OBUF_inst_i_395_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_396: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_964_n_0,
      I1 => o_output_bita_OBUF_inst_i_965_n_0,
      O => o_output_bita_OBUF_inst_i_396_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_397: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_966_n_0,
      I1 => o_output_bita_OBUF_inst_i_967_n_0,
      O => o_output_bita_OBUF_inst_i_397_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_398: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_968_n_0,
      I1 => o_output_bita_OBUF_inst_i_969_n_0,
      O => o_output_bita_OBUF_inst_i_398_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_399: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bita_OBUF_inst_i_970_n_0,
      I1 => o_output_bita_OBUF_inst_i_971_n_0,
      O => o_output_bita_OBUF_inst_i_399_n_0,
      S => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_108_n_0,
      I1 => o_output_bita_OBUF_inst_i_109_n_0,
      O => s_douta(16),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_400: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_972_n_0,
      I1 => o_output_bita_OBUF_inst_i_973_n_0,
      O => o_output_bita_OBUF_inst_i_400_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_401: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_974_n_0,
      I1 => o_output_bita_OBUF_inst_i_975_n_0,
      O => o_output_bita_OBUF_inst_i_401_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_402: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_976_n_0,
      I1 => o_output_bita_OBUF_inst_i_977_n_0,
      O => o_output_bita_OBUF_inst_i_402_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_403: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_978_n_0,
      I1 => o_output_bita_OBUF_inst_i_979_n_0,
      O => o_output_bita_OBUF_inst_i_403_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_404: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_980_n_0,
      I1 => o_output_bita_OBUF_inst_i_981_n_0,
      O => o_output_bita_OBUF_inst_i_404_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_405: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_982_n_0,
      I1 => o_output_bita_OBUF_inst_i_983_n_0,
      O => o_output_bita_OBUF_inst_i_405_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_406: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_984_n_0,
      I1 => o_output_bita_OBUF_inst_i_985_n_0,
      O => o_output_bita_OBUF_inst_i_406_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_407: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_986_n_0,
      I1 => o_output_bita_OBUF_inst_i_987_n_0,
      O => o_output_bita_OBUF_inst_i_407_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_408: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_988_n_0,
      I1 => o_output_bita_OBUF_inst_i_989_n_0,
      O => o_output_bita_OBUF_inst_i_408_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_409: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_990_n_0,
      I1 => o_output_bita_OBUF_inst_i_991_n_0,
      O => o_output_bita_OBUF_inst_i_409_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_110_n_0,
      I1 => o_output_bita_OBUF_inst_i_111_n_0,
      O => s_douta(15),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_410: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_992_n_0,
      I1 => o_output_bita_OBUF_inst_i_993_n_0,
      O => o_output_bita_OBUF_inst_i_410_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_411: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_994_n_0,
      I1 => o_output_bita_OBUF_inst_i_995_n_0,
      O => o_output_bita_OBUF_inst_i_411_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(24),
      I1 => \s_doutas[0,90]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(24),
      O => o_output_bita_OBUF_inst_i_412_n_0
    );
o_output_bita_OBUF_inst_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(24),
      I1 => \s_doutas[0,94]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(24),
      O => o_output_bita_OBUF_inst_i_413_n_0
    );
o_output_bita_OBUF_inst_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(24),
      I1 => \s_doutas[0,82]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(24),
      O => o_output_bita_OBUF_inst_i_414_n_0
    );
o_output_bita_OBUF_inst_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(24),
      I1 => \s_doutas[0,86]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(24),
      O => o_output_bita_OBUF_inst_i_415_n_0
    );
o_output_bita_OBUF_inst_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(24),
      I1 => \s_doutas[0,74]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(24),
      O => o_output_bita_OBUF_inst_i_416_n_0
    );
o_output_bita_OBUF_inst_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(24),
      I1 => \s_doutas[0,78]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(24),
      O => o_output_bita_OBUF_inst_i_417_n_0
    );
o_output_bita_OBUF_inst_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(24),
      I1 => \s_doutas[0,66]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(24),
      O => o_output_bita_OBUF_inst_i_418_n_0
    );
o_output_bita_OBUF_inst_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(24),
      I1 => \s_doutas[0,70]\(24),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(24),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(24),
      O => o_output_bita_OBUF_inst_i_419_n_0
    );
o_output_bita_OBUF_inst_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_112_n_0,
      I1 => o_output_bita_OBUF_inst_i_113_n_0,
      O => s_douta(14),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_420: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_996_n_0,
      I1 => o_output_bita_OBUF_inst_i_997_n_0,
      O => o_output_bita_OBUF_inst_i_420_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_421: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_998_n_0,
      I1 => o_output_bita_OBUF_inst_i_999_n_0,
      O => o_output_bita_OBUF_inst_i_421_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_422: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1000_n_0,
      I1 => o_output_bita_OBUF_inst_i_1001_n_0,
      O => o_output_bita_OBUF_inst_i_422_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_423: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1002_n_0,
      I1 => o_output_bita_OBUF_inst_i_1003_n_0,
      O => o_output_bita_OBUF_inst_i_423_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_424: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1004_n_0,
      I1 => o_output_bita_OBUF_inst_i_1005_n_0,
      O => o_output_bita_OBUF_inst_i_424_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_425: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1006_n_0,
      I1 => o_output_bita_OBUF_inst_i_1007_n_0,
      O => o_output_bita_OBUF_inst_i_425_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_426: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1008_n_0,
      I1 => o_output_bita_OBUF_inst_i_1009_n_0,
      O => o_output_bita_OBUF_inst_i_426_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_427: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1010_n_0,
      I1 => o_output_bita_OBUF_inst_i_1011_n_0,
      O => o_output_bita_OBUF_inst_i_427_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(23),
      I1 => \s_doutas[0,90]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(23),
      O => o_output_bita_OBUF_inst_i_428_n_0
    );
o_output_bita_OBUF_inst_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(23),
      I1 => \s_doutas[0,94]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(23),
      O => o_output_bita_OBUF_inst_i_429_n_0
    );
o_output_bita_OBUF_inst_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_114_n_0,
      I1 => o_output_bita_OBUF_inst_i_115_n_0,
      O => s_douta(13),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(23),
      I1 => \s_doutas[0,82]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(23),
      O => o_output_bita_OBUF_inst_i_430_n_0
    );
o_output_bita_OBUF_inst_i_431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(23),
      I1 => \s_doutas[0,86]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(23),
      O => o_output_bita_OBUF_inst_i_431_n_0
    );
o_output_bita_OBUF_inst_i_432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(23),
      I1 => \s_doutas[0,74]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(23),
      O => o_output_bita_OBUF_inst_i_432_n_0
    );
o_output_bita_OBUF_inst_i_433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(23),
      I1 => \s_doutas[0,78]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(23),
      O => o_output_bita_OBUF_inst_i_433_n_0
    );
o_output_bita_OBUF_inst_i_434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(23),
      I1 => \s_doutas[0,66]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(23),
      O => o_output_bita_OBUF_inst_i_434_n_0
    );
o_output_bita_OBUF_inst_i_435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(23),
      I1 => \s_doutas[0,70]\(23),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(23),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(23),
      O => o_output_bita_OBUF_inst_i_435_n_0
    );
o_output_bita_OBUF_inst_i_436: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1012_n_0,
      I1 => o_output_bita_OBUF_inst_i_1013_n_0,
      O => o_output_bita_OBUF_inst_i_436_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_437: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1014_n_0,
      I1 => o_output_bita_OBUF_inst_i_1015_n_0,
      O => o_output_bita_OBUF_inst_i_437_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_438: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1016_n_0,
      I1 => o_output_bita_OBUF_inst_i_1017_n_0,
      O => o_output_bita_OBUF_inst_i_438_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_439: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1018_n_0,
      I1 => o_output_bita_OBUF_inst_i_1019_n_0,
      O => o_output_bita_OBUF_inst_i_439_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_116_n_0,
      I1 => o_output_bita_OBUF_inst_i_117_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_118_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_119_n_0,
      O => o_output_bita_OBUF_inst_i_44_n_0
    );
o_output_bita_OBUF_inst_i_440: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1020_n_0,
      I1 => o_output_bita_OBUF_inst_i_1021_n_0,
      O => o_output_bita_OBUF_inst_i_440_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_441: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1022_n_0,
      I1 => o_output_bita_OBUF_inst_i_1023_n_0,
      O => o_output_bita_OBUF_inst_i_441_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_442: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1024_n_0,
      I1 => o_output_bita_OBUF_inst_i_1025_n_0,
      O => o_output_bita_OBUF_inst_i_442_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_443: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1026_n_0,
      I1 => o_output_bita_OBUF_inst_i_1027_n_0,
      O => o_output_bita_OBUF_inst_i_443_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(27),
      I1 => \s_doutas[0,90]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(27),
      O => o_output_bita_OBUF_inst_i_444_n_0
    );
o_output_bita_OBUF_inst_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(27),
      I1 => \s_doutas[0,94]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(27),
      O => o_output_bita_OBUF_inst_i_445_n_0
    );
o_output_bita_OBUF_inst_i_446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(27),
      I1 => \s_doutas[0,82]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(27),
      O => o_output_bita_OBUF_inst_i_446_n_0
    );
o_output_bita_OBUF_inst_i_447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(27),
      I1 => \s_doutas[0,86]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(27),
      O => o_output_bita_OBUF_inst_i_447_n_0
    );
o_output_bita_OBUF_inst_i_448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(27),
      I1 => \s_doutas[0,74]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(27),
      O => o_output_bita_OBUF_inst_i_448_n_0
    );
o_output_bita_OBUF_inst_i_449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(27),
      I1 => \s_doutas[0,78]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(27),
      O => o_output_bita_OBUF_inst_i_449_n_0
    );
o_output_bita_OBUF_inst_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_120_n_0,
      I1 => o_output_bita_OBUF_inst_i_121_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_122_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_123_n_0,
      O => o_output_bita_OBUF_inst_i_45_n_0
    );
o_output_bita_OBUF_inst_i_450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(27),
      I1 => \s_doutas[0,66]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(27),
      O => o_output_bita_OBUF_inst_i_450_n_0
    );
o_output_bita_OBUF_inst_i_451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(27),
      I1 => \s_doutas[0,70]\(27),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(27),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(27),
      O => o_output_bita_OBUF_inst_i_451_n_0
    );
o_output_bita_OBUF_inst_i_452: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1028_n_0,
      I1 => o_output_bita_OBUF_inst_i_1029_n_0,
      O => o_output_bita_OBUF_inst_i_452_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_453: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1030_n_0,
      I1 => o_output_bita_OBUF_inst_i_1031_n_0,
      O => o_output_bita_OBUF_inst_i_453_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_454: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1032_n_0,
      I1 => o_output_bita_OBUF_inst_i_1033_n_0,
      O => o_output_bita_OBUF_inst_i_454_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_455: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1034_n_0,
      I1 => o_output_bita_OBUF_inst_i_1035_n_0,
      O => o_output_bita_OBUF_inst_i_455_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_456: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1036_n_0,
      I1 => o_output_bita_OBUF_inst_i_1037_n_0,
      O => o_output_bita_OBUF_inst_i_456_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_457: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1038_n_0,
      I1 => o_output_bita_OBUF_inst_i_1039_n_0,
      O => o_output_bita_OBUF_inst_i_457_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_458: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1040_n_0,
      I1 => o_output_bita_OBUF_inst_i_1041_n_0,
      O => o_output_bita_OBUF_inst_i_458_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_459: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1042_n_0,
      I1 => o_output_bita_OBUF_inst_i_1043_n_0,
      O => o_output_bita_OBUF_inst_i_459_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_124_n_0,
      I1 => o_output_bita_OBUF_inst_i_125_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_126_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_127_n_0,
      O => o_output_bita_OBUF_inst_i_46_n_0
    );
o_output_bita_OBUF_inst_i_460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(28),
      I1 => \s_doutas[0,90]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(28),
      O => o_output_bita_OBUF_inst_i_460_n_0
    );
o_output_bita_OBUF_inst_i_461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(28),
      I1 => \s_doutas[0,94]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(28),
      O => o_output_bita_OBUF_inst_i_461_n_0
    );
o_output_bita_OBUF_inst_i_462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(28),
      I1 => \s_doutas[0,82]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(28),
      O => o_output_bita_OBUF_inst_i_462_n_0
    );
o_output_bita_OBUF_inst_i_463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(28),
      I1 => \s_doutas[0,86]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(28),
      O => o_output_bita_OBUF_inst_i_463_n_0
    );
o_output_bita_OBUF_inst_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(28),
      I1 => \s_doutas[0,74]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(28),
      O => o_output_bita_OBUF_inst_i_464_n_0
    );
o_output_bita_OBUF_inst_i_465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(28),
      I1 => \s_doutas[0,78]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(28),
      O => o_output_bita_OBUF_inst_i_465_n_0
    );
o_output_bita_OBUF_inst_i_466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(28),
      I1 => \s_doutas[0,66]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(28),
      O => o_output_bita_OBUF_inst_i_466_n_0
    );
o_output_bita_OBUF_inst_i_467: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(28),
      I1 => \s_doutas[0,70]\(28),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(28),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(28),
      O => o_output_bita_OBUF_inst_i_467_n_0
    );
o_output_bita_OBUF_inst_i_468: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1044_n_0,
      I1 => o_output_bita_OBUF_inst_i_1045_n_0,
      O => o_output_bita_OBUF_inst_i_468_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_469: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1046_n_0,
      I1 => o_output_bita_OBUF_inst_i_1047_n_0,
      O => o_output_bita_OBUF_inst_i_469_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_128_n_0,
      I1 => o_output_bita_OBUF_inst_i_129_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_130_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_131_n_0,
      O => o_output_bita_OBUF_inst_i_47_n_0
    );
o_output_bita_OBUF_inst_i_470: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1048_n_0,
      I1 => o_output_bita_OBUF_inst_i_1049_n_0,
      O => o_output_bita_OBUF_inst_i_470_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_471: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1050_n_0,
      I1 => o_output_bita_OBUF_inst_i_1051_n_0,
      O => o_output_bita_OBUF_inst_i_471_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_472: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1052_n_0,
      I1 => o_output_bita_OBUF_inst_i_1053_n_0,
      O => o_output_bita_OBUF_inst_i_472_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_473: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1054_n_0,
      I1 => o_output_bita_OBUF_inst_i_1055_n_0,
      O => o_output_bita_OBUF_inst_i_473_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_474: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1056_n_0,
      I1 => o_output_bita_OBUF_inst_i_1057_n_0,
      O => o_output_bita_OBUF_inst_i_474_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_475: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1058_n_0,
      I1 => o_output_bita_OBUF_inst_i_1059_n_0,
      O => o_output_bita_OBUF_inst_i_475_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(25),
      I1 => \s_doutas[0,90]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(25),
      O => o_output_bita_OBUF_inst_i_476_n_0
    );
o_output_bita_OBUF_inst_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(25),
      I1 => \s_doutas[0,94]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(25),
      O => o_output_bita_OBUF_inst_i_477_n_0
    );
o_output_bita_OBUF_inst_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(25),
      I1 => \s_doutas[0,82]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(25),
      O => o_output_bita_OBUF_inst_i_478_n_0
    );
o_output_bita_OBUF_inst_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(25),
      I1 => \s_doutas[0,86]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(25),
      O => o_output_bita_OBUF_inst_i_479_n_0
    );
o_output_bita_OBUF_inst_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_132_n_0,
      I1 => o_output_bita_OBUF_inst_i_133_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_134_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_135_n_0,
      O => o_output_bita_OBUF_inst_i_48_n_0
    );
o_output_bita_OBUF_inst_i_480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(25),
      I1 => \s_doutas[0,74]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(25),
      O => o_output_bita_OBUF_inst_i_480_n_0
    );
o_output_bita_OBUF_inst_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(25),
      I1 => \s_doutas[0,78]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(25),
      O => o_output_bita_OBUF_inst_i_481_n_0
    );
o_output_bita_OBUF_inst_i_482: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(25),
      I1 => \s_doutas[0,66]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(25),
      O => o_output_bita_OBUF_inst_i_482_n_0
    );
o_output_bita_OBUF_inst_i_483: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(25),
      I1 => \s_doutas[0,70]\(25),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(25),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(25),
      O => o_output_bita_OBUF_inst_i_483_n_0
    );
o_output_bita_OBUF_inst_i_484: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1060_n_0,
      I1 => o_output_bita_OBUF_inst_i_1061_n_0,
      O => o_output_bita_OBUF_inst_i_484_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_485: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1062_n_0,
      I1 => o_output_bita_OBUF_inst_i_1063_n_0,
      O => o_output_bita_OBUF_inst_i_485_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_486: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1064_n_0,
      I1 => o_output_bita_OBUF_inst_i_1065_n_0,
      O => o_output_bita_OBUF_inst_i_486_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_487: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1066_n_0,
      I1 => o_output_bita_OBUF_inst_i_1067_n_0,
      O => o_output_bita_OBUF_inst_i_487_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_488: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1068_n_0,
      I1 => o_output_bita_OBUF_inst_i_1069_n_0,
      O => o_output_bita_OBUF_inst_i_488_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_489: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1070_n_0,
      I1 => o_output_bita_OBUF_inst_i_1071_n_0,
      O => o_output_bita_OBUF_inst_i_489_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_136_n_0,
      I1 => o_output_bita_OBUF_inst_i_137_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_138_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_139_n_0,
      O => o_output_bita_OBUF_inst_i_49_n_0
    );
o_output_bita_OBUF_inst_i_490: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1072_n_0,
      I1 => o_output_bita_OBUF_inst_i_1073_n_0,
      O => o_output_bita_OBUF_inst_i_490_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_491: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1074_n_0,
      I1 => o_output_bita_OBUF_inst_i_1075_n_0,
      O => o_output_bita_OBUF_inst_i_491_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_492: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(26),
      I1 => \s_doutas[0,90]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(26),
      O => o_output_bita_OBUF_inst_i_492_n_0
    );
o_output_bita_OBUF_inst_i_493: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(26),
      I1 => \s_doutas[0,94]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(26),
      O => o_output_bita_OBUF_inst_i_493_n_0
    );
o_output_bita_OBUF_inst_i_494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(26),
      I1 => \s_doutas[0,82]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(26),
      O => o_output_bita_OBUF_inst_i_494_n_0
    );
o_output_bita_OBUF_inst_i_495: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(26),
      I1 => \s_doutas[0,86]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(26),
      O => o_output_bita_OBUF_inst_i_495_n_0
    );
o_output_bita_OBUF_inst_i_496: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(26),
      I1 => \s_doutas[0,74]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(26),
      O => o_output_bita_OBUF_inst_i_496_n_0
    );
o_output_bita_OBUF_inst_i_497: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(26),
      I1 => \s_doutas[0,78]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(26),
      O => o_output_bita_OBUF_inst_i_497_n_0
    );
o_output_bita_OBUF_inst_i_498: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(26),
      I1 => \s_doutas[0,66]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(26),
      O => o_output_bita_OBUF_inst_i_498_n_0
    );
o_output_bita_OBUF_inst_i_499: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(26),
      I1 => \s_doutas[0,70]\(26),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(26),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(26),
      O => o_output_bita_OBUF_inst_i_499_n_0
    );
o_output_bita_OBUF_inst_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_140_n_0,
      I1 => o_output_bita_OBUF_inst_i_141_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_142_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_143_n_0,
      O => o_output_bita_OBUF_inst_i_50_n_0
    );
o_output_bita_OBUF_inst_i_500: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1076_n_0,
      I1 => o_output_bita_OBUF_inst_i_1077_n_0,
      O => o_output_bita_OBUF_inst_i_500_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_501: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1078_n_0,
      I1 => o_output_bita_OBUF_inst_i_1079_n_0,
      O => o_output_bita_OBUF_inst_i_501_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_502: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1080_n_0,
      I1 => o_output_bita_OBUF_inst_i_1081_n_0,
      O => o_output_bita_OBUF_inst_i_502_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_503: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1082_n_0,
      I1 => o_output_bita_OBUF_inst_i_1083_n_0,
      O => o_output_bita_OBUF_inst_i_503_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_504: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1084_n_0,
      I1 => o_output_bita_OBUF_inst_i_1085_n_0,
      O => o_output_bita_OBUF_inst_i_504_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_505: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1086_n_0,
      I1 => o_output_bita_OBUF_inst_i_1087_n_0,
      O => o_output_bita_OBUF_inst_i_505_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_506: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1088_n_0,
      I1 => o_output_bita_OBUF_inst_i_1089_n_0,
      O => o_output_bita_OBUF_inst_i_506_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_507: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1090_n_0,
      I1 => o_output_bita_OBUF_inst_i_1091_n_0,
      O => o_output_bita_OBUF_inst_i_507_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(30),
      I1 => \s_doutas[0,90]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(30),
      O => o_output_bita_OBUF_inst_i_508_n_0
    );
o_output_bita_OBUF_inst_i_509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(30),
      I1 => \s_doutas[0,94]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(30),
      O => o_output_bita_OBUF_inst_i_509_n_0
    );
o_output_bita_OBUF_inst_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_144_n_0,
      I1 => o_output_bita_OBUF_inst_i_145_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_146_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_147_n_0,
      O => o_output_bita_OBUF_inst_i_51_n_0
    );
o_output_bita_OBUF_inst_i_510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(30),
      I1 => \s_doutas[0,82]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(30),
      O => o_output_bita_OBUF_inst_i_510_n_0
    );
o_output_bita_OBUF_inst_i_511: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(30),
      I1 => \s_doutas[0,86]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(30),
      O => o_output_bita_OBUF_inst_i_511_n_0
    );
o_output_bita_OBUF_inst_i_512: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(30),
      I1 => \s_doutas[0,74]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(30),
      O => o_output_bita_OBUF_inst_i_512_n_0
    );
o_output_bita_OBUF_inst_i_513: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(30),
      I1 => \s_doutas[0,78]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(30),
      O => o_output_bita_OBUF_inst_i_513_n_0
    );
o_output_bita_OBUF_inst_i_514: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(30),
      I1 => \s_doutas[0,66]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(30),
      O => o_output_bita_OBUF_inst_i_514_n_0
    );
o_output_bita_OBUF_inst_i_515: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(30),
      I1 => \s_doutas[0,70]\(30),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(30),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(30),
      O => o_output_bita_OBUF_inst_i_515_n_0
    );
o_output_bita_OBUF_inst_i_516: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1092_n_0,
      I1 => o_output_bita_OBUF_inst_i_1093_n_0,
      O => o_output_bita_OBUF_inst_i_516_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_517: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1094_n_0,
      I1 => o_output_bita_OBUF_inst_i_1095_n_0,
      O => o_output_bita_OBUF_inst_i_517_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_518: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1096_n_0,
      I1 => o_output_bita_OBUF_inst_i_1097_n_0,
      O => o_output_bita_OBUF_inst_i_518_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_519: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1098_n_0,
      I1 => o_output_bita_OBUF_inst_i_1099_n_0,
      O => o_output_bita_OBUF_inst_i_519_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_148_n_0,
      I1 => o_output_bita_OBUF_inst_i_149_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_150_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_151_n_0,
      O => o_output_bita_OBUF_inst_i_52_n_0
    );
o_output_bita_OBUF_inst_i_520: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1100_n_0,
      I1 => o_output_bita_OBUF_inst_i_1101_n_0,
      O => o_output_bita_OBUF_inst_i_520_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_521: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1102_n_0,
      I1 => o_output_bita_OBUF_inst_i_1103_n_0,
      O => o_output_bita_OBUF_inst_i_521_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_522: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1104_n_0,
      I1 => o_output_bita_OBUF_inst_i_1105_n_0,
      O => o_output_bita_OBUF_inst_i_522_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_523: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1106_n_0,
      I1 => o_output_bita_OBUF_inst_i_1107_n_0,
      O => o_output_bita_OBUF_inst_i_523_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(29),
      I1 => \s_doutas[0,90]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(29),
      O => o_output_bita_OBUF_inst_i_524_n_0
    );
o_output_bita_OBUF_inst_i_525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(29),
      I1 => \s_doutas[0,94]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(29),
      O => o_output_bita_OBUF_inst_i_525_n_0
    );
o_output_bita_OBUF_inst_i_526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(29),
      I1 => \s_doutas[0,82]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(29),
      O => o_output_bita_OBUF_inst_i_526_n_0
    );
o_output_bita_OBUF_inst_i_527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(29),
      I1 => \s_doutas[0,86]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(29),
      O => o_output_bita_OBUF_inst_i_527_n_0
    );
o_output_bita_OBUF_inst_i_528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(29),
      I1 => \s_doutas[0,74]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(29),
      O => o_output_bita_OBUF_inst_i_528_n_0
    );
o_output_bita_OBUF_inst_i_529: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(29),
      I1 => \s_doutas[0,78]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(29),
      O => o_output_bita_OBUF_inst_i_529_n_0
    );
o_output_bita_OBUF_inst_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_152_n_0,
      I1 => o_output_bita_OBUF_inst_i_153_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_154_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_155_n_0,
      O => o_output_bita_OBUF_inst_i_53_n_0
    );
o_output_bita_OBUF_inst_i_530: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(29),
      I1 => \s_doutas[0,66]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(29),
      O => o_output_bita_OBUF_inst_i_530_n_0
    );
o_output_bita_OBUF_inst_i_531: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(29),
      I1 => \s_doutas[0,70]\(29),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(29),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(29),
      O => o_output_bita_OBUF_inst_i_531_n_0
    );
o_output_bita_OBUF_inst_i_532: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1108_n_0,
      I1 => o_output_bita_OBUF_inst_i_1109_n_0,
      O => o_output_bita_OBUF_inst_i_532_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_533: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1110_n_0,
      I1 => o_output_bita_OBUF_inst_i_1111_n_0,
      O => o_output_bita_OBUF_inst_i_533_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_534: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1112_n_0,
      I1 => o_output_bita_OBUF_inst_i_1113_n_0,
      O => o_output_bita_OBUF_inst_i_534_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_535: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1114_n_0,
      I1 => o_output_bita_OBUF_inst_i_1115_n_0,
      O => o_output_bita_OBUF_inst_i_535_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_536: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1116_n_0,
      I1 => o_output_bita_OBUF_inst_i_1117_n_0,
      O => o_output_bita_OBUF_inst_i_536_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_537: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1118_n_0,
      I1 => o_output_bita_OBUF_inst_i_1119_n_0,
      O => o_output_bita_OBUF_inst_i_537_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_538: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1120_n_0,
      I1 => o_output_bita_OBUF_inst_i_1121_n_0,
      O => o_output_bita_OBUF_inst_i_538_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_539: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1122_n_0,
      I1 => o_output_bita_OBUF_inst_i_1123_n_0,
      O => o_output_bita_OBUF_inst_i_539_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_156_n_0,
      I1 => o_output_bita_OBUF_inst_i_157_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_158_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_159_n_0,
      O => o_output_bita_OBUF_inst_i_54_n_0
    );
o_output_bita_OBUF_inst_i_540: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(34),
      I1 => \s_doutas[0,90]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(34),
      O => o_output_bita_OBUF_inst_i_540_n_0
    );
o_output_bita_OBUF_inst_i_541: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(34),
      I1 => \s_doutas[0,94]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(34),
      O => o_output_bita_OBUF_inst_i_541_n_0
    );
o_output_bita_OBUF_inst_i_542: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(34),
      I1 => \s_doutas[0,82]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(34),
      O => o_output_bita_OBUF_inst_i_542_n_0
    );
o_output_bita_OBUF_inst_i_543: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(34),
      I1 => \s_doutas[0,86]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(34),
      O => o_output_bita_OBUF_inst_i_543_n_0
    );
o_output_bita_OBUF_inst_i_544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(34),
      I1 => \s_doutas[0,74]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(34),
      O => o_output_bita_OBUF_inst_i_544_n_0
    );
o_output_bita_OBUF_inst_i_545: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(34),
      I1 => \s_doutas[0,78]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(34),
      O => o_output_bita_OBUF_inst_i_545_n_0
    );
o_output_bita_OBUF_inst_i_546: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(34),
      I1 => \s_doutas[0,66]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(34),
      O => o_output_bita_OBUF_inst_i_546_n_0
    );
o_output_bita_OBUF_inst_i_547: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(34),
      I1 => \s_doutas[0,70]\(34),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(34),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(34),
      O => o_output_bita_OBUF_inst_i_547_n_0
    );
o_output_bita_OBUF_inst_i_548: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1124_n_0,
      I1 => o_output_bita_OBUF_inst_i_1125_n_0,
      O => o_output_bita_OBUF_inst_i_548_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_549: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1126_n_0,
      I1 => o_output_bita_OBUF_inst_i_1127_n_0,
      O => o_output_bita_OBUF_inst_i_549_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_160_n_0,
      I1 => o_output_bita_OBUF_inst_i_161_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_162_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_163_n_0,
      O => o_output_bita_OBUF_inst_i_55_n_0
    );
o_output_bita_OBUF_inst_i_550: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1128_n_0,
      I1 => o_output_bita_OBUF_inst_i_1129_n_0,
      O => o_output_bita_OBUF_inst_i_550_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_551: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1130_n_0,
      I1 => o_output_bita_OBUF_inst_i_1131_n_0,
      O => o_output_bita_OBUF_inst_i_551_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_552: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1132_n_0,
      I1 => o_output_bita_OBUF_inst_i_1133_n_0,
      O => o_output_bita_OBUF_inst_i_552_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_553: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1134_n_0,
      I1 => o_output_bita_OBUF_inst_i_1135_n_0,
      O => o_output_bita_OBUF_inst_i_553_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_554: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1136_n_0,
      I1 => o_output_bita_OBUF_inst_i_1137_n_0,
      O => o_output_bita_OBUF_inst_i_554_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_555: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1138_n_0,
      I1 => o_output_bita_OBUF_inst_i_1139_n_0,
      O => o_output_bita_OBUF_inst_i_555_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_556: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(33),
      I1 => \s_doutas[0,90]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(33),
      O => o_output_bita_OBUF_inst_i_556_n_0
    );
o_output_bita_OBUF_inst_i_557: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(33),
      I1 => \s_doutas[0,94]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(33),
      O => o_output_bita_OBUF_inst_i_557_n_0
    );
o_output_bita_OBUF_inst_i_558: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(33),
      I1 => \s_doutas[0,82]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(33),
      O => o_output_bita_OBUF_inst_i_558_n_0
    );
o_output_bita_OBUF_inst_i_559: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(33),
      I1 => \s_doutas[0,86]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(33),
      O => o_output_bita_OBUF_inst_i_559_n_0
    );
o_output_bita_OBUF_inst_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_164_n_0,
      I1 => o_output_bita_OBUF_inst_i_165_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_166_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_167_n_0,
      O => o_output_bita_OBUF_inst_i_56_n_0
    );
o_output_bita_OBUF_inst_i_560: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(33),
      I1 => \s_doutas[0,74]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(33),
      O => o_output_bita_OBUF_inst_i_560_n_0
    );
o_output_bita_OBUF_inst_i_561: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(33),
      I1 => \s_doutas[0,78]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(33),
      O => o_output_bita_OBUF_inst_i_561_n_0
    );
o_output_bita_OBUF_inst_i_562: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(33),
      I1 => \s_doutas[0,66]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(33),
      O => o_output_bita_OBUF_inst_i_562_n_0
    );
o_output_bita_OBUF_inst_i_563: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(33),
      I1 => \s_doutas[0,70]\(33),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(33),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(33),
      O => o_output_bita_OBUF_inst_i_563_n_0
    );
o_output_bita_OBUF_inst_i_564: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1140_n_0,
      I1 => o_output_bita_OBUF_inst_i_1141_n_0,
      O => o_output_bita_OBUF_inst_i_564_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_565: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1142_n_0,
      I1 => o_output_bita_OBUF_inst_i_1143_n_0,
      O => o_output_bita_OBUF_inst_i_565_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_566: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1144_n_0,
      I1 => o_output_bita_OBUF_inst_i_1145_n_0,
      O => o_output_bita_OBUF_inst_i_566_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_567: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1146_n_0,
      I1 => o_output_bita_OBUF_inst_i_1147_n_0,
      O => o_output_bita_OBUF_inst_i_567_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_568: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1148_n_0,
      I1 => o_output_bita_OBUF_inst_i_1149_n_0,
      O => o_output_bita_OBUF_inst_i_568_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_569: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1150_n_0,
      I1 => o_output_bita_OBUF_inst_i_1151_n_0,
      O => o_output_bita_OBUF_inst_i_569_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_168_n_0,
      I1 => o_output_bita_OBUF_inst_i_169_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_170_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_171_n_0,
      O => o_output_bita_OBUF_inst_i_57_n_0
    );
o_output_bita_OBUF_inst_i_570: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1152_n_0,
      I1 => o_output_bita_OBUF_inst_i_1153_n_0,
      O => o_output_bita_OBUF_inst_i_570_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_571: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1154_n_0,
      I1 => o_output_bita_OBUF_inst_i_1155_n_0,
      O => o_output_bita_OBUF_inst_i_571_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_572: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(31),
      I1 => \s_doutas[0,90]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(31),
      O => o_output_bita_OBUF_inst_i_572_n_0
    );
o_output_bita_OBUF_inst_i_573: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(31),
      I1 => \s_doutas[0,94]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(31),
      O => o_output_bita_OBUF_inst_i_573_n_0
    );
o_output_bita_OBUF_inst_i_574: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(31),
      I1 => \s_doutas[0,82]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,81]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,80]\(31),
      O => o_output_bita_OBUF_inst_i_574_n_0
    );
o_output_bita_OBUF_inst_i_575: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(31),
      I1 => \s_doutas[0,86]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,85]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,84]\(31),
      O => o_output_bita_OBUF_inst_i_575_n_0
    );
o_output_bita_OBUF_inst_i_576: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(31),
      I1 => \s_doutas[0,74]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,73]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,72]\(31),
      O => o_output_bita_OBUF_inst_i_576_n_0
    );
o_output_bita_OBUF_inst_i_577: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(31),
      I1 => \s_doutas[0,78]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,77]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,76]\(31),
      O => o_output_bita_OBUF_inst_i_577_n_0
    );
o_output_bita_OBUF_inst_i_578: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(31),
      I1 => \s_doutas[0,66]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(31),
      O => o_output_bita_OBUF_inst_i_578_n_0
    );
o_output_bita_OBUF_inst_i_579: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(31),
      I1 => \s_doutas[0,70]\(31),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(31),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(31),
      O => o_output_bita_OBUF_inst_i_579_n_0
    );
o_output_bita_OBUF_inst_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_172_n_0,
      I1 => o_output_bita_OBUF_inst_i_173_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_174_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_175_n_0,
      O => o_output_bita_OBUF_inst_i_58_n_0
    );
o_output_bita_OBUF_inst_i_580: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1156_n_0,
      I1 => o_output_bita_OBUF_inst_i_1157_n_0,
      O => o_output_bita_OBUF_inst_i_580_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_581: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1158_n_0,
      I1 => o_output_bita_OBUF_inst_i_1159_n_0,
      O => o_output_bita_OBUF_inst_i_581_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_582: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1160_n_0,
      I1 => o_output_bita_OBUF_inst_i_1161_n_0,
      O => o_output_bita_OBUF_inst_i_582_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_583: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1162_n_0,
      I1 => o_output_bita_OBUF_inst_i_1163_n_0,
      O => o_output_bita_OBUF_inst_i_583_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_584: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1164_n_0,
      I1 => o_output_bita_OBUF_inst_i_1165_n_0,
      O => o_output_bita_OBUF_inst_i_584_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_585: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1166_n_0,
      I1 => o_output_bita_OBUF_inst_i_1167_n_0,
      O => o_output_bita_OBUF_inst_i_585_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_586: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1168_n_0,
      I1 => o_output_bita_OBUF_inst_i_1169_n_0,
      O => o_output_bita_OBUF_inst_i_586_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_587: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1170_n_0,
      I1 => o_output_bita_OBUF_inst_i_1171_n_0,
      O => o_output_bita_OBUF_inst_i_587_n_0,
      S => \s_brama_sel_pline_reg[3]_3\(2)
    );
o_output_bita_OBUF_inst_i_588: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(32),
      I1 => \s_doutas[0,90]\(32),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,89]\(32),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,88]\(32),
      O => o_output_bita_OBUF_inst_i_588_n_0
    );
o_output_bita_OBUF_inst_i_589: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(32),
      I1 => \s_doutas[0,94]\(32),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,93]\(32),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,92]\(32),
      O => o_output_bita_OBUF_inst_i_589_n_0
    );
o_output_bita_OBUF_inst_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_176_n_0,
      I1 => o_output_bita_OBUF_inst_i_177_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_178_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_179_n_0,
      O => o_output_bita_OBUF_inst_i_59_n_0
    );
o_output_bita_OBUF_inst_i_590: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(32),
      I1 => \s_doutas[0,82]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(32),
      O => o_output_bita_OBUF_inst_i_590_n_0
    );
o_output_bita_OBUF_inst_i_591: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(32),
      I1 => \s_doutas[0,86]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(32),
      O => o_output_bita_OBUF_inst_i_591_n_0
    );
o_output_bita_OBUF_inst_i_592: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(32),
      I1 => \s_doutas[0,74]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(32),
      O => o_output_bita_OBUF_inst_i_592_n_0
    );
o_output_bita_OBUF_inst_i_593: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(32),
      I1 => \s_doutas[0,78]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(32),
      O => o_output_bita_OBUF_inst_i_593_n_0
    );
o_output_bita_OBUF_inst_i_594: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(32),
      I1 => \s_doutas[0,66]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(32),
      O => o_output_bita_OBUF_inst_i_594_n_0
    );
o_output_bita_OBUF_inst_i_595: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(32),
      I1 => \s_doutas[0,70]\(32),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(32),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(32),
      O => o_output_bita_OBUF_inst_i_595_n_0
    );
o_output_bita_OBUF_inst_i_596: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1172_n_0,
      I1 => o_output_bita_OBUF_inst_i_1173_n_0,
      O => o_output_bita_OBUF_inst_i_596_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_597: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1174_n_0,
      I1 => o_output_bita_OBUF_inst_i_1175_n_0,
      O => o_output_bita_OBUF_inst_i_597_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_598: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1176_n_0,
      I1 => o_output_bita_OBUF_inst_i_1177_n_0,
      O => o_output_bita_OBUF_inst_i_598_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_599: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1178_n_0,
      I1 => o_output_bita_OBUF_inst_i_1179_n_0,
      O => o_output_bita_OBUF_inst_i_599_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_180_n_0,
      I1 => o_output_bita_OBUF_inst_i_181_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_182_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_183_n_0,
      O => o_output_bita_OBUF_inst_i_60_n_0
    );
o_output_bita_OBUF_inst_i_600: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1180_n_0,
      I1 => o_output_bita_OBUF_inst_i_1181_n_0,
      O => o_output_bita_OBUF_inst_i_600_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_601: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1182_n_0,
      I1 => o_output_bita_OBUF_inst_i_1183_n_0,
      O => o_output_bita_OBUF_inst_i_601_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_602: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1184_n_0,
      I1 => o_output_bita_OBUF_inst_i_1185_n_0,
      O => o_output_bita_OBUF_inst_i_602_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_603: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1186_n_0,
      I1 => o_output_bita_OBUF_inst_i_1187_n_0,
      O => o_output_bita_OBUF_inst_i_603_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_604: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(5),
      I1 => \s_doutas[0,90]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(5),
      O => o_output_bita_OBUF_inst_i_604_n_0
    );
o_output_bita_OBUF_inst_i_605: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(5),
      I1 => \s_doutas[0,94]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(5),
      O => o_output_bita_OBUF_inst_i_605_n_0
    );
o_output_bita_OBUF_inst_i_606: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(5),
      I1 => \s_doutas[0,82]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(5),
      O => o_output_bita_OBUF_inst_i_606_n_0
    );
o_output_bita_OBUF_inst_i_607: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(5),
      I1 => \s_doutas[0,86]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(5),
      O => o_output_bita_OBUF_inst_i_607_n_0
    );
o_output_bita_OBUF_inst_i_608: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(5),
      I1 => \s_doutas[0,74]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(5),
      O => o_output_bita_OBUF_inst_i_608_n_0
    );
o_output_bita_OBUF_inst_i_609: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(5),
      I1 => \s_doutas[0,78]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(5),
      O => o_output_bita_OBUF_inst_i_609_n_0
    );
o_output_bita_OBUF_inst_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_184_n_0,
      I1 => o_output_bita_OBUF_inst_i_185_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_186_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_187_n_0,
      O => o_output_bita_OBUF_inst_i_61_n_0
    );
o_output_bita_OBUF_inst_i_610: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(5),
      I1 => \s_doutas[0,66]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(5),
      O => o_output_bita_OBUF_inst_i_610_n_0
    );
o_output_bita_OBUF_inst_i_611: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(5),
      I1 => \s_doutas[0,70]\(5),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(5),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(5),
      O => o_output_bita_OBUF_inst_i_611_n_0
    );
o_output_bita_OBUF_inst_i_612: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1188_n_0,
      I1 => o_output_bita_OBUF_inst_i_1189_n_0,
      O => o_output_bita_OBUF_inst_i_612_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_613: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1190_n_0,
      I1 => o_output_bita_OBUF_inst_i_1191_n_0,
      O => o_output_bita_OBUF_inst_i_613_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_614: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1192_n_0,
      I1 => o_output_bita_OBUF_inst_i_1193_n_0,
      O => o_output_bita_OBUF_inst_i_614_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_615: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1194_n_0,
      I1 => o_output_bita_OBUF_inst_i_1195_n_0,
      O => o_output_bita_OBUF_inst_i_615_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_616: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1196_n_0,
      I1 => o_output_bita_OBUF_inst_i_1197_n_0,
      O => o_output_bita_OBUF_inst_i_616_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_617: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1198_n_0,
      I1 => o_output_bita_OBUF_inst_i_1199_n_0,
      O => o_output_bita_OBUF_inst_i_617_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_618: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1200_n_0,
      I1 => o_output_bita_OBUF_inst_i_1201_n_0,
      O => o_output_bita_OBUF_inst_i_618_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_619: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1202_n_0,
      I1 => o_output_bita_OBUF_inst_i_1203_n_0,
      O => o_output_bita_OBUF_inst_i_619_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_188_n_0,
      I1 => o_output_bita_OBUF_inst_i_189_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_190_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_191_n_0,
      O => o_output_bita_OBUF_inst_i_62_n_0
    );
o_output_bita_OBUF_inst_i_620: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(6),
      I1 => \s_doutas[0,90]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(6),
      O => o_output_bita_OBUF_inst_i_620_n_0
    );
o_output_bita_OBUF_inst_i_621: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(6),
      I1 => \s_doutas[0,94]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(6),
      O => o_output_bita_OBUF_inst_i_621_n_0
    );
o_output_bita_OBUF_inst_i_622: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(6),
      I1 => \s_doutas[0,82]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(6),
      O => o_output_bita_OBUF_inst_i_622_n_0
    );
o_output_bita_OBUF_inst_i_623: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(6),
      I1 => \s_doutas[0,86]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(6),
      O => o_output_bita_OBUF_inst_i_623_n_0
    );
o_output_bita_OBUF_inst_i_624: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(6),
      I1 => \s_doutas[0,74]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(6),
      O => o_output_bita_OBUF_inst_i_624_n_0
    );
o_output_bita_OBUF_inst_i_625: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(6),
      I1 => \s_doutas[0,78]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(6),
      O => o_output_bita_OBUF_inst_i_625_n_0
    );
o_output_bita_OBUF_inst_i_626: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(6),
      I1 => \s_doutas[0,66]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(6),
      O => o_output_bita_OBUF_inst_i_626_n_0
    );
o_output_bita_OBUF_inst_i_627: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(6),
      I1 => \s_doutas[0,70]\(6),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(6),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(6),
      O => o_output_bita_OBUF_inst_i_627_n_0
    );
o_output_bita_OBUF_inst_i_628: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1204_n_0,
      I1 => o_output_bita_OBUF_inst_i_1205_n_0,
      O => o_output_bita_OBUF_inst_i_628_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_629: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1206_n_0,
      I1 => o_output_bita_OBUF_inst_i_1207_n_0,
      O => o_output_bita_OBUF_inst_i_629_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_192_n_0,
      I1 => o_output_bita_OBUF_inst_i_193_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_194_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_195_n_0,
      O => o_output_bita_OBUF_inst_i_63_n_0
    );
o_output_bita_OBUF_inst_i_630: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1208_n_0,
      I1 => o_output_bita_OBUF_inst_i_1209_n_0,
      O => o_output_bita_OBUF_inst_i_630_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_631: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1210_n_0,
      I1 => o_output_bita_OBUF_inst_i_1211_n_0,
      O => o_output_bita_OBUF_inst_i_631_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_632: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1212_n_0,
      I1 => o_output_bita_OBUF_inst_i_1213_n_0,
      O => o_output_bita_OBUF_inst_i_632_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_633: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1214_n_0,
      I1 => o_output_bita_OBUF_inst_i_1215_n_0,
      O => o_output_bita_OBUF_inst_i_633_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_634: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1216_n_0,
      I1 => o_output_bita_OBUF_inst_i_1217_n_0,
      O => o_output_bita_OBUF_inst_i_634_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_635: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1218_n_0,
      I1 => o_output_bita_OBUF_inst_i_1219_n_0,
      O => o_output_bita_OBUF_inst_i_635_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_636: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(10),
      I1 => \s_doutas[0,90]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(10),
      O => o_output_bita_OBUF_inst_i_636_n_0
    );
o_output_bita_OBUF_inst_i_637: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(10),
      I1 => \s_doutas[0,94]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(10),
      O => o_output_bita_OBUF_inst_i_637_n_0
    );
o_output_bita_OBUF_inst_i_638: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(10),
      I1 => \s_doutas[0,82]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(10),
      O => o_output_bita_OBUF_inst_i_638_n_0
    );
o_output_bita_OBUF_inst_i_639: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(10),
      I1 => \s_doutas[0,86]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(10),
      O => o_output_bita_OBUF_inst_i_639_n_0
    );
o_output_bita_OBUF_inst_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_196_n_0,
      I1 => o_output_bita_OBUF_inst_i_197_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_198_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_199_n_0,
      O => o_output_bita_OBUF_inst_i_64_n_0
    );
o_output_bita_OBUF_inst_i_640: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(10),
      I1 => \s_doutas[0,74]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(10),
      O => o_output_bita_OBUF_inst_i_640_n_0
    );
o_output_bita_OBUF_inst_i_641: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(10),
      I1 => \s_doutas[0,78]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(10),
      O => o_output_bita_OBUF_inst_i_641_n_0
    );
o_output_bita_OBUF_inst_i_642: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(10),
      I1 => \s_doutas[0,66]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(10),
      O => o_output_bita_OBUF_inst_i_642_n_0
    );
o_output_bita_OBUF_inst_i_643: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(10),
      I1 => \s_doutas[0,70]\(10),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(10),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(10),
      O => o_output_bita_OBUF_inst_i_643_n_0
    );
o_output_bita_OBUF_inst_i_644: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1220_n_0,
      I1 => o_output_bita_OBUF_inst_i_1221_n_0,
      O => o_output_bita_OBUF_inst_i_644_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_645: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1222_n_0,
      I1 => o_output_bita_OBUF_inst_i_1223_n_0,
      O => o_output_bita_OBUF_inst_i_645_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_646: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1224_n_0,
      I1 => o_output_bita_OBUF_inst_i_1225_n_0,
      O => o_output_bita_OBUF_inst_i_646_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_647: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1226_n_0,
      I1 => o_output_bita_OBUF_inst_i_1227_n_0,
      O => o_output_bita_OBUF_inst_i_647_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_648: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1228_n_0,
      I1 => o_output_bita_OBUF_inst_i_1229_n_0,
      O => o_output_bita_OBUF_inst_i_648_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_649: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1230_n_0,
      I1 => o_output_bita_OBUF_inst_i_1231_n_0,
      O => o_output_bita_OBUF_inst_i_649_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_200_n_0,
      I1 => o_output_bita_OBUF_inst_i_201_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_202_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_203_n_0,
      O => o_output_bita_OBUF_inst_i_65_n_0
    );
o_output_bita_OBUF_inst_i_650: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1232_n_0,
      I1 => o_output_bita_OBUF_inst_i_1233_n_0,
      O => o_output_bita_OBUF_inst_i_650_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_651: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1234_n_0,
      I1 => o_output_bita_OBUF_inst_i_1235_n_0,
      O => o_output_bita_OBUF_inst_i_651_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_652: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(9),
      I1 => \s_doutas[0,90]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(9),
      O => o_output_bita_OBUF_inst_i_652_n_0
    );
o_output_bita_OBUF_inst_i_653: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(9),
      I1 => \s_doutas[0,94]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(9),
      O => o_output_bita_OBUF_inst_i_653_n_0
    );
o_output_bita_OBUF_inst_i_654: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(9),
      I1 => \s_doutas[0,82]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(9),
      O => o_output_bita_OBUF_inst_i_654_n_0
    );
o_output_bita_OBUF_inst_i_655: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(9),
      I1 => \s_doutas[0,86]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(9),
      O => o_output_bita_OBUF_inst_i_655_n_0
    );
o_output_bita_OBUF_inst_i_656: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(9),
      I1 => \s_doutas[0,74]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(9),
      O => o_output_bita_OBUF_inst_i_656_n_0
    );
o_output_bita_OBUF_inst_i_657: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(9),
      I1 => \s_doutas[0,78]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(9),
      O => o_output_bita_OBUF_inst_i_657_n_0
    );
o_output_bita_OBUF_inst_i_658: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(9),
      I1 => \s_doutas[0,66]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(9),
      O => o_output_bita_OBUF_inst_i_658_n_0
    );
o_output_bita_OBUF_inst_i_659: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(9),
      I1 => \s_doutas[0,70]\(9),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(9),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(9),
      O => o_output_bita_OBUF_inst_i_659_n_0
    );
o_output_bita_OBUF_inst_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_204_n_0,
      I1 => o_output_bita_OBUF_inst_i_205_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_206_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_207_n_0,
      O => o_output_bita_OBUF_inst_i_66_n_0
    );
o_output_bita_OBUF_inst_i_660: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1236_n_0,
      I1 => o_output_bita_OBUF_inst_i_1237_n_0,
      O => o_output_bita_OBUF_inst_i_660_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_661: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1238_n_0,
      I1 => o_output_bita_OBUF_inst_i_1239_n_0,
      O => o_output_bita_OBUF_inst_i_661_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_662: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1240_n_0,
      I1 => o_output_bita_OBUF_inst_i_1241_n_0,
      O => o_output_bita_OBUF_inst_i_662_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_663: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1242_n_0,
      I1 => o_output_bita_OBUF_inst_i_1243_n_0,
      O => o_output_bita_OBUF_inst_i_663_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_664: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1244_n_0,
      I1 => o_output_bita_OBUF_inst_i_1245_n_0,
      O => o_output_bita_OBUF_inst_i_664_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_665: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1246_n_0,
      I1 => o_output_bita_OBUF_inst_i_1247_n_0,
      O => o_output_bita_OBUF_inst_i_665_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_666: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1248_n_0,
      I1 => o_output_bita_OBUF_inst_i_1249_n_0,
      O => o_output_bita_OBUF_inst_i_666_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_667: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1250_n_0,
      I1 => o_output_bita_OBUF_inst_i_1251_n_0,
      O => o_output_bita_OBUF_inst_i_667_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_668: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(8),
      I1 => \s_doutas[0,90]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(8),
      O => o_output_bita_OBUF_inst_i_668_n_0
    );
o_output_bita_OBUF_inst_i_669: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(8),
      I1 => \s_doutas[0,94]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(8),
      O => o_output_bita_OBUF_inst_i_669_n_0
    );
o_output_bita_OBUF_inst_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_208_n_0,
      I1 => o_output_bita_OBUF_inst_i_209_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_210_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_211_n_0,
      O => o_output_bita_OBUF_inst_i_67_n_0
    );
o_output_bita_OBUF_inst_i_670: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(8),
      I1 => \s_doutas[0,82]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(8),
      O => o_output_bita_OBUF_inst_i_670_n_0
    );
o_output_bita_OBUF_inst_i_671: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(8),
      I1 => \s_doutas[0,86]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(8),
      O => o_output_bita_OBUF_inst_i_671_n_0
    );
o_output_bita_OBUF_inst_i_672: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(8),
      I1 => \s_doutas[0,74]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(8),
      O => o_output_bita_OBUF_inst_i_672_n_0
    );
o_output_bita_OBUF_inst_i_673: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(8),
      I1 => \s_doutas[0,78]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(8),
      O => o_output_bita_OBUF_inst_i_673_n_0
    );
o_output_bita_OBUF_inst_i_674: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(8),
      I1 => \s_doutas[0,66]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(8),
      O => o_output_bita_OBUF_inst_i_674_n_0
    );
o_output_bita_OBUF_inst_i_675: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(8),
      I1 => \s_doutas[0,70]\(8),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(8),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(8),
      O => o_output_bita_OBUF_inst_i_675_n_0
    );
o_output_bita_OBUF_inst_i_676: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1252_n_0,
      I1 => o_output_bita_OBUF_inst_i_1253_n_0,
      O => o_output_bita_OBUF_inst_i_676_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_677: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1254_n_0,
      I1 => o_output_bita_OBUF_inst_i_1255_n_0,
      O => o_output_bita_OBUF_inst_i_677_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_678: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1256_n_0,
      I1 => o_output_bita_OBUF_inst_i_1257_n_0,
      O => o_output_bita_OBUF_inst_i_678_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_679: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1258_n_0,
      I1 => o_output_bita_OBUF_inst_i_1259_n_0,
      O => o_output_bita_OBUF_inst_i_679_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_212_n_0,
      I1 => o_output_bita_OBUF_inst_i_213_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_214_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_215_n_0,
      O => o_output_bita_OBUF_inst_i_68_n_0
    );
o_output_bita_OBUF_inst_i_680: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1260_n_0,
      I1 => o_output_bita_OBUF_inst_i_1261_n_0,
      O => o_output_bita_OBUF_inst_i_680_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_681: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1262_n_0,
      I1 => o_output_bita_OBUF_inst_i_1263_n_0,
      O => o_output_bita_OBUF_inst_i_681_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_682: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1264_n_0,
      I1 => o_output_bita_OBUF_inst_i_1265_n_0,
      O => o_output_bita_OBUF_inst_i_682_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_683: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1266_n_0,
      I1 => o_output_bita_OBUF_inst_i_1267_n_0,
      O => o_output_bita_OBUF_inst_i_683_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_684: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(7),
      I1 => \s_doutas[0,90]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(7),
      O => o_output_bita_OBUF_inst_i_684_n_0
    );
o_output_bita_OBUF_inst_i_685: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(7),
      I1 => \s_doutas[0,94]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(7),
      O => o_output_bita_OBUF_inst_i_685_n_0
    );
o_output_bita_OBUF_inst_i_686: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(7),
      I1 => \s_doutas[0,82]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(7),
      O => o_output_bita_OBUF_inst_i_686_n_0
    );
o_output_bita_OBUF_inst_i_687: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(7),
      I1 => \s_doutas[0,86]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(7),
      O => o_output_bita_OBUF_inst_i_687_n_0
    );
o_output_bita_OBUF_inst_i_688: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(7),
      I1 => \s_doutas[0,74]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(7),
      O => o_output_bita_OBUF_inst_i_688_n_0
    );
o_output_bita_OBUF_inst_i_689: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(7),
      I1 => \s_doutas[0,78]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(7),
      O => o_output_bita_OBUF_inst_i_689_n_0
    );
o_output_bita_OBUF_inst_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_216_n_0,
      I1 => o_output_bita_OBUF_inst_i_217_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_218_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_219_n_0,
      O => o_output_bita_OBUF_inst_i_69_n_0
    );
o_output_bita_OBUF_inst_i_690: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(7),
      I1 => \s_doutas[0,66]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(7),
      O => o_output_bita_OBUF_inst_i_690_n_0
    );
o_output_bita_OBUF_inst_i_691: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(7),
      I1 => \s_doutas[0,70]\(7),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(7),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(7),
      O => o_output_bita_OBUF_inst_i_691_n_0
    );
o_output_bita_OBUF_inst_i_692: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1268_n_0,
      I1 => o_output_bita_OBUF_inst_i_1269_n_0,
      O => o_output_bita_OBUF_inst_i_692_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_693: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1270_n_0,
      I1 => o_output_bita_OBUF_inst_i_1271_n_0,
      O => o_output_bita_OBUF_inst_i_693_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_694: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1272_n_0,
      I1 => o_output_bita_OBUF_inst_i_1273_n_0,
      O => o_output_bita_OBUF_inst_i_694_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_695: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1274_n_0,
      I1 => o_output_bita_OBUF_inst_i_1275_n_0,
      O => o_output_bita_OBUF_inst_i_695_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_696: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1276_n_0,
      I1 => o_output_bita_OBUF_inst_i_1277_n_0,
      O => o_output_bita_OBUF_inst_i_696_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_697: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1278_n_0,
      I1 => o_output_bita_OBUF_inst_i_1279_n_0,
      O => o_output_bita_OBUF_inst_i_697_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_698: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1280_n_0,
      I1 => o_output_bita_OBUF_inst_i_1281_n_0,
      O => o_output_bita_OBUF_inst_i_698_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_699: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1282_n_0,
      I1 => o_output_bita_OBUF_inst_i_1283_n_0,
      O => o_output_bita_OBUF_inst_i_699_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_220_n_0,
      I1 => o_output_bita_OBUF_inst_i_221_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_222_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_223_n_0,
      O => o_output_bita_OBUF_inst_i_70_n_0
    );
o_output_bita_OBUF_inst_i_700: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(0),
      I1 => \s_doutas[0,90]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(0),
      O => o_output_bita_OBUF_inst_i_700_n_0
    );
o_output_bita_OBUF_inst_i_701: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(0),
      I1 => \s_doutas[0,94]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(0),
      O => o_output_bita_OBUF_inst_i_701_n_0
    );
o_output_bita_OBUF_inst_i_702: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(0),
      I1 => \s_doutas[0,82]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(0),
      O => o_output_bita_OBUF_inst_i_702_n_0
    );
o_output_bita_OBUF_inst_i_703: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(0),
      I1 => \s_doutas[0,86]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(0),
      O => o_output_bita_OBUF_inst_i_703_n_0
    );
o_output_bita_OBUF_inst_i_704: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(0),
      I1 => \s_doutas[0,74]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(0),
      O => o_output_bita_OBUF_inst_i_704_n_0
    );
o_output_bita_OBUF_inst_i_705: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(0),
      I1 => \s_doutas[0,78]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(0),
      O => o_output_bita_OBUF_inst_i_705_n_0
    );
o_output_bita_OBUF_inst_i_706: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(0),
      I1 => \s_doutas[0,66]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(0),
      O => o_output_bita_OBUF_inst_i_706_n_0
    );
o_output_bita_OBUF_inst_i_707: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(0),
      I1 => \s_doutas[0,70]\(0),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(0),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(0),
      O => o_output_bita_OBUF_inst_i_707_n_0
    );
o_output_bita_OBUF_inst_i_708: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1284_n_0,
      I1 => o_output_bita_OBUF_inst_i_1285_n_0,
      O => o_output_bita_OBUF_inst_i_708_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_709: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1286_n_0,
      I1 => o_output_bita_OBUF_inst_i_1287_n_0,
      O => o_output_bita_OBUF_inst_i_709_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_224_n_0,
      I1 => o_output_bita_OBUF_inst_i_225_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_226_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_227_n_0,
      O => o_output_bita_OBUF_inst_i_71_n_0
    );
o_output_bita_OBUF_inst_i_710: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1288_n_0,
      I1 => o_output_bita_OBUF_inst_i_1289_n_0,
      O => o_output_bita_OBUF_inst_i_710_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_711: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1290_n_0,
      I1 => o_output_bita_OBUF_inst_i_1291_n_0,
      O => o_output_bita_OBUF_inst_i_711_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_712: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1292_n_0,
      I1 => o_output_bita_OBUF_inst_i_1293_n_0,
      O => o_output_bita_OBUF_inst_i_712_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_713: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1294_n_0,
      I1 => o_output_bita_OBUF_inst_i_1295_n_0,
      O => o_output_bita_OBUF_inst_i_713_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_714: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1296_n_0,
      I1 => o_output_bita_OBUF_inst_i_1297_n_0,
      O => o_output_bita_OBUF_inst_i_714_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_715: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1298_n_0,
      I1 => o_output_bita_OBUF_inst_i_1299_n_0,
      O => o_output_bita_OBUF_inst_i_715_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_716: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(35),
      I1 => \s_doutas[0,90]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(35),
      O => o_output_bita_OBUF_inst_i_716_n_0
    );
o_output_bita_OBUF_inst_i_717: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(35),
      I1 => \s_doutas[0,94]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(35),
      O => o_output_bita_OBUF_inst_i_717_n_0
    );
o_output_bita_OBUF_inst_i_718: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(35),
      I1 => \s_doutas[0,82]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(35),
      O => o_output_bita_OBUF_inst_i_718_n_0
    );
o_output_bita_OBUF_inst_i_719: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(35),
      I1 => \s_doutas[0,86]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(35),
      O => o_output_bita_OBUF_inst_i_719_n_0
    );
o_output_bita_OBUF_inst_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_228_n_0,
      I1 => o_output_bita_OBUF_inst_i_229_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_230_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_231_n_0,
      O => o_output_bita_OBUF_inst_i_72_n_0
    );
o_output_bita_OBUF_inst_i_720: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(35),
      I1 => \s_doutas[0,74]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(35),
      O => o_output_bita_OBUF_inst_i_720_n_0
    );
o_output_bita_OBUF_inst_i_721: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(35),
      I1 => \s_doutas[0,78]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(35),
      O => o_output_bita_OBUF_inst_i_721_n_0
    );
o_output_bita_OBUF_inst_i_722: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(35),
      I1 => \s_doutas[0,66]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(35),
      O => o_output_bita_OBUF_inst_i_722_n_0
    );
o_output_bita_OBUF_inst_i_723: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(35),
      I1 => \s_doutas[0,70]\(35),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(35),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(35),
      O => o_output_bita_OBUF_inst_i_723_n_0
    );
o_output_bita_OBUF_inst_i_724: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1300_n_0,
      I1 => o_output_bita_OBUF_inst_i_1301_n_0,
      O => o_output_bita_OBUF_inst_i_724_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_725: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1302_n_0,
      I1 => o_output_bita_OBUF_inst_i_1303_n_0,
      O => o_output_bita_OBUF_inst_i_725_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_726: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1304_n_0,
      I1 => o_output_bita_OBUF_inst_i_1305_n_0,
      O => o_output_bita_OBUF_inst_i_726_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_727: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1306_n_0,
      I1 => o_output_bita_OBUF_inst_i_1307_n_0,
      O => o_output_bita_OBUF_inst_i_727_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_728: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1308_n_0,
      I1 => o_output_bita_OBUF_inst_i_1309_n_0,
      O => o_output_bita_OBUF_inst_i_728_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_729: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1310_n_0,
      I1 => o_output_bita_OBUF_inst_i_1311_n_0,
      O => o_output_bita_OBUF_inst_i_729_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_232_n_0,
      I1 => o_output_bita_OBUF_inst_i_233_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_234_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_235_n_0,
      O => o_output_bita_OBUF_inst_i_73_n_0
    );
o_output_bita_OBUF_inst_i_730: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1312_n_0,
      I1 => o_output_bita_OBUF_inst_i_1313_n_0,
      O => o_output_bita_OBUF_inst_i_730_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_731: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1314_n_0,
      I1 => o_output_bita_OBUF_inst_i_1315_n_0,
      O => o_output_bita_OBUF_inst_i_731_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_732: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(4),
      I1 => \s_doutas[0,90]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(4),
      O => o_output_bita_OBUF_inst_i_732_n_0
    );
o_output_bita_OBUF_inst_i_733: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(4),
      I1 => \s_doutas[0,94]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(4),
      O => o_output_bita_OBUF_inst_i_733_n_0
    );
o_output_bita_OBUF_inst_i_734: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(4),
      I1 => \s_doutas[0,82]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(4),
      O => o_output_bita_OBUF_inst_i_734_n_0
    );
o_output_bita_OBUF_inst_i_735: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(4),
      I1 => \s_doutas[0,86]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(4),
      O => o_output_bita_OBUF_inst_i_735_n_0
    );
o_output_bita_OBUF_inst_i_736: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(4),
      I1 => \s_doutas[0,74]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(4),
      O => o_output_bita_OBUF_inst_i_736_n_0
    );
o_output_bita_OBUF_inst_i_737: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(4),
      I1 => \s_doutas[0,78]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(4),
      O => o_output_bita_OBUF_inst_i_737_n_0
    );
o_output_bita_OBUF_inst_i_738: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(4),
      I1 => \s_doutas[0,66]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(4),
      O => o_output_bita_OBUF_inst_i_738_n_0
    );
o_output_bita_OBUF_inst_i_739: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(4),
      I1 => \s_doutas[0,70]\(4),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(4),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(4),
      O => o_output_bita_OBUF_inst_i_739_n_0
    );
o_output_bita_OBUF_inst_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_236_n_0,
      I1 => o_output_bita_OBUF_inst_i_237_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_238_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_239_n_0,
      O => o_output_bita_OBUF_inst_i_74_n_0
    );
o_output_bita_OBUF_inst_i_740: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1316_n_0,
      I1 => o_output_bita_OBUF_inst_i_1317_n_0,
      O => o_output_bita_OBUF_inst_i_740_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_741: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1318_n_0,
      I1 => o_output_bita_OBUF_inst_i_1319_n_0,
      O => o_output_bita_OBUF_inst_i_741_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_742: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1320_n_0,
      I1 => o_output_bita_OBUF_inst_i_1321_n_0,
      O => o_output_bita_OBUF_inst_i_742_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_743: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1322_n_0,
      I1 => o_output_bita_OBUF_inst_i_1323_n_0,
      O => o_output_bita_OBUF_inst_i_743_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_744: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1324_n_0,
      I1 => o_output_bita_OBUF_inst_i_1325_n_0,
      O => o_output_bita_OBUF_inst_i_744_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_745: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1326_n_0,
      I1 => o_output_bita_OBUF_inst_i_1327_n_0,
      O => o_output_bita_OBUF_inst_i_745_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_746: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1328_n_0,
      I1 => o_output_bita_OBUF_inst_i_1329_n_0,
      O => o_output_bita_OBUF_inst_i_746_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_747: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1330_n_0,
      I1 => o_output_bita_OBUF_inst_i_1331_n_0,
      O => o_output_bita_OBUF_inst_i_747_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_748: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(3),
      I1 => \s_doutas[0,90]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(3),
      O => o_output_bita_OBUF_inst_i_748_n_0
    );
o_output_bita_OBUF_inst_i_749: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(3),
      I1 => \s_doutas[0,94]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(3),
      O => o_output_bita_OBUF_inst_i_749_n_0
    );
o_output_bita_OBUF_inst_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_240_n_0,
      I1 => o_output_bita_OBUF_inst_i_241_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_242_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_243_n_0,
      O => o_output_bita_OBUF_inst_i_75_n_0
    );
o_output_bita_OBUF_inst_i_750: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(3),
      I1 => \s_doutas[0,82]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(3),
      O => o_output_bita_OBUF_inst_i_750_n_0
    );
o_output_bita_OBUF_inst_i_751: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(3),
      I1 => \s_doutas[0,86]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(3),
      O => o_output_bita_OBUF_inst_i_751_n_0
    );
o_output_bita_OBUF_inst_i_752: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(3),
      I1 => \s_doutas[0,74]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(3),
      O => o_output_bita_OBUF_inst_i_752_n_0
    );
o_output_bita_OBUF_inst_i_753: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(3),
      I1 => \s_doutas[0,78]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(3),
      O => o_output_bita_OBUF_inst_i_753_n_0
    );
o_output_bita_OBUF_inst_i_754: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(3),
      I1 => \s_doutas[0,66]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(3),
      O => o_output_bita_OBUF_inst_i_754_n_0
    );
o_output_bita_OBUF_inst_i_755: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(3),
      I1 => \s_doutas[0,70]\(3),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(3),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(3),
      O => o_output_bita_OBUF_inst_i_755_n_0
    );
o_output_bita_OBUF_inst_i_756: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1332_n_0,
      I1 => o_output_bita_OBUF_inst_i_1333_n_0,
      O => o_output_bita_OBUF_inst_i_756_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_757: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1334_n_0,
      I1 => o_output_bita_OBUF_inst_i_1335_n_0,
      O => o_output_bita_OBUF_inst_i_757_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_758: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1336_n_0,
      I1 => o_output_bita_OBUF_inst_i_1337_n_0,
      O => o_output_bita_OBUF_inst_i_758_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_759: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1338_n_0,
      I1 => o_output_bita_OBUF_inst_i_1339_n_0,
      O => o_output_bita_OBUF_inst_i_759_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_244_n_0,
      I1 => o_output_bita_OBUF_inst_i_245_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_246_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_247_n_0,
      O => o_output_bita_OBUF_inst_i_76_n_0
    );
o_output_bita_OBUF_inst_i_760: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1340_n_0,
      I1 => o_output_bita_OBUF_inst_i_1341_n_0,
      O => o_output_bita_OBUF_inst_i_760_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_761: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1342_n_0,
      I1 => o_output_bita_OBUF_inst_i_1343_n_0,
      O => o_output_bita_OBUF_inst_i_761_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_762: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1344_n_0,
      I1 => o_output_bita_OBUF_inst_i_1345_n_0,
      O => o_output_bita_OBUF_inst_i_762_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_763: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1346_n_0,
      I1 => o_output_bita_OBUF_inst_i_1347_n_0,
      O => o_output_bita_OBUF_inst_i_763_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_764: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(2),
      I1 => \s_doutas[0,90]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(2),
      O => o_output_bita_OBUF_inst_i_764_n_0
    );
o_output_bita_OBUF_inst_i_765: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(2),
      I1 => \s_doutas[0,94]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(2),
      O => o_output_bita_OBUF_inst_i_765_n_0
    );
o_output_bita_OBUF_inst_i_766: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(2),
      I1 => \s_doutas[0,82]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(2),
      O => o_output_bita_OBUF_inst_i_766_n_0
    );
o_output_bita_OBUF_inst_i_767: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(2),
      I1 => \s_doutas[0,86]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(2),
      O => o_output_bita_OBUF_inst_i_767_n_0
    );
o_output_bita_OBUF_inst_i_768: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(2),
      I1 => \s_doutas[0,74]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(2),
      O => o_output_bita_OBUF_inst_i_768_n_0
    );
o_output_bita_OBUF_inst_i_769: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(2),
      I1 => \s_doutas[0,78]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(2),
      O => o_output_bita_OBUF_inst_i_769_n_0
    );
o_output_bita_OBUF_inst_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_248_n_0,
      I1 => o_output_bita_OBUF_inst_i_249_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_250_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_251_n_0,
      O => o_output_bita_OBUF_inst_i_77_n_0
    );
o_output_bita_OBUF_inst_i_770: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(2),
      I1 => \s_doutas[0,66]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(2),
      O => o_output_bita_OBUF_inst_i_770_n_0
    );
o_output_bita_OBUF_inst_i_771: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(2),
      I1 => \s_doutas[0,70]\(2),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(2),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(2),
      O => o_output_bita_OBUF_inst_i_771_n_0
    );
o_output_bita_OBUF_inst_i_772: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1348_n_0,
      I1 => o_output_bita_OBUF_inst_i_1349_n_0,
      O => o_output_bita_OBUF_inst_i_772_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_773: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1350_n_0,
      I1 => o_output_bita_OBUF_inst_i_1351_n_0,
      O => o_output_bita_OBUF_inst_i_773_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_774: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1352_n_0,
      I1 => o_output_bita_OBUF_inst_i_1353_n_0,
      O => o_output_bita_OBUF_inst_i_774_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_775: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1354_n_0,
      I1 => o_output_bita_OBUF_inst_i_1355_n_0,
      O => o_output_bita_OBUF_inst_i_775_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_776: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1356_n_0,
      I1 => o_output_bita_OBUF_inst_i_1357_n_0,
      O => o_output_bita_OBUF_inst_i_776_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_777: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1358_n_0,
      I1 => o_output_bita_OBUF_inst_i_1359_n_0,
      O => o_output_bita_OBUF_inst_i_777_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_778: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1360_n_0,
      I1 => o_output_bita_OBUF_inst_i_1361_n_0,
      O => o_output_bita_OBUF_inst_i_778_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_779: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1362_n_0,
      I1 => o_output_bita_OBUF_inst_i_1363_n_0,
      O => o_output_bita_OBUF_inst_i_779_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bita_OBUF_inst_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_252_n_0,
      I1 => o_output_bita_OBUF_inst_i_253_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_254_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_255_n_0,
      O => o_output_bita_OBUF_inst_i_78_n_0
    );
o_output_bita_OBUF_inst_i_780: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(1),
      I1 => \s_doutas[0,90]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,89]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,88]\(1),
      O => o_output_bita_OBUF_inst_i_780_n_0
    );
o_output_bita_OBUF_inst_i_781: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(1),
      I1 => \s_doutas[0,94]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,93]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,92]\(1),
      O => o_output_bita_OBUF_inst_i_781_n_0
    );
o_output_bita_OBUF_inst_i_782: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(1),
      I1 => \s_doutas[0,82]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,81]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,80]\(1),
      O => o_output_bita_OBUF_inst_i_782_n_0
    );
o_output_bita_OBUF_inst_i_783: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(1),
      I1 => \s_doutas[0,86]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,85]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,84]\(1),
      O => o_output_bita_OBUF_inst_i_783_n_0
    );
o_output_bita_OBUF_inst_i_784: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(1),
      I1 => \s_doutas[0,74]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,73]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,72]\(1),
      O => o_output_bita_OBUF_inst_i_784_n_0
    );
o_output_bita_OBUF_inst_i_785: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(1),
      I1 => \s_doutas[0,78]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,77]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,76]\(1),
      O => o_output_bita_OBUF_inst_i_785_n_0
    );
o_output_bita_OBUF_inst_i_786: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(1),
      I1 => \s_doutas[0,66]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,65]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,64]\(1),
      O => o_output_bita_OBUF_inst_i_786_n_0
    );
o_output_bita_OBUF_inst_i_787: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(1),
      I1 => \s_doutas[0,70]\(1),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutas[0,69]\(1),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutas[0,68]\(1),
      O => o_output_bita_OBUF_inst_i_787_n_0
    );
o_output_bita_OBUF_inst_i_788: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1364_n_0,
      I1 => o_output_bita_OBUF_inst_i_1365_n_0,
      O => o_output_bita_OBUF_inst_i_788_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_789: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1366_n_0,
      I1 => o_output_bita_OBUF_inst_i_1367_n_0,
      O => o_output_bita_OBUF_inst_i_789_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_256_n_0,
      I1 => o_output_bita_OBUF_inst_i_257_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_258_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_259_n_0,
      O => o_output_bita_OBUF_inst_i_79_n_0
    );
o_output_bita_OBUF_inst_i_790: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1368_n_0,
      I1 => o_output_bita_OBUF_inst_i_1369_n_0,
      O => o_output_bita_OBUF_inst_i_790_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_791: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1370_n_0,
      I1 => o_output_bita_OBUF_inst_i_1371_n_0,
      O => o_output_bita_OBUF_inst_i_791_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_792: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1372_n_0,
      I1 => o_output_bita_OBUF_inst_i_1373_n_0,
      O => o_output_bita_OBUF_inst_i_792_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_793: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1374_n_0,
      I1 => o_output_bita_OBUF_inst_i_1375_n_0,
      O => o_output_bita_OBUF_inst_i_793_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_794: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1376_n_0,
      I1 => o_output_bita_OBUF_inst_i_1377_n_0,
      O => o_output_bita_OBUF_inst_i_794_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_795: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1378_n_0,
      I1 => o_output_bita_OBUF_inst_i_1379_n_0,
      O => o_output_bita_OBUF_inst_i_795_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_796: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(18),
      I1 => \s_doutas[0,90]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(18),
      O => o_output_bita_OBUF_inst_i_796_n_0
    );
o_output_bita_OBUF_inst_i_797: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(18),
      I1 => \s_doutas[0,94]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(18),
      O => o_output_bita_OBUF_inst_i_797_n_0
    );
o_output_bita_OBUF_inst_i_798: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(18),
      I1 => \s_doutas[0,82]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(18),
      O => o_output_bita_OBUF_inst_i_798_n_0
    );
o_output_bita_OBUF_inst_i_799: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(18),
      I1 => \s_doutas[0,86]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(18),
      O => o_output_bita_OBUF_inst_i_799_n_0
    );
o_output_bita_OBUF_inst_i_8: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_44_n_0,
      I1 => o_output_bita_OBUF_inst_i_45_n_0,
      O => s_douta(24),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_260_n_0,
      I1 => o_output_bita_OBUF_inst_i_261_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_262_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_263_n_0,
      O => o_output_bita_OBUF_inst_i_80_n_0
    );
o_output_bita_OBUF_inst_i_800: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(18),
      I1 => \s_doutas[0,74]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(18),
      O => o_output_bita_OBUF_inst_i_800_n_0
    );
o_output_bita_OBUF_inst_i_801: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(18),
      I1 => \s_doutas[0,78]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(18),
      O => o_output_bita_OBUF_inst_i_801_n_0
    );
o_output_bita_OBUF_inst_i_802: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(18),
      I1 => \s_doutas[0,66]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(18),
      O => o_output_bita_OBUF_inst_i_802_n_0
    );
o_output_bita_OBUF_inst_i_803: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(18),
      I1 => \s_doutas[0,70]\(18),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(18),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(18),
      O => o_output_bita_OBUF_inst_i_803_n_0
    );
o_output_bita_OBUF_inst_i_804: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1380_n_0,
      I1 => o_output_bita_OBUF_inst_i_1381_n_0,
      O => o_output_bita_OBUF_inst_i_804_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_805: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1382_n_0,
      I1 => o_output_bita_OBUF_inst_i_1383_n_0,
      O => o_output_bita_OBUF_inst_i_805_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_806: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1384_n_0,
      I1 => o_output_bita_OBUF_inst_i_1385_n_0,
      O => o_output_bita_OBUF_inst_i_806_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_807: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1386_n_0,
      I1 => o_output_bita_OBUF_inst_i_1387_n_0,
      O => o_output_bita_OBUF_inst_i_807_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_808: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1388_n_0,
      I1 => o_output_bita_OBUF_inst_i_1389_n_0,
      O => o_output_bita_OBUF_inst_i_808_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_809: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1390_n_0,
      I1 => o_output_bita_OBUF_inst_i_1391_n_0,
      O => o_output_bita_OBUF_inst_i_809_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_264_n_0,
      I1 => o_output_bita_OBUF_inst_i_265_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_266_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_267_n_0,
      O => o_output_bita_OBUF_inst_i_81_n_0
    );
o_output_bita_OBUF_inst_i_810: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1392_n_0,
      I1 => o_output_bita_OBUF_inst_i_1393_n_0,
      O => o_output_bita_OBUF_inst_i_810_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_811: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1394_n_0,
      I1 => o_output_bita_OBUF_inst_i_1395_n_0,
      O => o_output_bita_OBUF_inst_i_811_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_812: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(17),
      I1 => \s_doutas[0,90]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(17),
      O => o_output_bita_OBUF_inst_i_812_n_0
    );
o_output_bita_OBUF_inst_i_813: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(17),
      I1 => \s_doutas[0,94]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(17),
      O => o_output_bita_OBUF_inst_i_813_n_0
    );
o_output_bita_OBUF_inst_i_814: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(17),
      I1 => \s_doutas[0,82]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(17),
      O => o_output_bita_OBUF_inst_i_814_n_0
    );
o_output_bita_OBUF_inst_i_815: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(17),
      I1 => \s_doutas[0,86]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(17),
      O => o_output_bita_OBUF_inst_i_815_n_0
    );
o_output_bita_OBUF_inst_i_816: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(17),
      I1 => \s_doutas[0,74]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(17),
      O => o_output_bita_OBUF_inst_i_816_n_0
    );
o_output_bita_OBUF_inst_i_817: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(17),
      I1 => \s_doutas[0,78]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(17),
      O => o_output_bita_OBUF_inst_i_817_n_0
    );
o_output_bita_OBUF_inst_i_818: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(17),
      I1 => \s_doutas[0,66]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(17),
      O => o_output_bita_OBUF_inst_i_818_n_0
    );
o_output_bita_OBUF_inst_i_819: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(17),
      I1 => \s_doutas[0,70]\(17),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(17),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(17),
      O => o_output_bita_OBUF_inst_i_819_n_0
    );
o_output_bita_OBUF_inst_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_268_n_0,
      I1 => o_output_bita_OBUF_inst_i_269_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_270_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_271_n_0,
      O => o_output_bita_OBUF_inst_i_82_n_0
    );
o_output_bita_OBUF_inst_i_820: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1396_n_0,
      I1 => o_output_bita_OBUF_inst_i_1397_n_0,
      O => o_output_bita_OBUF_inst_i_820_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_821: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1398_n_0,
      I1 => o_output_bita_OBUF_inst_i_1399_n_0,
      O => o_output_bita_OBUF_inst_i_821_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_822: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1400_n_0,
      I1 => o_output_bita_OBUF_inst_i_1401_n_0,
      O => o_output_bita_OBUF_inst_i_822_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_823: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1402_n_0,
      I1 => o_output_bita_OBUF_inst_i_1403_n_0,
      O => o_output_bita_OBUF_inst_i_823_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_824: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1404_n_0,
      I1 => o_output_bita_OBUF_inst_i_1405_n_0,
      O => o_output_bita_OBUF_inst_i_824_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_825: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1406_n_0,
      I1 => o_output_bita_OBUF_inst_i_1407_n_0,
      O => o_output_bita_OBUF_inst_i_825_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_826: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1408_n_0,
      I1 => o_output_bita_OBUF_inst_i_1409_n_0,
      O => o_output_bita_OBUF_inst_i_826_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_827: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1410_n_0,
      I1 => o_output_bita_OBUF_inst_i_1411_n_0,
      O => o_output_bita_OBUF_inst_i_827_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_828: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(21),
      I1 => \s_doutas[0,90]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(21),
      O => o_output_bita_OBUF_inst_i_828_n_0
    );
o_output_bita_OBUF_inst_i_829: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(21),
      I1 => \s_doutas[0,94]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(21),
      O => o_output_bita_OBUF_inst_i_829_n_0
    );
o_output_bita_OBUF_inst_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_272_n_0,
      I1 => o_output_bita_OBUF_inst_i_273_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_274_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_275_n_0,
      O => o_output_bita_OBUF_inst_i_83_n_0
    );
o_output_bita_OBUF_inst_i_830: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(21),
      I1 => \s_doutas[0,82]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(21),
      O => o_output_bita_OBUF_inst_i_830_n_0
    );
o_output_bita_OBUF_inst_i_831: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(21),
      I1 => \s_doutas[0,86]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(21),
      O => o_output_bita_OBUF_inst_i_831_n_0
    );
o_output_bita_OBUF_inst_i_832: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(21),
      I1 => \s_doutas[0,74]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(21),
      O => o_output_bita_OBUF_inst_i_832_n_0
    );
o_output_bita_OBUF_inst_i_833: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(21),
      I1 => \s_doutas[0,78]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(21),
      O => o_output_bita_OBUF_inst_i_833_n_0
    );
o_output_bita_OBUF_inst_i_834: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(21),
      I1 => \s_doutas[0,66]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(21),
      O => o_output_bita_OBUF_inst_i_834_n_0
    );
o_output_bita_OBUF_inst_i_835: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(21),
      I1 => \s_doutas[0,70]\(21),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(21),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(21),
      O => o_output_bita_OBUF_inst_i_835_n_0
    );
o_output_bita_OBUF_inst_i_836: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1412_n_0,
      I1 => o_output_bita_OBUF_inst_i_1413_n_0,
      O => o_output_bita_OBUF_inst_i_836_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_837: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1414_n_0,
      I1 => o_output_bita_OBUF_inst_i_1415_n_0,
      O => o_output_bita_OBUF_inst_i_837_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_838: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1416_n_0,
      I1 => o_output_bita_OBUF_inst_i_1417_n_0,
      O => o_output_bita_OBUF_inst_i_838_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_839: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1418_n_0,
      I1 => o_output_bita_OBUF_inst_i_1419_n_0,
      O => o_output_bita_OBUF_inst_i_839_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_276_n_0,
      I1 => o_output_bita_OBUF_inst_i_277_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_278_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_279_n_0,
      O => o_output_bita_OBUF_inst_i_84_n_0
    );
o_output_bita_OBUF_inst_i_840: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1420_n_0,
      I1 => o_output_bita_OBUF_inst_i_1421_n_0,
      O => o_output_bita_OBUF_inst_i_840_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_841: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1422_n_0,
      I1 => o_output_bita_OBUF_inst_i_1423_n_0,
      O => o_output_bita_OBUF_inst_i_841_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_842: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1424_n_0,
      I1 => o_output_bita_OBUF_inst_i_1425_n_0,
      O => o_output_bita_OBUF_inst_i_842_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_843: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1426_n_0,
      I1 => o_output_bita_OBUF_inst_i_1427_n_0,
      O => o_output_bita_OBUF_inst_i_843_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_844: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(22),
      I1 => \s_doutas[0,90]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(22),
      O => o_output_bita_OBUF_inst_i_844_n_0
    );
o_output_bita_OBUF_inst_i_845: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(22),
      I1 => \s_doutas[0,94]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(22),
      O => o_output_bita_OBUF_inst_i_845_n_0
    );
o_output_bita_OBUF_inst_i_846: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(22),
      I1 => \s_doutas[0,82]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(22),
      O => o_output_bita_OBUF_inst_i_846_n_0
    );
o_output_bita_OBUF_inst_i_847: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(22),
      I1 => \s_doutas[0,86]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(22),
      O => o_output_bita_OBUF_inst_i_847_n_0
    );
o_output_bita_OBUF_inst_i_848: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(22),
      I1 => \s_doutas[0,74]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(22),
      O => o_output_bita_OBUF_inst_i_848_n_0
    );
o_output_bita_OBUF_inst_i_849: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(22),
      I1 => \s_doutas[0,78]\(22),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(22),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(22),
      O => o_output_bita_OBUF_inst_i_849_n_0
    );
o_output_bita_OBUF_inst_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_280_n_0,
      I1 => o_output_bita_OBUF_inst_i_281_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_282_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_283_n_0,
      O => o_output_bita_OBUF_inst_i_85_n_0
    );
o_output_bita_OBUF_inst_i_850: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(22),
      I1 => \s_doutas[0,66]\(22),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,65]\(22),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,64]\(22),
      O => o_output_bita_OBUF_inst_i_850_n_0
    );
o_output_bita_OBUF_inst_i_851: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(22),
      I1 => \s_doutas[0,70]\(22),
      I2 => \s_brama_sel_pline_reg[3]_3\(1),
      I3 => \s_doutas[0,69]\(22),
      I4 => \s_brama_sel_pline_reg[3]_3\(0),
      I5 => \s_doutas[0,68]\(22),
      O => o_output_bita_OBUF_inst_i_851_n_0
    );
o_output_bita_OBUF_inst_i_852: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1428_n_0,
      I1 => o_output_bita_OBUF_inst_i_1429_n_0,
      O => o_output_bita_OBUF_inst_i_852_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_853: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1430_n_0,
      I1 => o_output_bita_OBUF_inst_i_1431_n_0,
      O => o_output_bita_OBUF_inst_i_853_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_854: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1432_n_0,
      I1 => o_output_bita_OBUF_inst_i_1433_n_0,
      O => o_output_bita_OBUF_inst_i_854_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_855: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1434_n_0,
      I1 => o_output_bita_OBUF_inst_i_1435_n_0,
      O => o_output_bita_OBUF_inst_i_855_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_856: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1436_n_0,
      I1 => o_output_bita_OBUF_inst_i_1437_n_0,
      O => o_output_bita_OBUF_inst_i_856_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_857: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1438_n_0,
      I1 => o_output_bita_OBUF_inst_i_1439_n_0,
      O => o_output_bita_OBUF_inst_i_857_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_858: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1440_n_0,
      I1 => o_output_bita_OBUF_inst_i_1441_n_0,
      O => o_output_bita_OBUF_inst_i_858_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_859: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1442_n_0,
      I1 => o_output_bita_OBUF_inst_i_1443_n_0,
      O => o_output_bita_OBUF_inst_i_859_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_284_n_0,
      I1 => o_output_bita_OBUF_inst_i_285_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_286_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_287_n_0,
      O => o_output_bita_OBUF_inst_i_86_n_0
    );
o_output_bita_OBUF_inst_i_860: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(19),
      I1 => \s_doutas[0,90]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(19),
      O => o_output_bita_OBUF_inst_i_860_n_0
    );
o_output_bita_OBUF_inst_i_861: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(19),
      I1 => \s_doutas[0,94]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(19),
      O => o_output_bita_OBUF_inst_i_861_n_0
    );
o_output_bita_OBUF_inst_i_862: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(19),
      I1 => \s_doutas[0,82]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(19),
      O => o_output_bita_OBUF_inst_i_862_n_0
    );
o_output_bita_OBUF_inst_i_863: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(19),
      I1 => \s_doutas[0,86]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(19),
      O => o_output_bita_OBUF_inst_i_863_n_0
    );
o_output_bita_OBUF_inst_i_864: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(19),
      I1 => \s_doutas[0,74]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(19),
      O => o_output_bita_OBUF_inst_i_864_n_0
    );
o_output_bita_OBUF_inst_i_865: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(19),
      I1 => \s_doutas[0,78]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(19),
      O => o_output_bita_OBUF_inst_i_865_n_0
    );
o_output_bita_OBUF_inst_i_866: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(19),
      I1 => \s_doutas[0,66]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(19),
      O => o_output_bita_OBUF_inst_i_866_n_0
    );
o_output_bita_OBUF_inst_i_867: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(19),
      I1 => \s_doutas[0,70]\(19),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(19),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(19),
      O => o_output_bita_OBUF_inst_i_867_n_0
    );
o_output_bita_OBUF_inst_i_868: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1444_n_0,
      I1 => o_output_bita_OBUF_inst_i_1445_n_0,
      O => o_output_bita_OBUF_inst_i_868_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_869: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1446_n_0,
      I1 => o_output_bita_OBUF_inst_i_1447_n_0,
      O => o_output_bita_OBUF_inst_i_869_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_288_n_0,
      I1 => o_output_bita_OBUF_inst_i_289_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_290_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_291_n_0,
      O => o_output_bita_OBUF_inst_i_87_n_0
    );
o_output_bita_OBUF_inst_i_870: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1448_n_0,
      I1 => o_output_bita_OBUF_inst_i_1449_n_0,
      O => o_output_bita_OBUF_inst_i_870_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_871: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1450_n_0,
      I1 => o_output_bita_OBUF_inst_i_1451_n_0,
      O => o_output_bita_OBUF_inst_i_871_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_872: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1452_n_0,
      I1 => o_output_bita_OBUF_inst_i_1453_n_0,
      O => o_output_bita_OBUF_inst_i_872_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_873: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1454_n_0,
      I1 => o_output_bita_OBUF_inst_i_1455_n_0,
      O => o_output_bita_OBUF_inst_i_873_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_874: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1456_n_0,
      I1 => o_output_bita_OBUF_inst_i_1457_n_0,
      O => o_output_bita_OBUF_inst_i_874_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_875: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1458_n_0,
      I1 => o_output_bita_OBUF_inst_i_1459_n_0,
      O => o_output_bita_OBUF_inst_i_875_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bita_OBUF_inst_i_876: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(20),
      I1 => \s_doutas[0,90]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(20),
      O => o_output_bita_OBUF_inst_i_876_n_0
    );
o_output_bita_OBUF_inst_i_877: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(20),
      I1 => \s_doutas[0,94]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(20),
      O => o_output_bita_OBUF_inst_i_877_n_0
    );
o_output_bita_OBUF_inst_i_878: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(20),
      I1 => \s_doutas[0,82]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(20),
      O => o_output_bita_OBUF_inst_i_878_n_0
    );
o_output_bita_OBUF_inst_i_879: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(20),
      I1 => \s_doutas[0,86]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(20),
      O => o_output_bita_OBUF_inst_i_879_n_0
    );
o_output_bita_OBUF_inst_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_292_n_0,
      I1 => o_output_bita_OBUF_inst_i_293_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_294_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_295_n_0,
      O => o_output_bita_OBUF_inst_i_88_n_0
    );
o_output_bita_OBUF_inst_i_880: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(20),
      I1 => \s_doutas[0,74]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(20),
      O => o_output_bita_OBUF_inst_i_880_n_0
    );
o_output_bita_OBUF_inst_i_881: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(20),
      I1 => \s_doutas[0,78]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(20),
      O => o_output_bita_OBUF_inst_i_881_n_0
    );
o_output_bita_OBUF_inst_i_882: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(20),
      I1 => \s_doutas[0,66]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(20),
      O => o_output_bita_OBUF_inst_i_882_n_0
    );
o_output_bita_OBUF_inst_i_883: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(20),
      I1 => \s_doutas[0,70]\(20),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(20),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(20),
      O => o_output_bita_OBUF_inst_i_883_n_0
    );
o_output_bita_OBUF_inst_i_884: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1460_n_0,
      I1 => o_output_bita_OBUF_inst_i_1461_n_0,
      O => o_output_bita_OBUF_inst_i_884_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_885: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1462_n_0,
      I1 => o_output_bita_OBUF_inst_i_1463_n_0,
      O => o_output_bita_OBUF_inst_i_885_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_886: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1464_n_0,
      I1 => o_output_bita_OBUF_inst_i_1465_n_0,
      O => o_output_bita_OBUF_inst_i_886_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_887: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1466_n_0,
      I1 => o_output_bita_OBUF_inst_i_1467_n_0,
      O => o_output_bita_OBUF_inst_i_887_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_888: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1468_n_0,
      I1 => o_output_bita_OBUF_inst_i_1469_n_0,
      O => o_output_bita_OBUF_inst_i_888_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_889: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1470_n_0,
      I1 => o_output_bita_OBUF_inst_i_1471_n_0,
      O => o_output_bita_OBUF_inst_i_889_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_296_n_0,
      I1 => o_output_bita_OBUF_inst_i_297_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_298_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_299_n_0,
      O => o_output_bita_OBUF_inst_i_89_n_0
    );
o_output_bita_OBUF_inst_i_890: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1472_n_0,
      I1 => o_output_bita_OBUF_inst_i_1473_n_0,
      O => o_output_bita_OBUF_inst_i_890_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_891: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1474_n_0,
      I1 => o_output_bita_OBUF_inst_i_1475_n_0,
      O => o_output_bita_OBUF_inst_i_891_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_892: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(11),
      I1 => \s_doutas[0,90]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(11),
      O => o_output_bita_OBUF_inst_i_892_n_0
    );
o_output_bita_OBUF_inst_i_893: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(11),
      I1 => \s_doutas[0,94]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(11),
      O => o_output_bita_OBUF_inst_i_893_n_0
    );
o_output_bita_OBUF_inst_i_894: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(11),
      I1 => \s_doutas[0,82]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(11),
      O => o_output_bita_OBUF_inst_i_894_n_0
    );
o_output_bita_OBUF_inst_i_895: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(11),
      I1 => \s_doutas[0,86]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(11),
      O => o_output_bita_OBUF_inst_i_895_n_0
    );
o_output_bita_OBUF_inst_i_896: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(11),
      I1 => \s_doutas[0,74]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(11),
      O => o_output_bita_OBUF_inst_i_896_n_0
    );
o_output_bita_OBUF_inst_i_897: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(11),
      I1 => \s_doutas[0,78]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(11),
      O => o_output_bita_OBUF_inst_i_897_n_0
    );
o_output_bita_OBUF_inst_i_898: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(11),
      I1 => \s_doutas[0,66]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(11),
      O => o_output_bita_OBUF_inst_i_898_n_0
    );
o_output_bita_OBUF_inst_i_899: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(11),
      I1 => \s_doutas[0,70]\(11),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(11),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(11),
      O => o_output_bita_OBUF_inst_i_899_n_0
    );
o_output_bita_OBUF_inst_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_46_n_0,
      I1 => o_output_bita_OBUF_inst_i_47_n_0,
      O => s_douta(23),
      S => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bita_OBUF_inst_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_300_n_0,
      I1 => o_output_bita_OBUF_inst_i_301_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_302_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_303_n_0,
      O => o_output_bita_OBUF_inst_i_90_n_0
    );
o_output_bita_OBUF_inst_i_900: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1476_n_0,
      I1 => o_output_bita_OBUF_inst_i_1477_n_0,
      O => o_output_bita_OBUF_inst_i_900_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_901: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1478_n_0,
      I1 => o_output_bita_OBUF_inst_i_1479_n_0,
      O => o_output_bita_OBUF_inst_i_901_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_902: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1480_n_0,
      I1 => o_output_bita_OBUF_inst_i_1481_n_0,
      O => o_output_bita_OBUF_inst_i_902_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_903: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1482_n_0,
      I1 => o_output_bita_OBUF_inst_i_1483_n_0,
      O => o_output_bita_OBUF_inst_i_903_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_904: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1484_n_0,
      I1 => o_output_bita_OBUF_inst_i_1485_n_0,
      O => o_output_bita_OBUF_inst_i_904_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_905: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1486_n_0,
      I1 => o_output_bita_OBUF_inst_i_1487_n_0,
      O => o_output_bita_OBUF_inst_i_905_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_906: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1488_n_0,
      I1 => o_output_bita_OBUF_inst_i_1489_n_0,
      O => o_output_bita_OBUF_inst_i_906_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_907: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1490_n_0,
      I1 => o_output_bita_OBUF_inst_i_1491_n_0,
      O => o_output_bita_OBUF_inst_i_907_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_908: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(12),
      I1 => \s_doutas[0,90]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(12),
      O => o_output_bita_OBUF_inst_i_908_n_0
    );
o_output_bita_OBUF_inst_i_909: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(12),
      I1 => \s_doutas[0,94]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(12),
      O => o_output_bita_OBUF_inst_i_909_n_0
    );
o_output_bita_OBUF_inst_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_304_n_0,
      I1 => o_output_bita_OBUF_inst_i_305_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_306_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bita_OBUF_inst_i_307_n_0,
      O => o_output_bita_OBUF_inst_i_91_n_0
    );
o_output_bita_OBUF_inst_i_910: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(12),
      I1 => \s_doutas[0,82]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(12),
      O => o_output_bita_OBUF_inst_i_910_n_0
    );
o_output_bita_OBUF_inst_i_911: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(12),
      I1 => \s_doutas[0,86]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(12),
      O => o_output_bita_OBUF_inst_i_911_n_0
    );
o_output_bita_OBUF_inst_i_912: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(12),
      I1 => \s_doutas[0,74]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(12),
      O => o_output_bita_OBUF_inst_i_912_n_0
    );
o_output_bita_OBUF_inst_i_913: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(12),
      I1 => \s_doutas[0,78]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(12),
      O => o_output_bita_OBUF_inst_i_913_n_0
    );
o_output_bita_OBUF_inst_i_914: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(12),
      I1 => \s_doutas[0,66]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(12),
      O => o_output_bita_OBUF_inst_i_914_n_0
    );
o_output_bita_OBUF_inst_i_915: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(12),
      I1 => \s_doutas[0,70]\(12),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(12),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(12),
      O => o_output_bita_OBUF_inst_i_915_n_0
    );
o_output_bita_OBUF_inst_i_916: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1492_n_0,
      I1 => o_output_bita_OBUF_inst_i_1493_n_0,
      O => o_output_bita_OBUF_inst_i_916_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_917: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1494_n_0,
      I1 => o_output_bita_OBUF_inst_i_1495_n_0,
      O => o_output_bita_OBUF_inst_i_917_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_918: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1496_n_0,
      I1 => o_output_bita_OBUF_inst_i_1497_n_0,
      O => o_output_bita_OBUF_inst_i_918_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_919: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1498_n_0,
      I1 => o_output_bita_OBUF_inst_i_1499_n_0,
      O => o_output_bita_OBUF_inst_i_919_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_308_n_0,
      I1 => o_output_bita_OBUF_inst_i_309_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_310_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_311_n_0,
      O => o_output_bita_OBUF_inst_i_92_n_0
    );
o_output_bita_OBUF_inst_i_920: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1500_n_0,
      I1 => o_output_bita_OBUF_inst_i_1501_n_0,
      O => o_output_bita_OBUF_inst_i_920_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_921: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1502_n_0,
      I1 => o_output_bita_OBUF_inst_i_1503_n_0,
      O => o_output_bita_OBUF_inst_i_921_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_922: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1504_n_0,
      I1 => o_output_bita_OBUF_inst_i_1505_n_0,
      O => o_output_bita_OBUF_inst_i_922_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_923: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1506_n_0,
      I1 => o_output_bita_OBUF_inst_i_1507_n_0,
      O => o_output_bita_OBUF_inst_i_923_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_924: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(16),
      I1 => \s_doutas[0,90]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(16),
      O => o_output_bita_OBUF_inst_i_924_n_0
    );
o_output_bita_OBUF_inst_i_925: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(16),
      I1 => \s_doutas[0,94]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(16),
      O => o_output_bita_OBUF_inst_i_925_n_0
    );
o_output_bita_OBUF_inst_i_926: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(16),
      I1 => \s_doutas[0,82]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(16),
      O => o_output_bita_OBUF_inst_i_926_n_0
    );
o_output_bita_OBUF_inst_i_927: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(16),
      I1 => \s_doutas[0,86]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(16),
      O => o_output_bita_OBUF_inst_i_927_n_0
    );
o_output_bita_OBUF_inst_i_928: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(16),
      I1 => \s_doutas[0,74]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(16),
      O => o_output_bita_OBUF_inst_i_928_n_0
    );
o_output_bita_OBUF_inst_i_929: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(16),
      I1 => \s_doutas[0,78]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(16),
      O => o_output_bita_OBUF_inst_i_929_n_0
    );
o_output_bita_OBUF_inst_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_312_n_0,
      I1 => o_output_bita_OBUF_inst_i_313_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_314_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_315_n_0,
      O => o_output_bita_OBUF_inst_i_93_n_0
    );
o_output_bita_OBUF_inst_i_930: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(16),
      I1 => \s_doutas[0,66]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(16),
      O => o_output_bita_OBUF_inst_i_930_n_0
    );
o_output_bita_OBUF_inst_i_931: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(16),
      I1 => \s_doutas[0,70]\(16),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(16),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(16),
      O => o_output_bita_OBUF_inst_i_931_n_0
    );
o_output_bita_OBUF_inst_i_932: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1508_n_0,
      I1 => o_output_bita_OBUF_inst_i_1509_n_0,
      O => o_output_bita_OBUF_inst_i_932_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_933: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1510_n_0,
      I1 => o_output_bita_OBUF_inst_i_1511_n_0,
      O => o_output_bita_OBUF_inst_i_933_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_934: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1512_n_0,
      I1 => o_output_bita_OBUF_inst_i_1513_n_0,
      O => o_output_bita_OBUF_inst_i_934_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_935: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1514_n_0,
      I1 => o_output_bita_OBUF_inst_i_1515_n_0,
      O => o_output_bita_OBUF_inst_i_935_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_936: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1516_n_0,
      I1 => o_output_bita_OBUF_inst_i_1517_n_0,
      O => o_output_bita_OBUF_inst_i_936_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_937: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1518_n_0,
      I1 => o_output_bita_OBUF_inst_i_1519_n_0,
      O => o_output_bita_OBUF_inst_i_937_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_938: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1520_n_0,
      I1 => o_output_bita_OBUF_inst_i_1521_n_0,
      O => o_output_bita_OBUF_inst_i_938_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_939: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1522_n_0,
      I1 => o_output_bita_OBUF_inst_i_1523_n_0,
      O => o_output_bita_OBUF_inst_i_939_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_316_n_0,
      I1 => o_output_bita_OBUF_inst_i_317_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_318_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_319_n_0,
      O => o_output_bita_OBUF_inst_i_94_n_0
    );
o_output_bita_OBUF_inst_i_940: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(15),
      I1 => \s_doutas[0,90]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(15),
      O => o_output_bita_OBUF_inst_i_940_n_0
    );
o_output_bita_OBUF_inst_i_941: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(15),
      I1 => \s_doutas[0,94]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(15),
      O => o_output_bita_OBUF_inst_i_941_n_0
    );
o_output_bita_OBUF_inst_i_942: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(15),
      I1 => \s_doutas[0,82]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(15),
      O => o_output_bita_OBUF_inst_i_942_n_0
    );
o_output_bita_OBUF_inst_i_943: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(15),
      I1 => \s_doutas[0,86]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(15),
      O => o_output_bita_OBUF_inst_i_943_n_0
    );
o_output_bita_OBUF_inst_i_944: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(15),
      I1 => \s_doutas[0,74]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(15),
      O => o_output_bita_OBUF_inst_i_944_n_0
    );
o_output_bita_OBUF_inst_i_945: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(15),
      I1 => \s_doutas[0,78]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(15),
      O => o_output_bita_OBUF_inst_i_945_n_0
    );
o_output_bita_OBUF_inst_i_946: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(15),
      I1 => \s_doutas[0,66]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(15),
      O => o_output_bita_OBUF_inst_i_946_n_0
    );
o_output_bita_OBUF_inst_i_947: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(15),
      I1 => \s_doutas[0,70]\(15),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(15),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(15),
      O => o_output_bita_OBUF_inst_i_947_n_0
    );
o_output_bita_OBUF_inst_i_948: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1524_n_0,
      I1 => o_output_bita_OBUF_inst_i_1525_n_0,
      O => o_output_bita_OBUF_inst_i_948_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_949: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1526_n_0,
      I1 => o_output_bita_OBUF_inst_i_1527_n_0,
      O => o_output_bita_OBUF_inst_i_949_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_320_n_0,
      I1 => o_output_bita_OBUF_inst_i_321_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_322_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_323_n_0,
      O => o_output_bita_OBUF_inst_i_95_n_0
    );
o_output_bita_OBUF_inst_i_950: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1528_n_0,
      I1 => o_output_bita_OBUF_inst_i_1529_n_0,
      O => o_output_bita_OBUF_inst_i_950_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_951: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1530_n_0,
      I1 => o_output_bita_OBUF_inst_i_1531_n_0,
      O => o_output_bita_OBUF_inst_i_951_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_952: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1532_n_0,
      I1 => o_output_bita_OBUF_inst_i_1533_n_0,
      O => o_output_bita_OBUF_inst_i_952_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_953: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1534_n_0,
      I1 => o_output_bita_OBUF_inst_i_1535_n_0,
      O => o_output_bita_OBUF_inst_i_953_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_954: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1536_n_0,
      I1 => o_output_bita_OBUF_inst_i_1537_n_0,
      O => o_output_bita_OBUF_inst_i_954_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_955: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1538_n_0,
      I1 => o_output_bita_OBUF_inst_i_1539_n_0,
      O => o_output_bita_OBUF_inst_i_955_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_956: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(14),
      I1 => \s_doutas[0,90]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(14),
      O => o_output_bita_OBUF_inst_i_956_n_0
    );
o_output_bita_OBUF_inst_i_957: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(14),
      I1 => \s_doutas[0,94]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(14),
      O => o_output_bita_OBUF_inst_i_957_n_0
    );
o_output_bita_OBUF_inst_i_958: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(14),
      I1 => \s_doutas[0,82]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(14),
      O => o_output_bita_OBUF_inst_i_958_n_0
    );
o_output_bita_OBUF_inst_i_959: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(14),
      I1 => \s_doutas[0,86]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(14),
      O => o_output_bita_OBUF_inst_i_959_n_0
    );
o_output_bita_OBUF_inst_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_324_n_0,
      I1 => o_output_bita_OBUF_inst_i_325_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_326_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_327_n_0,
      O => o_output_bita_OBUF_inst_i_96_n_0
    );
o_output_bita_OBUF_inst_i_960: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(14),
      I1 => \s_doutas[0,74]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(14),
      O => o_output_bita_OBUF_inst_i_960_n_0
    );
o_output_bita_OBUF_inst_i_961: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(14),
      I1 => \s_doutas[0,78]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(14),
      O => o_output_bita_OBUF_inst_i_961_n_0
    );
o_output_bita_OBUF_inst_i_962: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(14),
      I1 => \s_doutas[0,66]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(14),
      O => o_output_bita_OBUF_inst_i_962_n_0
    );
o_output_bita_OBUF_inst_i_963: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(14),
      I1 => \s_doutas[0,70]\(14),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(14),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(14),
      O => o_output_bita_OBUF_inst_i_963_n_0
    );
o_output_bita_OBUF_inst_i_964: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1540_n_0,
      I1 => o_output_bita_OBUF_inst_i_1541_n_0,
      O => o_output_bita_OBUF_inst_i_964_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_965: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1542_n_0,
      I1 => o_output_bita_OBUF_inst_i_1543_n_0,
      O => o_output_bita_OBUF_inst_i_965_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_966: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1544_n_0,
      I1 => o_output_bita_OBUF_inst_i_1545_n_0,
      O => o_output_bita_OBUF_inst_i_966_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_967: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1546_n_0,
      I1 => o_output_bita_OBUF_inst_i_1547_n_0,
      O => o_output_bita_OBUF_inst_i_967_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_968: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1548_n_0,
      I1 => o_output_bita_OBUF_inst_i_1549_n_0,
      O => o_output_bita_OBUF_inst_i_968_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_969: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1550_n_0,
      I1 => o_output_bita_OBUF_inst_i_1551_n_0,
      O => o_output_bita_OBUF_inst_i_969_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_328_n_0,
      I1 => o_output_bita_OBUF_inst_i_329_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_330_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_331_n_0,
      O => o_output_bita_OBUF_inst_i_97_n_0
    );
o_output_bita_OBUF_inst_i_970: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1552_n_0,
      I1 => o_output_bita_OBUF_inst_i_1553_n_0,
      O => o_output_bita_OBUF_inst_i_970_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_971: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bita_OBUF_inst_i_1554_n_0,
      I1 => o_output_bita_OBUF_inst_i_1555_n_0,
      O => o_output_bita_OBUF_inst_i_971_n_0,
      S => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bita_OBUF_inst_i_972: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,91]\(13),
      I1 => \s_doutas[0,90]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,89]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,88]\(13),
      O => o_output_bita_OBUF_inst_i_972_n_0
    );
o_output_bita_OBUF_inst_i_973: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,95]\(13),
      I1 => \s_doutas[0,94]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,93]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,92]\(13),
      O => o_output_bita_OBUF_inst_i_973_n_0
    );
o_output_bita_OBUF_inst_i_974: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,83]\(13),
      I1 => \s_doutas[0,82]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,81]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,80]\(13),
      O => o_output_bita_OBUF_inst_i_974_n_0
    );
o_output_bita_OBUF_inst_i_975: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,87]\(13),
      I1 => \s_doutas[0,86]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,85]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,84]\(13),
      O => o_output_bita_OBUF_inst_i_975_n_0
    );
o_output_bita_OBUF_inst_i_976: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,75]\(13),
      I1 => \s_doutas[0,74]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,73]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,72]\(13),
      O => o_output_bita_OBUF_inst_i_976_n_0
    );
o_output_bita_OBUF_inst_i_977: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,79]\(13),
      I1 => \s_doutas[0,78]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,77]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,76]\(13),
      O => o_output_bita_OBUF_inst_i_977_n_0
    );
o_output_bita_OBUF_inst_i_978: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,67]\(13),
      I1 => \s_doutas[0,66]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,65]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,64]\(13),
      O => o_output_bita_OBUF_inst_i_978_n_0
    );
o_output_bita_OBUF_inst_i_979: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,71]\(13),
      I1 => \s_doutas[0,70]\(13),
      I2 => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutas[0,69]\(13),
      I4 => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutas[0,68]\(13),
      O => o_output_bita_OBUF_inst_i_979_n_0
    );
o_output_bita_OBUF_inst_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_332_n_0,
      I1 => o_output_bita_OBUF_inst_i_333_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(5),
      I3 => o_output_bita_OBUF_inst_i_334_n_0,
      I4 => \s_brama_sel_pline_reg[3]_3\(4),
      I5 => o_output_bita_OBUF_inst_i_335_n_0,
      O => o_output_bita_OBUF_inst_i_98_n_0
    );
o_output_bita_OBUF_inst_i_980: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(24),
      I1 => \s_doutas[0,50]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(24),
      O => o_output_bita_OBUF_inst_i_980_n_0
    );
o_output_bita_OBUF_inst_i_981: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(24),
      I1 => \s_doutas[0,54]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(24),
      O => o_output_bita_OBUF_inst_i_981_n_0
    );
o_output_bita_OBUF_inst_i_982: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(24),
      I1 => \s_doutas[0,58]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(24),
      O => o_output_bita_OBUF_inst_i_982_n_0
    );
o_output_bita_OBUF_inst_i_983: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(24),
      I1 => \s_doutas[0,62]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(24),
      O => o_output_bita_OBUF_inst_i_983_n_0
    );
o_output_bita_OBUF_inst_i_984: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,35]\(24),
      I1 => \s_doutas[0,34]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,33]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,32]\(24),
      O => o_output_bita_OBUF_inst_i_984_n_0
    );
o_output_bita_OBUF_inst_i_985: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,39]\(24),
      I1 => \s_doutas[0,38]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,37]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,36]\(24),
      O => o_output_bita_OBUF_inst_i_985_n_0
    );
o_output_bita_OBUF_inst_i_986: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,43]\(24),
      I1 => \s_doutas[0,42]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,41]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,40]\(24),
      O => o_output_bita_OBUF_inst_i_986_n_0
    );
o_output_bita_OBUF_inst_i_987: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,47]\(24),
      I1 => \s_doutas[0,46]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,45]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,44]\(24),
      O => o_output_bita_OBUF_inst_i_987_n_0
    );
o_output_bita_OBUF_inst_i_988: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,19]\(24),
      I1 => \s_doutas[0,18]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,17]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,16]\(24),
      O => o_output_bita_OBUF_inst_i_988_n_0
    );
o_output_bita_OBUF_inst_i_989: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,23]\(24),
      I1 => \s_doutas[0,22]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,21]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,20]\(24),
      O => o_output_bita_OBUF_inst_i_989_n_0
    );
o_output_bita_OBUF_inst_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bita_OBUF_inst_i_336_n_0,
      I1 => o_output_bita_OBUF_inst_i_337_n_0,
      I2 => \s_brama_sel_pline_reg[3]_3\(4),
      I3 => o_output_bita_OBUF_inst_i_338_n_0,
      I4 => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bita_OBUF_inst_i_339_n_0,
      O => o_output_bita_OBUF_inst_i_99_n_0
    );
o_output_bita_OBUF_inst_i_990: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,27]\(24),
      I1 => \s_doutas[0,26]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,25]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,24]\(24),
      O => o_output_bita_OBUF_inst_i_990_n_0
    );
o_output_bita_OBUF_inst_i_991: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,31]\(24),
      I1 => \s_doutas[0,30]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,29]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,28]\(24),
      O => o_output_bita_OBUF_inst_i_991_n_0
    );
o_output_bita_OBUF_inst_i_992: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,3]\(24),
      I1 => \s_doutas[0,2]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,1]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,0]\(24),
      O => o_output_bita_OBUF_inst_i_992_n_0
    );
o_output_bita_OBUF_inst_i_993: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,7]\(24),
      I1 => \s_doutas[0,6]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,5]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,4]\(24),
      O => o_output_bita_OBUF_inst_i_993_n_0
    );
o_output_bita_OBUF_inst_i_994: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,11]\(24),
      I1 => \s_doutas[0,10]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,9]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,8]\(24),
      O => o_output_bita_OBUF_inst_i_994_n_0
    );
o_output_bita_OBUF_inst_i_995: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,15]\(24),
      I1 => \s_doutas[0,14]\(24),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,13]\(24),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,12]\(24),
      O => o_output_bita_OBUF_inst_i_995_n_0
    );
o_output_bita_OBUF_inst_i_996: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,51]\(23),
      I1 => \s_doutas[0,50]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,49]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,48]\(23),
      O => o_output_bita_OBUF_inst_i_996_n_0
    );
o_output_bita_OBUF_inst_i_997: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,55]\(23),
      I1 => \s_doutas[0,54]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,53]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,52]\(23),
      O => o_output_bita_OBUF_inst_i_997_n_0
    );
o_output_bita_OBUF_inst_i_998: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,59]\(23),
      I1 => \s_doutas[0,58]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,57]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,56]\(23),
      O => o_output_bita_OBUF_inst_i_998_n_0
    );
o_output_bita_OBUF_inst_i_999: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutas[0,63]\(23),
      I1 => \s_doutas[0,62]\(23),
      I2 => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutas[0,61]\(23),
      I4 => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutas[0,60]\(23),
      O => o_output_bita_OBUF_inst_i_999_n_0
    );
o_output_bitb_OBUF_inst_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_48_n_0,
      I1 => o_output_bitb_OBUF_inst_i_49_n_0,
      O => s_doutb(27),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_340_n_0,
      I1 => o_output_bitb_OBUF_inst_i_341_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_342_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_343_n_0,
      O => o_output_bitb_OBUF_inst_i_100_n_0
    );
o_output_bitb_OBUF_inst_i_1000: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(23),
      I1 => \s_doutbs[0,34]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(23),
      O => o_output_bitb_OBUF_inst_i_1000_n_0
    );
o_output_bitb_OBUF_inst_i_1001: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(23),
      I1 => \s_doutbs[0,38]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(23),
      O => o_output_bitb_OBUF_inst_i_1001_n_0
    );
o_output_bitb_OBUF_inst_i_1002: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(23),
      I1 => \s_doutbs[0,42]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(23),
      O => o_output_bitb_OBUF_inst_i_1002_n_0
    );
o_output_bitb_OBUF_inst_i_1003: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(23),
      I1 => \s_doutbs[0,46]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(23),
      O => o_output_bitb_OBUF_inst_i_1003_n_0
    );
o_output_bitb_OBUF_inst_i_1004: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(23),
      I1 => \s_doutbs[0,18]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(23),
      O => o_output_bitb_OBUF_inst_i_1004_n_0
    );
o_output_bitb_OBUF_inst_i_1005: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(23),
      I1 => \s_doutbs[0,22]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(23),
      O => o_output_bitb_OBUF_inst_i_1005_n_0
    );
o_output_bitb_OBUF_inst_i_1006: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(23),
      I1 => \s_doutbs[0,26]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(23),
      O => o_output_bitb_OBUF_inst_i_1006_n_0
    );
o_output_bitb_OBUF_inst_i_1007: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(23),
      I1 => \s_doutbs[0,30]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(23),
      O => o_output_bitb_OBUF_inst_i_1007_n_0
    );
o_output_bitb_OBUF_inst_i_1008: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(23),
      I1 => \s_doutbs[0,2]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(23),
      O => o_output_bitb_OBUF_inst_i_1008_n_0
    );
o_output_bitb_OBUF_inst_i_1009: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(23),
      I1 => \s_doutbs[0,6]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(23),
      O => o_output_bitb_OBUF_inst_i_1009_n_0
    );
o_output_bitb_OBUF_inst_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_344_n_0,
      I1 => o_output_bitb_OBUF_inst_i_345_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_346_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_347_n_0,
      O => o_output_bitb_OBUF_inst_i_101_n_0
    );
o_output_bitb_OBUF_inst_i_1010: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(23),
      I1 => \s_doutbs[0,10]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(23),
      O => o_output_bitb_OBUF_inst_i_1010_n_0
    );
o_output_bitb_OBUF_inst_i_1011: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(23),
      I1 => \s_doutbs[0,14]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(23),
      O => o_output_bitb_OBUF_inst_i_1011_n_0
    );
o_output_bitb_OBUF_inst_i_1012: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(27),
      I1 => \s_doutbs[0,50]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(27),
      O => o_output_bitb_OBUF_inst_i_1012_n_0
    );
o_output_bitb_OBUF_inst_i_1013: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(27),
      I1 => \s_doutbs[0,54]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(27),
      O => o_output_bitb_OBUF_inst_i_1013_n_0
    );
o_output_bitb_OBUF_inst_i_1014: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(27),
      I1 => \s_doutbs[0,58]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(27),
      O => o_output_bitb_OBUF_inst_i_1014_n_0
    );
o_output_bitb_OBUF_inst_i_1015: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(27),
      I1 => \s_doutbs[0,62]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(27),
      O => o_output_bitb_OBUF_inst_i_1015_n_0
    );
o_output_bitb_OBUF_inst_i_1016: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(27),
      I1 => \s_doutbs[0,34]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(27),
      O => o_output_bitb_OBUF_inst_i_1016_n_0
    );
o_output_bitb_OBUF_inst_i_1017: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(27),
      I1 => \s_doutbs[0,38]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(27),
      O => o_output_bitb_OBUF_inst_i_1017_n_0
    );
o_output_bitb_OBUF_inst_i_1018: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(27),
      I1 => \s_doutbs[0,42]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(27),
      O => o_output_bitb_OBUF_inst_i_1018_n_0
    );
o_output_bitb_OBUF_inst_i_1019: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(27),
      I1 => \s_doutbs[0,46]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(27),
      O => o_output_bitb_OBUF_inst_i_1019_n_0
    );
o_output_bitb_OBUF_inst_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_348_n_0,
      I1 => o_output_bitb_OBUF_inst_i_349_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_350_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_351_n_0,
      O => o_output_bitb_OBUF_inst_i_102_n_0
    );
o_output_bitb_OBUF_inst_i_1020: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(27),
      I1 => \s_doutbs[0,18]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(27),
      O => o_output_bitb_OBUF_inst_i_1020_n_0
    );
o_output_bitb_OBUF_inst_i_1021: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(27),
      I1 => \s_doutbs[0,22]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(27),
      O => o_output_bitb_OBUF_inst_i_1021_n_0
    );
o_output_bitb_OBUF_inst_i_1022: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(27),
      I1 => \s_doutbs[0,26]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(27),
      O => o_output_bitb_OBUF_inst_i_1022_n_0
    );
o_output_bitb_OBUF_inst_i_1023: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(27),
      I1 => \s_doutbs[0,30]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(27),
      O => o_output_bitb_OBUF_inst_i_1023_n_0
    );
o_output_bitb_OBUF_inst_i_1024: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(27),
      I1 => \s_doutbs[0,2]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(27),
      O => o_output_bitb_OBUF_inst_i_1024_n_0
    );
o_output_bitb_OBUF_inst_i_1025: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(27),
      I1 => \s_doutbs[0,6]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(27),
      O => o_output_bitb_OBUF_inst_i_1025_n_0
    );
o_output_bitb_OBUF_inst_i_1026: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(27),
      I1 => \s_doutbs[0,10]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(27),
      O => o_output_bitb_OBUF_inst_i_1026_n_0
    );
o_output_bitb_OBUF_inst_i_1027: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(27),
      I1 => \s_doutbs[0,14]\(27),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(27),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(27),
      O => o_output_bitb_OBUF_inst_i_1027_n_0
    );
o_output_bitb_OBUF_inst_i_1028: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(28),
      I1 => \s_doutbs[0,50]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,49]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,48]\(28),
      O => o_output_bitb_OBUF_inst_i_1028_n_0
    );
o_output_bitb_OBUF_inst_i_1029: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(28),
      I1 => \s_doutbs[0,54]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,53]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,52]\(28),
      O => o_output_bitb_OBUF_inst_i_1029_n_0
    );
o_output_bitb_OBUF_inst_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_352_n_0,
      I1 => o_output_bitb_OBUF_inst_i_353_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_354_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_355_n_0,
      O => o_output_bitb_OBUF_inst_i_103_n_0
    );
o_output_bitb_OBUF_inst_i_1030: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(28),
      I1 => \s_doutbs[0,58]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,57]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,56]\(28),
      O => o_output_bitb_OBUF_inst_i_1030_n_0
    );
o_output_bitb_OBUF_inst_i_1031: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(28),
      I1 => \s_doutbs[0,62]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,61]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,60]\(28),
      O => o_output_bitb_OBUF_inst_i_1031_n_0
    );
o_output_bitb_OBUF_inst_i_1032: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(28),
      I1 => \s_doutbs[0,34]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,33]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,32]\(28),
      O => o_output_bitb_OBUF_inst_i_1032_n_0
    );
o_output_bitb_OBUF_inst_i_1033: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(28),
      I1 => \s_doutbs[0,38]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,37]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,36]\(28),
      O => o_output_bitb_OBUF_inst_i_1033_n_0
    );
o_output_bitb_OBUF_inst_i_1034: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(28),
      I1 => \s_doutbs[0,42]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,41]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,40]\(28),
      O => o_output_bitb_OBUF_inst_i_1034_n_0
    );
o_output_bitb_OBUF_inst_i_1035: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(28),
      I1 => \s_doutbs[0,46]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,45]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,44]\(28),
      O => o_output_bitb_OBUF_inst_i_1035_n_0
    );
o_output_bitb_OBUF_inst_i_1036: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(28),
      I1 => \s_doutbs[0,18]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,17]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,16]\(28),
      O => o_output_bitb_OBUF_inst_i_1036_n_0
    );
o_output_bitb_OBUF_inst_i_1037: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(28),
      I1 => \s_doutbs[0,22]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,21]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,20]\(28),
      O => o_output_bitb_OBUF_inst_i_1037_n_0
    );
o_output_bitb_OBUF_inst_i_1038: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(28),
      I1 => \s_doutbs[0,26]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,25]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,24]\(28),
      O => o_output_bitb_OBUF_inst_i_1038_n_0
    );
o_output_bitb_OBUF_inst_i_1039: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(28),
      I1 => \s_doutbs[0,30]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,29]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,28]\(28),
      O => o_output_bitb_OBUF_inst_i_1039_n_0
    );
o_output_bitb_OBUF_inst_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_356_n_0,
      I1 => o_output_bitb_OBUF_inst_i_357_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_358_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_359_n_0,
      O => o_output_bitb_OBUF_inst_i_104_n_0
    );
o_output_bitb_OBUF_inst_i_1040: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(28),
      I1 => \s_doutbs[0,2]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,1]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,0]\(28),
      O => o_output_bitb_OBUF_inst_i_1040_n_0
    );
o_output_bitb_OBUF_inst_i_1041: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(28),
      I1 => \s_doutbs[0,6]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,5]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,4]\(28),
      O => o_output_bitb_OBUF_inst_i_1041_n_0
    );
o_output_bitb_OBUF_inst_i_1042: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(28),
      I1 => \s_doutbs[0,10]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,9]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,8]\(28),
      O => o_output_bitb_OBUF_inst_i_1042_n_0
    );
o_output_bitb_OBUF_inst_i_1043: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(28),
      I1 => \s_doutbs[0,14]\(28),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,13]\(28),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,12]\(28),
      O => o_output_bitb_OBUF_inst_i_1043_n_0
    );
o_output_bitb_OBUF_inst_i_1044: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(25),
      I1 => \s_doutbs[0,50]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(25),
      O => o_output_bitb_OBUF_inst_i_1044_n_0
    );
o_output_bitb_OBUF_inst_i_1045: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(25),
      I1 => \s_doutbs[0,54]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(25),
      O => o_output_bitb_OBUF_inst_i_1045_n_0
    );
o_output_bitb_OBUF_inst_i_1046: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(25),
      I1 => \s_doutbs[0,58]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(25),
      O => o_output_bitb_OBUF_inst_i_1046_n_0
    );
o_output_bitb_OBUF_inst_i_1047: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(25),
      I1 => \s_doutbs[0,62]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(25),
      O => o_output_bitb_OBUF_inst_i_1047_n_0
    );
o_output_bitb_OBUF_inst_i_1048: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(25),
      I1 => \s_doutbs[0,34]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(25),
      O => o_output_bitb_OBUF_inst_i_1048_n_0
    );
o_output_bitb_OBUF_inst_i_1049: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(25),
      I1 => \s_doutbs[0,38]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(25),
      O => o_output_bitb_OBUF_inst_i_1049_n_0
    );
o_output_bitb_OBUF_inst_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_360_n_0,
      I1 => o_output_bitb_OBUF_inst_i_361_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_362_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_363_n_0,
      O => o_output_bitb_OBUF_inst_i_105_n_0
    );
o_output_bitb_OBUF_inst_i_1050: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(25),
      I1 => \s_doutbs[0,42]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(25),
      O => o_output_bitb_OBUF_inst_i_1050_n_0
    );
o_output_bitb_OBUF_inst_i_1051: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(25),
      I1 => \s_doutbs[0,46]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(25),
      O => o_output_bitb_OBUF_inst_i_1051_n_0
    );
o_output_bitb_OBUF_inst_i_1052: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(25),
      I1 => \s_doutbs[0,18]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(25),
      O => o_output_bitb_OBUF_inst_i_1052_n_0
    );
o_output_bitb_OBUF_inst_i_1053: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(25),
      I1 => \s_doutbs[0,22]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(25),
      O => o_output_bitb_OBUF_inst_i_1053_n_0
    );
o_output_bitb_OBUF_inst_i_1054: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(25),
      I1 => \s_doutbs[0,26]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(25),
      O => o_output_bitb_OBUF_inst_i_1054_n_0
    );
o_output_bitb_OBUF_inst_i_1055: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(25),
      I1 => \s_doutbs[0,30]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(25),
      O => o_output_bitb_OBUF_inst_i_1055_n_0
    );
o_output_bitb_OBUF_inst_i_1056: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(25),
      I1 => \s_doutbs[0,2]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(25),
      O => o_output_bitb_OBUF_inst_i_1056_n_0
    );
o_output_bitb_OBUF_inst_i_1057: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(25),
      I1 => \s_doutbs[0,6]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(25),
      O => o_output_bitb_OBUF_inst_i_1057_n_0
    );
o_output_bitb_OBUF_inst_i_1058: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(25),
      I1 => \s_doutbs[0,10]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(25),
      O => o_output_bitb_OBUF_inst_i_1058_n_0
    );
o_output_bitb_OBUF_inst_i_1059: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(25),
      I1 => \s_doutbs[0,14]\(25),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(25),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(25),
      O => o_output_bitb_OBUF_inst_i_1059_n_0
    );
o_output_bitb_OBUF_inst_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_364_n_0,
      I1 => o_output_bitb_OBUF_inst_i_365_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_366_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_367_n_0,
      O => o_output_bitb_OBUF_inst_i_106_n_0
    );
o_output_bitb_OBUF_inst_i_1060: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(26),
      I1 => \s_doutbs[0,50]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(26),
      O => o_output_bitb_OBUF_inst_i_1060_n_0
    );
o_output_bitb_OBUF_inst_i_1061: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(26),
      I1 => \s_doutbs[0,54]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(26),
      O => o_output_bitb_OBUF_inst_i_1061_n_0
    );
o_output_bitb_OBUF_inst_i_1062: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(26),
      I1 => \s_doutbs[0,58]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(26),
      O => o_output_bitb_OBUF_inst_i_1062_n_0
    );
o_output_bitb_OBUF_inst_i_1063: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(26),
      I1 => \s_doutbs[0,62]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(26),
      O => o_output_bitb_OBUF_inst_i_1063_n_0
    );
o_output_bitb_OBUF_inst_i_1064: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(26),
      I1 => \s_doutbs[0,34]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(26),
      O => o_output_bitb_OBUF_inst_i_1064_n_0
    );
o_output_bitb_OBUF_inst_i_1065: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(26),
      I1 => \s_doutbs[0,38]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(26),
      O => o_output_bitb_OBUF_inst_i_1065_n_0
    );
o_output_bitb_OBUF_inst_i_1066: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(26),
      I1 => \s_doutbs[0,42]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(26),
      O => o_output_bitb_OBUF_inst_i_1066_n_0
    );
o_output_bitb_OBUF_inst_i_1067: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(26),
      I1 => \s_doutbs[0,46]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(26),
      O => o_output_bitb_OBUF_inst_i_1067_n_0
    );
o_output_bitb_OBUF_inst_i_1068: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(26),
      I1 => \s_doutbs[0,18]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(26),
      O => o_output_bitb_OBUF_inst_i_1068_n_0
    );
o_output_bitb_OBUF_inst_i_1069: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(26),
      I1 => \s_doutbs[0,22]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(26),
      O => o_output_bitb_OBUF_inst_i_1069_n_0
    );
o_output_bitb_OBUF_inst_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_368_n_0,
      I1 => o_output_bitb_OBUF_inst_i_369_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_370_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_371_n_0,
      O => o_output_bitb_OBUF_inst_i_107_n_0
    );
o_output_bitb_OBUF_inst_i_1070: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(26),
      I1 => \s_doutbs[0,26]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(26),
      O => o_output_bitb_OBUF_inst_i_1070_n_0
    );
o_output_bitb_OBUF_inst_i_1071: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(26),
      I1 => \s_doutbs[0,30]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(26),
      O => o_output_bitb_OBUF_inst_i_1071_n_0
    );
o_output_bitb_OBUF_inst_i_1072: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(26),
      I1 => \s_doutbs[0,2]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(26),
      O => o_output_bitb_OBUF_inst_i_1072_n_0
    );
o_output_bitb_OBUF_inst_i_1073: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(26),
      I1 => \s_doutbs[0,6]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(26),
      O => o_output_bitb_OBUF_inst_i_1073_n_0
    );
o_output_bitb_OBUF_inst_i_1074: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(26),
      I1 => \s_doutbs[0,10]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(26),
      O => o_output_bitb_OBUF_inst_i_1074_n_0
    );
o_output_bitb_OBUF_inst_i_1075: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(26),
      I1 => \s_doutbs[0,14]\(26),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(26),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(26),
      O => o_output_bitb_OBUF_inst_i_1075_n_0
    );
o_output_bitb_OBUF_inst_i_1076: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(30),
      I1 => \s_doutbs[0,50]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,49]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,48]\(30),
      O => o_output_bitb_OBUF_inst_i_1076_n_0
    );
o_output_bitb_OBUF_inst_i_1077: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(30),
      I1 => \s_doutbs[0,54]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,53]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,52]\(30),
      O => o_output_bitb_OBUF_inst_i_1077_n_0
    );
o_output_bitb_OBUF_inst_i_1078: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(30),
      I1 => \s_doutbs[0,58]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,57]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,56]\(30),
      O => o_output_bitb_OBUF_inst_i_1078_n_0
    );
o_output_bitb_OBUF_inst_i_1079: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(30),
      I1 => \s_doutbs[0,62]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,61]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,60]\(30),
      O => o_output_bitb_OBUF_inst_i_1079_n_0
    );
o_output_bitb_OBUF_inst_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_372_n_0,
      I1 => o_output_bitb_OBUF_inst_i_373_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_374_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_375_n_0,
      O => o_output_bitb_OBUF_inst_i_108_n_0
    );
o_output_bitb_OBUF_inst_i_1080: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(30),
      I1 => \s_doutbs[0,34]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,33]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,32]\(30),
      O => o_output_bitb_OBUF_inst_i_1080_n_0
    );
o_output_bitb_OBUF_inst_i_1081: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(30),
      I1 => \s_doutbs[0,38]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,37]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,36]\(30),
      O => o_output_bitb_OBUF_inst_i_1081_n_0
    );
o_output_bitb_OBUF_inst_i_1082: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(30),
      I1 => \s_doutbs[0,42]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,41]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,40]\(30),
      O => o_output_bitb_OBUF_inst_i_1082_n_0
    );
o_output_bitb_OBUF_inst_i_1083: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(30),
      I1 => \s_doutbs[0,46]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,45]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,44]\(30),
      O => o_output_bitb_OBUF_inst_i_1083_n_0
    );
o_output_bitb_OBUF_inst_i_1084: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(30),
      I1 => \s_doutbs[0,18]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,17]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,16]\(30),
      O => o_output_bitb_OBUF_inst_i_1084_n_0
    );
o_output_bitb_OBUF_inst_i_1085: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(30),
      I1 => \s_doutbs[0,22]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,21]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,20]\(30),
      O => o_output_bitb_OBUF_inst_i_1085_n_0
    );
o_output_bitb_OBUF_inst_i_1086: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(30),
      I1 => \s_doutbs[0,26]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,25]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,24]\(30),
      O => o_output_bitb_OBUF_inst_i_1086_n_0
    );
o_output_bitb_OBUF_inst_i_1087: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(30),
      I1 => \s_doutbs[0,30]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,29]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,28]\(30),
      O => o_output_bitb_OBUF_inst_i_1087_n_0
    );
o_output_bitb_OBUF_inst_i_1088: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(30),
      I1 => \s_doutbs[0,2]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,1]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,0]\(30),
      O => o_output_bitb_OBUF_inst_i_1088_n_0
    );
o_output_bitb_OBUF_inst_i_1089: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(30),
      I1 => \s_doutbs[0,6]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,5]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,4]\(30),
      O => o_output_bitb_OBUF_inst_i_1089_n_0
    );
o_output_bitb_OBUF_inst_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_376_n_0,
      I1 => o_output_bitb_OBUF_inst_i_377_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_378_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_379_n_0,
      O => o_output_bitb_OBUF_inst_i_109_n_0
    );
o_output_bitb_OBUF_inst_i_1090: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(30),
      I1 => \s_doutbs[0,10]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,9]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,8]\(30),
      O => o_output_bitb_OBUF_inst_i_1090_n_0
    );
o_output_bitb_OBUF_inst_i_1091: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(30),
      I1 => \s_doutbs[0,14]\(30),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,13]\(30),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,12]\(30),
      O => o_output_bitb_OBUF_inst_i_1091_n_0
    );
o_output_bitb_OBUF_inst_i_1092: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(29),
      I1 => \s_doutbs[0,50]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,49]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,48]\(29),
      O => o_output_bitb_OBUF_inst_i_1092_n_0
    );
o_output_bitb_OBUF_inst_i_1093: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(29),
      I1 => \s_doutbs[0,54]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,53]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,52]\(29),
      O => o_output_bitb_OBUF_inst_i_1093_n_0
    );
o_output_bitb_OBUF_inst_i_1094: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(29),
      I1 => \s_doutbs[0,58]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,57]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,56]\(29),
      O => o_output_bitb_OBUF_inst_i_1094_n_0
    );
o_output_bitb_OBUF_inst_i_1095: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(29),
      I1 => \s_doutbs[0,62]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,61]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,60]\(29),
      O => o_output_bitb_OBUF_inst_i_1095_n_0
    );
o_output_bitb_OBUF_inst_i_1096: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(29),
      I1 => \s_doutbs[0,34]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,33]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,32]\(29),
      O => o_output_bitb_OBUF_inst_i_1096_n_0
    );
o_output_bitb_OBUF_inst_i_1097: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(29),
      I1 => \s_doutbs[0,38]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,37]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,36]\(29),
      O => o_output_bitb_OBUF_inst_i_1097_n_0
    );
o_output_bitb_OBUF_inst_i_1098: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(29),
      I1 => \s_doutbs[0,42]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,41]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,40]\(29),
      O => o_output_bitb_OBUF_inst_i_1098_n_0
    );
o_output_bitb_OBUF_inst_i_1099: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(29),
      I1 => \s_doutbs[0,46]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,45]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,44]\(29),
      O => o_output_bitb_OBUF_inst_i_1099_n_0
    );
o_output_bitb_OBUF_inst_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_50_n_0,
      I1 => o_output_bitb_OBUF_inst_i_51_n_0,
      O => s_doutb(28),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_380_n_0,
      I1 => o_output_bitb_OBUF_inst_i_381_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_382_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_383_n_0,
      O => o_output_bitb_OBUF_inst_i_110_n_0
    );
o_output_bitb_OBUF_inst_i_1100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(29),
      I1 => \s_doutbs[0,18]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,17]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,16]\(29),
      O => o_output_bitb_OBUF_inst_i_1100_n_0
    );
o_output_bitb_OBUF_inst_i_1101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(29),
      I1 => \s_doutbs[0,22]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,21]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,20]\(29),
      O => o_output_bitb_OBUF_inst_i_1101_n_0
    );
o_output_bitb_OBUF_inst_i_1102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(29),
      I1 => \s_doutbs[0,26]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,25]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,24]\(29),
      O => o_output_bitb_OBUF_inst_i_1102_n_0
    );
o_output_bitb_OBUF_inst_i_1103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(29),
      I1 => \s_doutbs[0,30]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,29]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,28]\(29),
      O => o_output_bitb_OBUF_inst_i_1103_n_0
    );
o_output_bitb_OBUF_inst_i_1104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(29),
      I1 => \s_doutbs[0,2]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,1]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,0]\(29),
      O => o_output_bitb_OBUF_inst_i_1104_n_0
    );
o_output_bitb_OBUF_inst_i_1105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(29),
      I1 => \s_doutbs[0,6]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,5]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,4]\(29),
      O => o_output_bitb_OBUF_inst_i_1105_n_0
    );
o_output_bitb_OBUF_inst_i_1106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(29),
      I1 => \s_doutbs[0,10]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,9]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,8]\(29),
      O => o_output_bitb_OBUF_inst_i_1106_n_0
    );
o_output_bitb_OBUF_inst_i_1107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(29),
      I1 => \s_doutbs[0,14]\(29),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,13]\(29),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,12]\(29),
      O => o_output_bitb_OBUF_inst_i_1107_n_0
    );
o_output_bitb_OBUF_inst_i_1108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(34),
      I1 => \s_doutbs[0,50]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(34),
      O => o_output_bitb_OBUF_inst_i_1108_n_0
    );
o_output_bitb_OBUF_inst_i_1109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(34),
      I1 => \s_doutbs[0,54]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(34),
      O => o_output_bitb_OBUF_inst_i_1109_n_0
    );
o_output_bitb_OBUF_inst_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_384_n_0,
      I1 => o_output_bitb_OBUF_inst_i_385_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_386_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_387_n_0,
      O => o_output_bitb_OBUF_inst_i_111_n_0
    );
o_output_bitb_OBUF_inst_i_1110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(34),
      I1 => \s_doutbs[0,58]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(34),
      O => o_output_bitb_OBUF_inst_i_1110_n_0
    );
o_output_bitb_OBUF_inst_i_1111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(34),
      I1 => \s_doutbs[0,62]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(34),
      O => o_output_bitb_OBUF_inst_i_1111_n_0
    );
o_output_bitb_OBUF_inst_i_1112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(34),
      I1 => \s_doutbs[0,34]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(34),
      O => o_output_bitb_OBUF_inst_i_1112_n_0
    );
o_output_bitb_OBUF_inst_i_1113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(34),
      I1 => \s_doutbs[0,38]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(34),
      O => o_output_bitb_OBUF_inst_i_1113_n_0
    );
o_output_bitb_OBUF_inst_i_1114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(34),
      I1 => \s_doutbs[0,42]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(34),
      O => o_output_bitb_OBUF_inst_i_1114_n_0
    );
o_output_bitb_OBUF_inst_i_1115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(34),
      I1 => \s_doutbs[0,46]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(34),
      O => o_output_bitb_OBUF_inst_i_1115_n_0
    );
o_output_bitb_OBUF_inst_i_1116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(34),
      I1 => \s_doutbs[0,18]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(34),
      O => o_output_bitb_OBUF_inst_i_1116_n_0
    );
o_output_bitb_OBUF_inst_i_1117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(34),
      I1 => \s_doutbs[0,22]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(34),
      O => o_output_bitb_OBUF_inst_i_1117_n_0
    );
o_output_bitb_OBUF_inst_i_1118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(34),
      I1 => \s_doutbs[0,26]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(34),
      O => o_output_bitb_OBUF_inst_i_1118_n_0
    );
o_output_bitb_OBUF_inst_i_1119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(34),
      I1 => \s_doutbs[0,30]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(34),
      O => o_output_bitb_OBUF_inst_i_1119_n_0
    );
o_output_bitb_OBUF_inst_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_388_n_0,
      I1 => o_output_bitb_OBUF_inst_i_389_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_390_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_391_n_0,
      O => o_output_bitb_OBUF_inst_i_112_n_0
    );
o_output_bitb_OBUF_inst_i_1120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(34),
      I1 => \s_doutbs[0,2]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(34),
      O => o_output_bitb_OBUF_inst_i_1120_n_0
    );
o_output_bitb_OBUF_inst_i_1121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(34),
      I1 => \s_doutbs[0,6]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(34),
      O => o_output_bitb_OBUF_inst_i_1121_n_0
    );
o_output_bitb_OBUF_inst_i_1122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(34),
      I1 => \s_doutbs[0,10]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(34),
      O => o_output_bitb_OBUF_inst_i_1122_n_0
    );
o_output_bitb_OBUF_inst_i_1123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(34),
      I1 => \s_doutbs[0,14]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(34),
      O => o_output_bitb_OBUF_inst_i_1123_n_0
    );
o_output_bitb_OBUF_inst_i_1124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(33),
      I1 => \s_doutbs[0,50]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(33),
      O => o_output_bitb_OBUF_inst_i_1124_n_0
    );
o_output_bitb_OBUF_inst_i_1125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(33),
      I1 => \s_doutbs[0,54]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(33),
      O => o_output_bitb_OBUF_inst_i_1125_n_0
    );
o_output_bitb_OBUF_inst_i_1126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(33),
      I1 => \s_doutbs[0,58]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(33),
      O => o_output_bitb_OBUF_inst_i_1126_n_0
    );
o_output_bitb_OBUF_inst_i_1127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(33),
      I1 => \s_doutbs[0,62]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(33),
      O => o_output_bitb_OBUF_inst_i_1127_n_0
    );
o_output_bitb_OBUF_inst_i_1128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(33),
      I1 => \s_doutbs[0,34]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(33),
      O => o_output_bitb_OBUF_inst_i_1128_n_0
    );
o_output_bitb_OBUF_inst_i_1129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(33),
      I1 => \s_doutbs[0,38]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(33),
      O => o_output_bitb_OBUF_inst_i_1129_n_0
    );
o_output_bitb_OBUF_inst_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_392_n_0,
      I1 => o_output_bitb_OBUF_inst_i_393_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_394_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_395_n_0,
      O => o_output_bitb_OBUF_inst_i_113_n_0
    );
o_output_bitb_OBUF_inst_i_1130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(33),
      I1 => \s_doutbs[0,42]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(33),
      O => o_output_bitb_OBUF_inst_i_1130_n_0
    );
o_output_bitb_OBUF_inst_i_1131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(33),
      I1 => \s_doutbs[0,46]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(33),
      O => o_output_bitb_OBUF_inst_i_1131_n_0
    );
o_output_bitb_OBUF_inst_i_1132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(33),
      I1 => \s_doutbs[0,18]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(33),
      O => o_output_bitb_OBUF_inst_i_1132_n_0
    );
o_output_bitb_OBUF_inst_i_1133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(33),
      I1 => \s_doutbs[0,22]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(33),
      O => o_output_bitb_OBUF_inst_i_1133_n_0
    );
o_output_bitb_OBUF_inst_i_1134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(33),
      I1 => \s_doutbs[0,26]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(33),
      O => o_output_bitb_OBUF_inst_i_1134_n_0
    );
o_output_bitb_OBUF_inst_i_1135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(33),
      I1 => \s_doutbs[0,30]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(33),
      O => o_output_bitb_OBUF_inst_i_1135_n_0
    );
o_output_bitb_OBUF_inst_i_1136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(33),
      I1 => \s_doutbs[0,2]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(33),
      O => o_output_bitb_OBUF_inst_i_1136_n_0
    );
o_output_bitb_OBUF_inst_i_1137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(33),
      I1 => \s_doutbs[0,6]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(33),
      O => o_output_bitb_OBUF_inst_i_1137_n_0
    );
o_output_bitb_OBUF_inst_i_1138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(33),
      I1 => \s_doutbs[0,10]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(33),
      O => o_output_bitb_OBUF_inst_i_1138_n_0
    );
o_output_bitb_OBUF_inst_i_1139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(33),
      I1 => \s_doutbs[0,14]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(33),
      O => o_output_bitb_OBUF_inst_i_1139_n_0
    );
o_output_bitb_OBUF_inst_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_396_n_0,
      I1 => o_output_bitb_OBUF_inst_i_397_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_398_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_399_n_0,
      O => o_output_bitb_OBUF_inst_i_114_n_0
    );
o_output_bitb_OBUF_inst_i_1140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(31),
      I1 => \s_doutbs[0,50]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,49]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,48]\(31),
      O => o_output_bitb_OBUF_inst_i_1140_n_0
    );
o_output_bitb_OBUF_inst_i_1141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(31),
      I1 => \s_doutbs[0,54]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,53]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,52]\(31),
      O => o_output_bitb_OBUF_inst_i_1141_n_0
    );
o_output_bitb_OBUF_inst_i_1142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(31),
      I1 => \s_doutbs[0,58]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,57]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,56]\(31),
      O => o_output_bitb_OBUF_inst_i_1142_n_0
    );
o_output_bitb_OBUF_inst_i_1143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(31),
      I1 => \s_doutbs[0,62]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,61]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,60]\(31),
      O => o_output_bitb_OBUF_inst_i_1143_n_0
    );
o_output_bitb_OBUF_inst_i_1144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(31),
      I1 => \s_doutbs[0,34]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,33]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,32]\(31),
      O => o_output_bitb_OBUF_inst_i_1144_n_0
    );
o_output_bitb_OBUF_inst_i_1145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(31),
      I1 => \s_doutbs[0,38]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,37]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,36]\(31),
      O => o_output_bitb_OBUF_inst_i_1145_n_0
    );
o_output_bitb_OBUF_inst_i_1146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(31),
      I1 => \s_doutbs[0,42]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,41]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,40]\(31),
      O => o_output_bitb_OBUF_inst_i_1146_n_0
    );
o_output_bitb_OBUF_inst_i_1147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(31),
      I1 => \s_doutbs[0,46]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,45]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,44]\(31),
      O => o_output_bitb_OBUF_inst_i_1147_n_0
    );
o_output_bitb_OBUF_inst_i_1148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(31),
      I1 => \s_doutbs[0,18]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,17]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,16]\(31),
      O => o_output_bitb_OBUF_inst_i_1148_n_0
    );
o_output_bitb_OBUF_inst_i_1149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(31),
      I1 => \s_doutbs[0,22]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,21]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,20]\(31),
      O => o_output_bitb_OBUF_inst_i_1149_n_0
    );
o_output_bitb_OBUF_inst_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_400_n_0,
      I1 => o_output_bitb_OBUF_inst_i_401_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_402_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_403_n_0,
      O => o_output_bitb_OBUF_inst_i_115_n_0
    );
o_output_bitb_OBUF_inst_i_1150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(31),
      I1 => \s_doutbs[0,26]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,25]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,24]\(31),
      O => o_output_bitb_OBUF_inst_i_1150_n_0
    );
o_output_bitb_OBUF_inst_i_1151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(31),
      I1 => \s_doutbs[0,30]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,29]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,28]\(31),
      O => o_output_bitb_OBUF_inst_i_1151_n_0
    );
o_output_bitb_OBUF_inst_i_1152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(31),
      I1 => \s_doutbs[0,2]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,1]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,0]\(31),
      O => o_output_bitb_OBUF_inst_i_1152_n_0
    );
o_output_bitb_OBUF_inst_i_1153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(31),
      I1 => \s_doutbs[0,6]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,5]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,4]\(31),
      O => o_output_bitb_OBUF_inst_i_1153_n_0
    );
o_output_bitb_OBUF_inst_i_1154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(31),
      I1 => \s_doutbs[0,10]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,9]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,8]\(31),
      O => o_output_bitb_OBUF_inst_i_1154_n_0
    );
o_output_bitb_OBUF_inst_i_1155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(31),
      I1 => \s_doutbs[0,14]\(31),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      I3 => \s_doutbs[0,13]\(31),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      I5 => \s_doutbs[0,12]\(31),
      O => o_output_bitb_OBUF_inst_i_1155_n_0
    );
o_output_bitb_OBUF_inst_i_1156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(32),
      I1 => \s_doutbs[0,50]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(32),
      O => o_output_bitb_OBUF_inst_i_1156_n_0
    );
o_output_bitb_OBUF_inst_i_1157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(32),
      I1 => \s_doutbs[0,54]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(32),
      O => o_output_bitb_OBUF_inst_i_1157_n_0
    );
o_output_bitb_OBUF_inst_i_1158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(32),
      I1 => \s_doutbs[0,58]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(32),
      O => o_output_bitb_OBUF_inst_i_1158_n_0
    );
o_output_bitb_OBUF_inst_i_1159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(32),
      I1 => \s_doutbs[0,62]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(32),
      O => o_output_bitb_OBUF_inst_i_1159_n_0
    );
o_output_bitb_OBUF_inst_i_116: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_404_n_0,
      I1 => o_output_bitb_OBUF_inst_i_405_n_0,
      O => o_output_bitb_OBUF_inst_i_116_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(32),
      I1 => \s_doutbs[0,34]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(32),
      O => o_output_bitb_OBUF_inst_i_1160_n_0
    );
o_output_bitb_OBUF_inst_i_1161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(32),
      I1 => \s_doutbs[0,38]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(32),
      O => o_output_bitb_OBUF_inst_i_1161_n_0
    );
o_output_bitb_OBUF_inst_i_1162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(32),
      I1 => \s_doutbs[0,42]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(32),
      O => o_output_bitb_OBUF_inst_i_1162_n_0
    );
o_output_bitb_OBUF_inst_i_1163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(32),
      I1 => \s_doutbs[0,46]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(32),
      O => o_output_bitb_OBUF_inst_i_1163_n_0
    );
o_output_bitb_OBUF_inst_i_1164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(32),
      I1 => \s_doutbs[0,18]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(32),
      O => o_output_bitb_OBUF_inst_i_1164_n_0
    );
o_output_bitb_OBUF_inst_i_1165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(32),
      I1 => \s_doutbs[0,22]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(32),
      O => o_output_bitb_OBUF_inst_i_1165_n_0
    );
o_output_bitb_OBUF_inst_i_1166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(32),
      I1 => \s_doutbs[0,26]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(32),
      O => o_output_bitb_OBUF_inst_i_1166_n_0
    );
o_output_bitb_OBUF_inst_i_1167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(32),
      I1 => \s_doutbs[0,30]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(32),
      O => o_output_bitb_OBUF_inst_i_1167_n_0
    );
o_output_bitb_OBUF_inst_i_1168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(32),
      I1 => \s_doutbs[0,2]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(32),
      O => o_output_bitb_OBUF_inst_i_1168_n_0
    );
o_output_bitb_OBUF_inst_i_1169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(32),
      I1 => \s_doutbs[0,6]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(32),
      O => o_output_bitb_OBUF_inst_i_1169_n_0
    );
o_output_bitb_OBUF_inst_i_117: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_406_n_0,
      I1 => o_output_bitb_OBUF_inst_i_407_n_0,
      O => o_output_bitb_OBUF_inst_i_117_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(32),
      I1 => \s_doutbs[0,10]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(32),
      O => o_output_bitb_OBUF_inst_i_1170_n_0
    );
o_output_bitb_OBUF_inst_i_1171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(32),
      I1 => \s_doutbs[0,14]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(32),
      O => o_output_bitb_OBUF_inst_i_1171_n_0
    );
o_output_bitb_OBUF_inst_i_1172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(5),
      I1 => \s_doutbs[0,50]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(5),
      O => o_output_bitb_OBUF_inst_i_1172_n_0
    );
o_output_bitb_OBUF_inst_i_1173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(5),
      I1 => \s_doutbs[0,54]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(5),
      O => o_output_bitb_OBUF_inst_i_1173_n_0
    );
o_output_bitb_OBUF_inst_i_1174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(5),
      I1 => \s_doutbs[0,58]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(5),
      O => o_output_bitb_OBUF_inst_i_1174_n_0
    );
o_output_bitb_OBUF_inst_i_1175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(5),
      I1 => \s_doutbs[0,62]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(5),
      O => o_output_bitb_OBUF_inst_i_1175_n_0
    );
o_output_bitb_OBUF_inst_i_1176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(5),
      I1 => \s_doutbs[0,34]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(5),
      O => o_output_bitb_OBUF_inst_i_1176_n_0
    );
o_output_bitb_OBUF_inst_i_1177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(5),
      I1 => \s_doutbs[0,38]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(5),
      O => o_output_bitb_OBUF_inst_i_1177_n_0
    );
o_output_bitb_OBUF_inst_i_1178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(5),
      I1 => \s_doutbs[0,42]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(5),
      O => o_output_bitb_OBUF_inst_i_1178_n_0
    );
o_output_bitb_OBUF_inst_i_1179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(5),
      I1 => \s_doutbs[0,46]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(5),
      O => o_output_bitb_OBUF_inst_i_1179_n_0
    );
o_output_bitb_OBUF_inst_i_118: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_408_n_0,
      I1 => o_output_bitb_OBUF_inst_i_409_n_0,
      O => o_output_bitb_OBUF_inst_i_118_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(5),
      I1 => \s_doutbs[0,18]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(5),
      O => o_output_bitb_OBUF_inst_i_1180_n_0
    );
o_output_bitb_OBUF_inst_i_1181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(5),
      I1 => \s_doutbs[0,22]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(5),
      O => o_output_bitb_OBUF_inst_i_1181_n_0
    );
o_output_bitb_OBUF_inst_i_1182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(5),
      I1 => \s_doutbs[0,26]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(5),
      O => o_output_bitb_OBUF_inst_i_1182_n_0
    );
o_output_bitb_OBUF_inst_i_1183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(5),
      I1 => \s_doutbs[0,30]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(5),
      O => o_output_bitb_OBUF_inst_i_1183_n_0
    );
o_output_bitb_OBUF_inst_i_1184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(5),
      I1 => \s_doutbs[0,2]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(5),
      O => o_output_bitb_OBUF_inst_i_1184_n_0
    );
o_output_bitb_OBUF_inst_i_1185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(5),
      I1 => \s_doutbs[0,6]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(5),
      O => o_output_bitb_OBUF_inst_i_1185_n_0
    );
o_output_bitb_OBUF_inst_i_1186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(5),
      I1 => \s_doutbs[0,10]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(5),
      O => o_output_bitb_OBUF_inst_i_1186_n_0
    );
o_output_bitb_OBUF_inst_i_1187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(5),
      I1 => \s_doutbs[0,14]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(5),
      O => o_output_bitb_OBUF_inst_i_1187_n_0
    );
o_output_bitb_OBUF_inst_i_1188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(6),
      I1 => \s_doutbs[0,50]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(6),
      O => o_output_bitb_OBUF_inst_i_1188_n_0
    );
o_output_bitb_OBUF_inst_i_1189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(6),
      I1 => \s_doutbs[0,54]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(6),
      O => o_output_bitb_OBUF_inst_i_1189_n_0
    );
o_output_bitb_OBUF_inst_i_119: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_410_n_0,
      I1 => o_output_bitb_OBUF_inst_i_411_n_0,
      O => o_output_bitb_OBUF_inst_i_119_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(6),
      I1 => \s_doutbs[0,58]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(6),
      O => o_output_bitb_OBUF_inst_i_1190_n_0
    );
o_output_bitb_OBUF_inst_i_1191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(6),
      I1 => \s_doutbs[0,62]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(6),
      O => o_output_bitb_OBUF_inst_i_1191_n_0
    );
o_output_bitb_OBUF_inst_i_1192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(6),
      I1 => \s_doutbs[0,34]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(6),
      O => o_output_bitb_OBUF_inst_i_1192_n_0
    );
o_output_bitb_OBUF_inst_i_1193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(6),
      I1 => \s_doutbs[0,38]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(6),
      O => o_output_bitb_OBUF_inst_i_1193_n_0
    );
o_output_bitb_OBUF_inst_i_1194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(6),
      I1 => \s_doutbs[0,42]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(6),
      O => o_output_bitb_OBUF_inst_i_1194_n_0
    );
o_output_bitb_OBUF_inst_i_1195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(6),
      I1 => \s_doutbs[0,46]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(6),
      O => o_output_bitb_OBUF_inst_i_1195_n_0
    );
o_output_bitb_OBUF_inst_i_1196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(6),
      I1 => \s_doutbs[0,18]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(6),
      O => o_output_bitb_OBUF_inst_i_1196_n_0
    );
o_output_bitb_OBUF_inst_i_1197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(6),
      I1 => \s_doutbs[0,22]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(6),
      O => o_output_bitb_OBUF_inst_i_1197_n_0
    );
o_output_bitb_OBUF_inst_i_1198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(6),
      I1 => \s_doutbs[0,26]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(6),
      O => o_output_bitb_OBUF_inst_i_1198_n_0
    );
o_output_bitb_OBUF_inst_i_1199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(6),
      I1 => \s_doutbs[0,30]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(6),
      O => o_output_bitb_OBUF_inst_i_1199_n_0
    );
o_output_bitb_OBUF_inst_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_52_n_0,
      I1 => o_output_bitb_OBUF_inst_i_53_n_0,
      O => s_doutb(25),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_412_n_0,
      I1 => o_output_bitb_OBUF_inst_i_413_n_0,
      O => o_output_bitb_OBUF_inst_i_120_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(6),
      I1 => \s_doutbs[0,2]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(6),
      O => o_output_bitb_OBUF_inst_i_1200_n_0
    );
o_output_bitb_OBUF_inst_i_1201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(6),
      I1 => \s_doutbs[0,6]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(6),
      O => o_output_bitb_OBUF_inst_i_1201_n_0
    );
o_output_bitb_OBUF_inst_i_1202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(6),
      I1 => \s_doutbs[0,10]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(6),
      O => o_output_bitb_OBUF_inst_i_1202_n_0
    );
o_output_bitb_OBUF_inst_i_1203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(6),
      I1 => \s_doutbs[0,14]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(6),
      O => o_output_bitb_OBUF_inst_i_1203_n_0
    );
o_output_bitb_OBUF_inst_i_1204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(10),
      I1 => \s_doutbs[0,50]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(10),
      O => o_output_bitb_OBUF_inst_i_1204_n_0
    );
o_output_bitb_OBUF_inst_i_1205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(10),
      I1 => \s_doutbs[0,54]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(10),
      O => o_output_bitb_OBUF_inst_i_1205_n_0
    );
o_output_bitb_OBUF_inst_i_1206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(10),
      I1 => \s_doutbs[0,58]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(10),
      O => o_output_bitb_OBUF_inst_i_1206_n_0
    );
o_output_bitb_OBUF_inst_i_1207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(10),
      I1 => \s_doutbs[0,62]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(10),
      O => o_output_bitb_OBUF_inst_i_1207_n_0
    );
o_output_bitb_OBUF_inst_i_1208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(10),
      I1 => \s_doutbs[0,34]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(10),
      O => o_output_bitb_OBUF_inst_i_1208_n_0
    );
o_output_bitb_OBUF_inst_i_1209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(10),
      I1 => \s_doutbs[0,38]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(10),
      O => o_output_bitb_OBUF_inst_i_1209_n_0
    );
o_output_bitb_OBUF_inst_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_414_n_0,
      I1 => o_output_bitb_OBUF_inst_i_415_n_0,
      O => o_output_bitb_OBUF_inst_i_121_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(10),
      I1 => \s_doutbs[0,42]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(10),
      O => o_output_bitb_OBUF_inst_i_1210_n_0
    );
o_output_bitb_OBUF_inst_i_1211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(10),
      I1 => \s_doutbs[0,46]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(10),
      O => o_output_bitb_OBUF_inst_i_1211_n_0
    );
o_output_bitb_OBUF_inst_i_1212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(10),
      I1 => \s_doutbs[0,18]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(10),
      O => o_output_bitb_OBUF_inst_i_1212_n_0
    );
o_output_bitb_OBUF_inst_i_1213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(10),
      I1 => \s_doutbs[0,22]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(10),
      O => o_output_bitb_OBUF_inst_i_1213_n_0
    );
o_output_bitb_OBUF_inst_i_1214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(10),
      I1 => \s_doutbs[0,26]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(10),
      O => o_output_bitb_OBUF_inst_i_1214_n_0
    );
o_output_bitb_OBUF_inst_i_1215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(10),
      I1 => \s_doutbs[0,30]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(10),
      O => o_output_bitb_OBUF_inst_i_1215_n_0
    );
o_output_bitb_OBUF_inst_i_1216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(10),
      I1 => \s_doutbs[0,2]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(10),
      O => o_output_bitb_OBUF_inst_i_1216_n_0
    );
o_output_bitb_OBUF_inst_i_1217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(10),
      I1 => \s_doutbs[0,6]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(10),
      O => o_output_bitb_OBUF_inst_i_1217_n_0
    );
o_output_bitb_OBUF_inst_i_1218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(10),
      I1 => \s_doutbs[0,10]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(10),
      O => o_output_bitb_OBUF_inst_i_1218_n_0
    );
o_output_bitb_OBUF_inst_i_1219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(10),
      I1 => \s_doutbs[0,14]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(10),
      O => o_output_bitb_OBUF_inst_i_1219_n_0
    );
o_output_bitb_OBUF_inst_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_416_n_0,
      I1 => o_output_bitb_OBUF_inst_i_417_n_0,
      O => o_output_bitb_OBUF_inst_i_122_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(9),
      I1 => \s_doutbs[0,50]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(9),
      O => o_output_bitb_OBUF_inst_i_1220_n_0
    );
o_output_bitb_OBUF_inst_i_1221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(9),
      I1 => \s_doutbs[0,54]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(9),
      O => o_output_bitb_OBUF_inst_i_1221_n_0
    );
o_output_bitb_OBUF_inst_i_1222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(9),
      I1 => \s_doutbs[0,58]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(9),
      O => o_output_bitb_OBUF_inst_i_1222_n_0
    );
o_output_bitb_OBUF_inst_i_1223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(9),
      I1 => \s_doutbs[0,62]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(9),
      O => o_output_bitb_OBUF_inst_i_1223_n_0
    );
o_output_bitb_OBUF_inst_i_1224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(9),
      I1 => \s_doutbs[0,34]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(9),
      O => o_output_bitb_OBUF_inst_i_1224_n_0
    );
o_output_bitb_OBUF_inst_i_1225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(9),
      I1 => \s_doutbs[0,38]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(9),
      O => o_output_bitb_OBUF_inst_i_1225_n_0
    );
o_output_bitb_OBUF_inst_i_1226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(9),
      I1 => \s_doutbs[0,42]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(9),
      O => o_output_bitb_OBUF_inst_i_1226_n_0
    );
o_output_bitb_OBUF_inst_i_1227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(9),
      I1 => \s_doutbs[0,46]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(9),
      O => o_output_bitb_OBUF_inst_i_1227_n_0
    );
o_output_bitb_OBUF_inst_i_1228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(9),
      I1 => \s_doutbs[0,18]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(9),
      O => o_output_bitb_OBUF_inst_i_1228_n_0
    );
o_output_bitb_OBUF_inst_i_1229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(9),
      I1 => \s_doutbs[0,22]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(9),
      O => o_output_bitb_OBUF_inst_i_1229_n_0
    );
o_output_bitb_OBUF_inst_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_418_n_0,
      I1 => o_output_bitb_OBUF_inst_i_419_n_0,
      O => o_output_bitb_OBUF_inst_i_123_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(9),
      I1 => \s_doutbs[0,26]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(9),
      O => o_output_bitb_OBUF_inst_i_1230_n_0
    );
o_output_bitb_OBUF_inst_i_1231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(9),
      I1 => \s_doutbs[0,30]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(9),
      O => o_output_bitb_OBUF_inst_i_1231_n_0
    );
o_output_bitb_OBUF_inst_i_1232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(9),
      I1 => \s_doutbs[0,2]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(9),
      O => o_output_bitb_OBUF_inst_i_1232_n_0
    );
o_output_bitb_OBUF_inst_i_1233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(9),
      I1 => \s_doutbs[0,6]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(9),
      O => o_output_bitb_OBUF_inst_i_1233_n_0
    );
o_output_bitb_OBUF_inst_i_1234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(9),
      I1 => \s_doutbs[0,10]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(9),
      O => o_output_bitb_OBUF_inst_i_1234_n_0
    );
o_output_bitb_OBUF_inst_i_1235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(9),
      I1 => \s_doutbs[0,14]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(9),
      O => o_output_bitb_OBUF_inst_i_1235_n_0
    );
o_output_bitb_OBUF_inst_i_1236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(8),
      I1 => \s_doutbs[0,50]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(8),
      O => o_output_bitb_OBUF_inst_i_1236_n_0
    );
o_output_bitb_OBUF_inst_i_1237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(8),
      I1 => \s_doutbs[0,54]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(8),
      O => o_output_bitb_OBUF_inst_i_1237_n_0
    );
o_output_bitb_OBUF_inst_i_1238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(8),
      I1 => \s_doutbs[0,58]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(8),
      O => o_output_bitb_OBUF_inst_i_1238_n_0
    );
o_output_bitb_OBUF_inst_i_1239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(8),
      I1 => \s_doutbs[0,62]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(8),
      O => o_output_bitb_OBUF_inst_i_1239_n_0
    );
o_output_bitb_OBUF_inst_i_124: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_420_n_0,
      I1 => o_output_bitb_OBUF_inst_i_421_n_0,
      O => o_output_bitb_OBUF_inst_i_124_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(8),
      I1 => \s_doutbs[0,34]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(8),
      O => o_output_bitb_OBUF_inst_i_1240_n_0
    );
o_output_bitb_OBUF_inst_i_1241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(8),
      I1 => \s_doutbs[0,38]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(8),
      O => o_output_bitb_OBUF_inst_i_1241_n_0
    );
o_output_bitb_OBUF_inst_i_1242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(8),
      I1 => \s_doutbs[0,42]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(8),
      O => o_output_bitb_OBUF_inst_i_1242_n_0
    );
o_output_bitb_OBUF_inst_i_1243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(8),
      I1 => \s_doutbs[0,46]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(8),
      O => o_output_bitb_OBUF_inst_i_1243_n_0
    );
o_output_bitb_OBUF_inst_i_1244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(8),
      I1 => \s_doutbs[0,18]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(8),
      O => o_output_bitb_OBUF_inst_i_1244_n_0
    );
o_output_bitb_OBUF_inst_i_1245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(8),
      I1 => \s_doutbs[0,22]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(8),
      O => o_output_bitb_OBUF_inst_i_1245_n_0
    );
o_output_bitb_OBUF_inst_i_1246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(8),
      I1 => \s_doutbs[0,26]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(8),
      O => o_output_bitb_OBUF_inst_i_1246_n_0
    );
o_output_bitb_OBUF_inst_i_1247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(8),
      I1 => \s_doutbs[0,30]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(8),
      O => o_output_bitb_OBUF_inst_i_1247_n_0
    );
o_output_bitb_OBUF_inst_i_1248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(8),
      I1 => \s_doutbs[0,2]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(8),
      O => o_output_bitb_OBUF_inst_i_1248_n_0
    );
o_output_bitb_OBUF_inst_i_1249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(8),
      I1 => \s_doutbs[0,6]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(8),
      O => o_output_bitb_OBUF_inst_i_1249_n_0
    );
o_output_bitb_OBUF_inst_i_125: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_422_n_0,
      I1 => o_output_bitb_OBUF_inst_i_423_n_0,
      O => o_output_bitb_OBUF_inst_i_125_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(8),
      I1 => \s_doutbs[0,10]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(8),
      O => o_output_bitb_OBUF_inst_i_1250_n_0
    );
o_output_bitb_OBUF_inst_i_1251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(8),
      I1 => \s_doutbs[0,14]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(8),
      O => o_output_bitb_OBUF_inst_i_1251_n_0
    );
o_output_bitb_OBUF_inst_i_1252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(7),
      I1 => \s_doutbs[0,50]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(7),
      O => o_output_bitb_OBUF_inst_i_1252_n_0
    );
o_output_bitb_OBUF_inst_i_1253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(7),
      I1 => \s_doutbs[0,54]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(7),
      O => o_output_bitb_OBUF_inst_i_1253_n_0
    );
o_output_bitb_OBUF_inst_i_1254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(7),
      I1 => \s_doutbs[0,58]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(7),
      O => o_output_bitb_OBUF_inst_i_1254_n_0
    );
o_output_bitb_OBUF_inst_i_1255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(7),
      I1 => \s_doutbs[0,62]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(7),
      O => o_output_bitb_OBUF_inst_i_1255_n_0
    );
o_output_bitb_OBUF_inst_i_1256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(7),
      I1 => \s_doutbs[0,34]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(7),
      O => o_output_bitb_OBUF_inst_i_1256_n_0
    );
o_output_bitb_OBUF_inst_i_1257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(7),
      I1 => \s_doutbs[0,38]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(7),
      O => o_output_bitb_OBUF_inst_i_1257_n_0
    );
o_output_bitb_OBUF_inst_i_1258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(7),
      I1 => \s_doutbs[0,42]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(7),
      O => o_output_bitb_OBUF_inst_i_1258_n_0
    );
o_output_bitb_OBUF_inst_i_1259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(7),
      I1 => \s_doutbs[0,46]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(7),
      O => o_output_bitb_OBUF_inst_i_1259_n_0
    );
o_output_bitb_OBUF_inst_i_126: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_424_n_0,
      I1 => o_output_bitb_OBUF_inst_i_425_n_0,
      O => o_output_bitb_OBUF_inst_i_126_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(7),
      I1 => \s_doutbs[0,18]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(7),
      O => o_output_bitb_OBUF_inst_i_1260_n_0
    );
o_output_bitb_OBUF_inst_i_1261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(7),
      I1 => \s_doutbs[0,22]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(7),
      O => o_output_bitb_OBUF_inst_i_1261_n_0
    );
o_output_bitb_OBUF_inst_i_1262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(7),
      I1 => \s_doutbs[0,26]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(7),
      O => o_output_bitb_OBUF_inst_i_1262_n_0
    );
o_output_bitb_OBUF_inst_i_1263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(7),
      I1 => \s_doutbs[0,30]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(7),
      O => o_output_bitb_OBUF_inst_i_1263_n_0
    );
o_output_bitb_OBUF_inst_i_1264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(7),
      I1 => \s_doutbs[0,2]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(7),
      O => o_output_bitb_OBUF_inst_i_1264_n_0
    );
o_output_bitb_OBUF_inst_i_1265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(7),
      I1 => \s_doutbs[0,6]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(7),
      O => o_output_bitb_OBUF_inst_i_1265_n_0
    );
o_output_bitb_OBUF_inst_i_1266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(7),
      I1 => \s_doutbs[0,10]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(7),
      O => o_output_bitb_OBUF_inst_i_1266_n_0
    );
o_output_bitb_OBUF_inst_i_1267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(7),
      I1 => \s_doutbs[0,14]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(7),
      O => o_output_bitb_OBUF_inst_i_1267_n_0
    );
o_output_bitb_OBUF_inst_i_1268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(0),
      I1 => \s_doutbs[0,50]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(0),
      O => o_output_bitb_OBUF_inst_i_1268_n_0
    );
o_output_bitb_OBUF_inst_i_1269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(0),
      I1 => \s_doutbs[0,54]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(0),
      O => o_output_bitb_OBUF_inst_i_1269_n_0
    );
o_output_bitb_OBUF_inst_i_127: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_426_n_0,
      I1 => o_output_bitb_OBUF_inst_i_427_n_0,
      O => o_output_bitb_OBUF_inst_i_127_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(0),
      I1 => \s_doutbs[0,58]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(0),
      O => o_output_bitb_OBUF_inst_i_1270_n_0
    );
o_output_bitb_OBUF_inst_i_1271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(0),
      I1 => \s_doutbs[0,62]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(0),
      O => o_output_bitb_OBUF_inst_i_1271_n_0
    );
o_output_bitb_OBUF_inst_i_1272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(0),
      I1 => \s_doutbs[0,34]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(0),
      O => o_output_bitb_OBUF_inst_i_1272_n_0
    );
o_output_bitb_OBUF_inst_i_1273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(0),
      I1 => \s_doutbs[0,38]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(0),
      O => o_output_bitb_OBUF_inst_i_1273_n_0
    );
o_output_bitb_OBUF_inst_i_1274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(0),
      I1 => \s_doutbs[0,42]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(0),
      O => o_output_bitb_OBUF_inst_i_1274_n_0
    );
o_output_bitb_OBUF_inst_i_1275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(0),
      I1 => \s_doutbs[0,46]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(0),
      O => o_output_bitb_OBUF_inst_i_1275_n_0
    );
o_output_bitb_OBUF_inst_i_1276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(0),
      I1 => \s_doutbs[0,18]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(0),
      O => o_output_bitb_OBUF_inst_i_1276_n_0
    );
o_output_bitb_OBUF_inst_i_1277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(0),
      I1 => \s_doutbs[0,22]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(0),
      O => o_output_bitb_OBUF_inst_i_1277_n_0
    );
o_output_bitb_OBUF_inst_i_1278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(0),
      I1 => \s_doutbs[0,26]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(0),
      O => o_output_bitb_OBUF_inst_i_1278_n_0
    );
o_output_bitb_OBUF_inst_i_1279: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(0),
      I1 => \s_doutbs[0,30]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(0),
      O => o_output_bitb_OBUF_inst_i_1279_n_0
    );
o_output_bitb_OBUF_inst_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_428_n_0,
      I1 => o_output_bitb_OBUF_inst_i_429_n_0,
      O => o_output_bitb_OBUF_inst_i_128_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(0),
      I1 => \s_doutbs[0,2]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(0),
      O => o_output_bitb_OBUF_inst_i_1280_n_0
    );
o_output_bitb_OBUF_inst_i_1281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(0),
      I1 => \s_doutbs[0,6]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(0),
      O => o_output_bitb_OBUF_inst_i_1281_n_0
    );
o_output_bitb_OBUF_inst_i_1282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(0),
      I1 => \s_doutbs[0,10]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(0),
      O => o_output_bitb_OBUF_inst_i_1282_n_0
    );
o_output_bitb_OBUF_inst_i_1283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(0),
      I1 => \s_doutbs[0,14]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(0),
      O => o_output_bitb_OBUF_inst_i_1283_n_0
    );
o_output_bitb_OBUF_inst_i_1284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(35),
      I1 => \s_doutbs[0,50]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(35),
      O => o_output_bitb_OBUF_inst_i_1284_n_0
    );
o_output_bitb_OBUF_inst_i_1285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(35),
      I1 => \s_doutbs[0,54]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(35),
      O => o_output_bitb_OBUF_inst_i_1285_n_0
    );
o_output_bitb_OBUF_inst_i_1286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(35),
      I1 => \s_doutbs[0,58]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(35),
      O => o_output_bitb_OBUF_inst_i_1286_n_0
    );
o_output_bitb_OBUF_inst_i_1287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(35),
      I1 => \s_doutbs[0,62]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(35),
      O => o_output_bitb_OBUF_inst_i_1287_n_0
    );
o_output_bitb_OBUF_inst_i_1288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(35),
      I1 => \s_doutbs[0,34]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(35),
      O => o_output_bitb_OBUF_inst_i_1288_n_0
    );
o_output_bitb_OBUF_inst_i_1289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(35),
      I1 => \s_doutbs[0,38]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(35),
      O => o_output_bitb_OBUF_inst_i_1289_n_0
    );
o_output_bitb_OBUF_inst_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_430_n_0,
      I1 => o_output_bitb_OBUF_inst_i_431_n_0,
      O => o_output_bitb_OBUF_inst_i_129_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(35),
      I1 => \s_doutbs[0,42]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(35),
      O => o_output_bitb_OBUF_inst_i_1290_n_0
    );
o_output_bitb_OBUF_inst_i_1291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(35),
      I1 => \s_doutbs[0,46]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(35),
      O => o_output_bitb_OBUF_inst_i_1291_n_0
    );
o_output_bitb_OBUF_inst_i_1292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(35),
      I1 => \s_doutbs[0,18]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(35),
      O => o_output_bitb_OBUF_inst_i_1292_n_0
    );
o_output_bitb_OBUF_inst_i_1293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(35),
      I1 => \s_doutbs[0,22]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(35),
      O => o_output_bitb_OBUF_inst_i_1293_n_0
    );
o_output_bitb_OBUF_inst_i_1294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(35),
      I1 => \s_doutbs[0,26]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(35),
      O => o_output_bitb_OBUF_inst_i_1294_n_0
    );
o_output_bitb_OBUF_inst_i_1295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(35),
      I1 => \s_doutbs[0,30]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(35),
      O => o_output_bitb_OBUF_inst_i_1295_n_0
    );
o_output_bitb_OBUF_inst_i_1296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(35),
      I1 => \s_doutbs[0,2]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(35),
      O => o_output_bitb_OBUF_inst_i_1296_n_0
    );
o_output_bitb_OBUF_inst_i_1297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(35),
      I1 => \s_doutbs[0,6]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(35),
      O => o_output_bitb_OBUF_inst_i_1297_n_0
    );
o_output_bitb_OBUF_inst_i_1298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(35),
      I1 => \s_doutbs[0,10]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(35),
      O => o_output_bitb_OBUF_inst_i_1298_n_0
    );
o_output_bitb_OBUF_inst_i_1299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(35),
      I1 => \s_doutbs[0,14]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(35),
      O => o_output_bitb_OBUF_inst_i_1299_n_0
    );
o_output_bitb_OBUF_inst_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_54_n_0,
      I1 => o_output_bitb_OBUF_inst_i_55_n_0,
      O => s_doutb(26),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_432_n_0,
      I1 => o_output_bitb_OBUF_inst_i_433_n_0,
      O => o_output_bitb_OBUF_inst_i_130_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(4),
      I1 => \s_doutbs[0,50]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(4),
      O => o_output_bitb_OBUF_inst_i_1300_n_0
    );
o_output_bitb_OBUF_inst_i_1301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(4),
      I1 => \s_doutbs[0,54]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(4),
      O => o_output_bitb_OBUF_inst_i_1301_n_0
    );
o_output_bitb_OBUF_inst_i_1302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(4),
      I1 => \s_doutbs[0,58]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(4),
      O => o_output_bitb_OBUF_inst_i_1302_n_0
    );
o_output_bitb_OBUF_inst_i_1303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(4),
      I1 => \s_doutbs[0,62]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(4),
      O => o_output_bitb_OBUF_inst_i_1303_n_0
    );
o_output_bitb_OBUF_inst_i_1304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(4),
      I1 => \s_doutbs[0,34]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(4),
      O => o_output_bitb_OBUF_inst_i_1304_n_0
    );
o_output_bitb_OBUF_inst_i_1305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(4),
      I1 => \s_doutbs[0,38]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(4),
      O => o_output_bitb_OBUF_inst_i_1305_n_0
    );
o_output_bitb_OBUF_inst_i_1306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(4),
      I1 => \s_doutbs[0,42]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(4),
      O => o_output_bitb_OBUF_inst_i_1306_n_0
    );
o_output_bitb_OBUF_inst_i_1307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(4),
      I1 => \s_doutbs[0,46]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(4),
      O => o_output_bitb_OBUF_inst_i_1307_n_0
    );
o_output_bitb_OBUF_inst_i_1308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(4),
      I1 => \s_doutbs[0,18]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(4),
      O => o_output_bitb_OBUF_inst_i_1308_n_0
    );
o_output_bitb_OBUF_inst_i_1309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(4),
      I1 => \s_doutbs[0,22]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(4),
      O => o_output_bitb_OBUF_inst_i_1309_n_0
    );
o_output_bitb_OBUF_inst_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_434_n_0,
      I1 => o_output_bitb_OBUF_inst_i_435_n_0,
      O => o_output_bitb_OBUF_inst_i_131_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_1310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(4),
      I1 => \s_doutbs[0,26]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(4),
      O => o_output_bitb_OBUF_inst_i_1310_n_0
    );
o_output_bitb_OBUF_inst_i_1311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(4),
      I1 => \s_doutbs[0,30]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(4),
      O => o_output_bitb_OBUF_inst_i_1311_n_0
    );
o_output_bitb_OBUF_inst_i_1312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(4),
      I1 => \s_doutbs[0,2]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(4),
      O => o_output_bitb_OBUF_inst_i_1312_n_0
    );
o_output_bitb_OBUF_inst_i_1313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(4),
      I1 => \s_doutbs[0,6]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(4),
      O => o_output_bitb_OBUF_inst_i_1313_n_0
    );
o_output_bitb_OBUF_inst_i_1314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(4),
      I1 => \s_doutbs[0,10]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(4),
      O => o_output_bitb_OBUF_inst_i_1314_n_0
    );
o_output_bitb_OBUF_inst_i_1315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(4),
      I1 => \s_doutbs[0,14]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(4),
      O => o_output_bitb_OBUF_inst_i_1315_n_0
    );
o_output_bitb_OBUF_inst_i_1316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(3),
      I1 => \s_doutbs[0,50]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(3),
      O => o_output_bitb_OBUF_inst_i_1316_n_0
    );
o_output_bitb_OBUF_inst_i_1317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(3),
      I1 => \s_doutbs[0,54]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(3),
      O => o_output_bitb_OBUF_inst_i_1317_n_0
    );
o_output_bitb_OBUF_inst_i_1318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(3),
      I1 => \s_doutbs[0,58]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(3),
      O => o_output_bitb_OBUF_inst_i_1318_n_0
    );
o_output_bitb_OBUF_inst_i_1319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(3),
      I1 => \s_doutbs[0,62]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(3),
      O => o_output_bitb_OBUF_inst_i_1319_n_0
    );
o_output_bitb_OBUF_inst_i_132: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_436_n_0,
      I1 => o_output_bitb_OBUF_inst_i_437_n_0,
      O => o_output_bitb_OBUF_inst_i_132_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(3),
      I1 => \s_doutbs[0,34]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(3),
      O => o_output_bitb_OBUF_inst_i_1320_n_0
    );
o_output_bitb_OBUF_inst_i_1321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(3),
      I1 => \s_doutbs[0,38]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(3),
      O => o_output_bitb_OBUF_inst_i_1321_n_0
    );
o_output_bitb_OBUF_inst_i_1322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(3),
      I1 => \s_doutbs[0,42]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(3),
      O => o_output_bitb_OBUF_inst_i_1322_n_0
    );
o_output_bitb_OBUF_inst_i_1323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(3),
      I1 => \s_doutbs[0,46]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(3),
      O => o_output_bitb_OBUF_inst_i_1323_n_0
    );
o_output_bitb_OBUF_inst_i_1324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(3),
      I1 => \s_doutbs[0,18]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(3),
      O => o_output_bitb_OBUF_inst_i_1324_n_0
    );
o_output_bitb_OBUF_inst_i_1325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(3),
      I1 => \s_doutbs[0,22]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(3),
      O => o_output_bitb_OBUF_inst_i_1325_n_0
    );
o_output_bitb_OBUF_inst_i_1326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(3),
      I1 => \s_doutbs[0,26]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(3),
      O => o_output_bitb_OBUF_inst_i_1326_n_0
    );
o_output_bitb_OBUF_inst_i_1327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(3),
      I1 => \s_doutbs[0,30]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(3),
      O => o_output_bitb_OBUF_inst_i_1327_n_0
    );
o_output_bitb_OBUF_inst_i_1328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(3),
      I1 => \s_doutbs[0,2]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(3),
      O => o_output_bitb_OBUF_inst_i_1328_n_0
    );
o_output_bitb_OBUF_inst_i_1329: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(3),
      I1 => \s_doutbs[0,6]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(3),
      O => o_output_bitb_OBUF_inst_i_1329_n_0
    );
o_output_bitb_OBUF_inst_i_133: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_438_n_0,
      I1 => o_output_bitb_OBUF_inst_i_439_n_0,
      O => o_output_bitb_OBUF_inst_i_133_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(3),
      I1 => \s_doutbs[0,10]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(3),
      O => o_output_bitb_OBUF_inst_i_1330_n_0
    );
o_output_bitb_OBUF_inst_i_1331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(3),
      I1 => \s_doutbs[0,14]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(3),
      O => o_output_bitb_OBUF_inst_i_1331_n_0
    );
o_output_bitb_OBUF_inst_i_1332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(2),
      I1 => \s_doutbs[0,50]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(2),
      O => o_output_bitb_OBUF_inst_i_1332_n_0
    );
o_output_bitb_OBUF_inst_i_1333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(2),
      I1 => \s_doutbs[0,54]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(2),
      O => o_output_bitb_OBUF_inst_i_1333_n_0
    );
o_output_bitb_OBUF_inst_i_1334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(2),
      I1 => \s_doutbs[0,58]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(2),
      O => o_output_bitb_OBUF_inst_i_1334_n_0
    );
o_output_bitb_OBUF_inst_i_1335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(2),
      I1 => \s_doutbs[0,62]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(2),
      O => o_output_bitb_OBUF_inst_i_1335_n_0
    );
o_output_bitb_OBUF_inst_i_1336: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(2),
      I1 => \s_doutbs[0,34]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(2),
      O => o_output_bitb_OBUF_inst_i_1336_n_0
    );
o_output_bitb_OBUF_inst_i_1337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(2),
      I1 => \s_doutbs[0,38]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(2),
      O => o_output_bitb_OBUF_inst_i_1337_n_0
    );
o_output_bitb_OBUF_inst_i_1338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(2),
      I1 => \s_doutbs[0,42]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(2),
      O => o_output_bitb_OBUF_inst_i_1338_n_0
    );
o_output_bitb_OBUF_inst_i_1339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(2),
      I1 => \s_doutbs[0,46]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(2),
      O => o_output_bitb_OBUF_inst_i_1339_n_0
    );
o_output_bitb_OBUF_inst_i_134: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_440_n_0,
      I1 => o_output_bitb_OBUF_inst_i_441_n_0,
      O => o_output_bitb_OBUF_inst_i_134_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(2),
      I1 => \s_doutbs[0,18]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(2),
      O => o_output_bitb_OBUF_inst_i_1340_n_0
    );
o_output_bitb_OBUF_inst_i_1341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(2),
      I1 => \s_doutbs[0,22]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(2),
      O => o_output_bitb_OBUF_inst_i_1341_n_0
    );
o_output_bitb_OBUF_inst_i_1342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(2),
      I1 => \s_doutbs[0,26]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(2),
      O => o_output_bitb_OBUF_inst_i_1342_n_0
    );
o_output_bitb_OBUF_inst_i_1343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(2),
      I1 => \s_doutbs[0,30]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(2),
      O => o_output_bitb_OBUF_inst_i_1343_n_0
    );
o_output_bitb_OBUF_inst_i_1344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(2),
      I1 => \s_doutbs[0,2]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(2),
      O => o_output_bitb_OBUF_inst_i_1344_n_0
    );
o_output_bitb_OBUF_inst_i_1345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(2),
      I1 => \s_doutbs[0,6]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(2),
      O => o_output_bitb_OBUF_inst_i_1345_n_0
    );
o_output_bitb_OBUF_inst_i_1346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(2),
      I1 => \s_doutbs[0,10]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(2),
      O => o_output_bitb_OBUF_inst_i_1346_n_0
    );
o_output_bitb_OBUF_inst_i_1347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(2),
      I1 => \s_doutbs[0,14]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(2),
      O => o_output_bitb_OBUF_inst_i_1347_n_0
    );
o_output_bitb_OBUF_inst_i_1348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(1),
      I1 => \s_doutbs[0,50]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,49]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,48]\(1),
      O => o_output_bitb_OBUF_inst_i_1348_n_0
    );
o_output_bitb_OBUF_inst_i_1349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(1),
      I1 => \s_doutbs[0,54]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,53]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,52]\(1),
      O => o_output_bitb_OBUF_inst_i_1349_n_0
    );
o_output_bitb_OBUF_inst_i_135: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_442_n_0,
      I1 => o_output_bitb_OBUF_inst_i_443_n_0,
      O => o_output_bitb_OBUF_inst_i_135_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(1),
      I1 => \s_doutbs[0,58]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,57]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,56]\(1),
      O => o_output_bitb_OBUF_inst_i_1350_n_0
    );
o_output_bitb_OBUF_inst_i_1351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(1),
      I1 => \s_doutbs[0,62]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,61]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,60]\(1),
      O => o_output_bitb_OBUF_inst_i_1351_n_0
    );
o_output_bitb_OBUF_inst_i_1352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(1),
      I1 => \s_doutbs[0,34]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,33]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,32]\(1),
      O => o_output_bitb_OBUF_inst_i_1352_n_0
    );
o_output_bitb_OBUF_inst_i_1353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(1),
      I1 => \s_doutbs[0,38]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,37]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,36]\(1),
      O => o_output_bitb_OBUF_inst_i_1353_n_0
    );
o_output_bitb_OBUF_inst_i_1354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(1),
      I1 => \s_doutbs[0,42]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,41]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,40]\(1),
      O => o_output_bitb_OBUF_inst_i_1354_n_0
    );
o_output_bitb_OBUF_inst_i_1355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(1),
      I1 => \s_doutbs[0,46]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,45]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,44]\(1),
      O => o_output_bitb_OBUF_inst_i_1355_n_0
    );
o_output_bitb_OBUF_inst_i_1356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(1),
      I1 => \s_doutbs[0,18]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,17]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,16]\(1),
      O => o_output_bitb_OBUF_inst_i_1356_n_0
    );
o_output_bitb_OBUF_inst_i_1357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(1),
      I1 => \s_doutbs[0,22]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,21]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,20]\(1),
      O => o_output_bitb_OBUF_inst_i_1357_n_0
    );
o_output_bitb_OBUF_inst_i_1358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(1),
      I1 => \s_doutbs[0,26]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,25]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,24]\(1),
      O => o_output_bitb_OBUF_inst_i_1358_n_0
    );
o_output_bitb_OBUF_inst_i_1359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(1),
      I1 => \s_doutbs[0,30]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,29]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,28]\(1),
      O => o_output_bitb_OBUF_inst_i_1359_n_0
    );
o_output_bitb_OBUF_inst_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_444_n_0,
      I1 => o_output_bitb_OBUF_inst_i_445_n_0,
      O => o_output_bitb_OBUF_inst_i_136_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(1),
      I1 => \s_doutbs[0,2]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,1]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,0]\(1),
      O => o_output_bitb_OBUF_inst_i_1360_n_0
    );
o_output_bitb_OBUF_inst_i_1361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(1),
      I1 => \s_doutbs[0,6]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,5]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,4]\(1),
      O => o_output_bitb_OBUF_inst_i_1361_n_0
    );
o_output_bitb_OBUF_inst_i_1362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(1),
      I1 => \s_doutbs[0,10]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,9]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,8]\(1),
      O => o_output_bitb_OBUF_inst_i_1362_n_0
    );
o_output_bitb_OBUF_inst_i_1363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(1),
      I1 => \s_doutbs[0,14]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      I3 => \s_doutbs[0,13]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      I5 => \s_doutbs[0,12]\(1),
      O => o_output_bitb_OBUF_inst_i_1363_n_0
    );
o_output_bitb_OBUF_inst_i_1364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(18),
      I1 => \s_doutbs[0,50]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(18),
      O => o_output_bitb_OBUF_inst_i_1364_n_0
    );
o_output_bitb_OBUF_inst_i_1365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(18),
      I1 => \s_doutbs[0,54]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(18),
      O => o_output_bitb_OBUF_inst_i_1365_n_0
    );
o_output_bitb_OBUF_inst_i_1366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(18),
      I1 => \s_doutbs[0,58]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(18),
      O => o_output_bitb_OBUF_inst_i_1366_n_0
    );
o_output_bitb_OBUF_inst_i_1367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(18),
      I1 => \s_doutbs[0,62]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(18),
      O => o_output_bitb_OBUF_inst_i_1367_n_0
    );
o_output_bitb_OBUF_inst_i_1368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(18),
      I1 => \s_doutbs[0,34]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(18),
      O => o_output_bitb_OBUF_inst_i_1368_n_0
    );
o_output_bitb_OBUF_inst_i_1369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(18),
      I1 => \s_doutbs[0,38]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(18),
      O => o_output_bitb_OBUF_inst_i_1369_n_0
    );
o_output_bitb_OBUF_inst_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_446_n_0,
      I1 => o_output_bitb_OBUF_inst_i_447_n_0,
      O => o_output_bitb_OBUF_inst_i_137_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(18),
      I1 => \s_doutbs[0,42]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(18),
      O => o_output_bitb_OBUF_inst_i_1370_n_0
    );
o_output_bitb_OBUF_inst_i_1371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(18),
      I1 => \s_doutbs[0,46]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(18),
      O => o_output_bitb_OBUF_inst_i_1371_n_0
    );
o_output_bitb_OBUF_inst_i_1372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(18),
      I1 => \s_doutbs[0,18]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(18),
      O => o_output_bitb_OBUF_inst_i_1372_n_0
    );
o_output_bitb_OBUF_inst_i_1373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(18),
      I1 => \s_doutbs[0,22]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(18),
      O => o_output_bitb_OBUF_inst_i_1373_n_0
    );
o_output_bitb_OBUF_inst_i_1374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(18),
      I1 => \s_doutbs[0,26]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(18),
      O => o_output_bitb_OBUF_inst_i_1374_n_0
    );
o_output_bitb_OBUF_inst_i_1375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(18),
      I1 => \s_doutbs[0,30]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(18),
      O => o_output_bitb_OBUF_inst_i_1375_n_0
    );
o_output_bitb_OBUF_inst_i_1376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(18),
      I1 => \s_doutbs[0,2]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(18),
      O => o_output_bitb_OBUF_inst_i_1376_n_0
    );
o_output_bitb_OBUF_inst_i_1377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(18),
      I1 => \s_doutbs[0,6]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(18),
      O => o_output_bitb_OBUF_inst_i_1377_n_0
    );
o_output_bitb_OBUF_inst_i_1378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(18),
      I1 => \s_doutbs[0,10]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(18),
      O => o_output_bitb_OBUF_inst_i_1378_n_0
    );
o_output_bitb_OBUF_inst_i_1379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(18),
      I1 => \s_doutbs[0,14]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(18),
      O => o_output_bitb_OBUF_inst_i_1379_n_0
    );
o_output_bitb_OBUF_inst_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_448_n_0,
      I1 => o_output_bitb_OBUF_inst_i_449_n_0,
      O => o_output_bitb_OBUF_inst_i_138_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(17),
      I1 => \s_doutbs[0,50]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(17),
      O => o_output_bitb_OBUF_inst_i_1380_n_0
    );
o_output_bitb_OBUF_inst_i_1381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(17),
      I1 => \s_doutbs[0,54]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(17),
      O => o_output_bitb_OBUF_inst_i_1381_n_0
    );
o_output_bitb_OBUF_inst_i_1382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(17),
      I1 => \s_doutbs[0,58]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(17),
      O => o_output_bitb_OBUF_inst_i_1382_n_0
    );
o_output_bitb_OBUF_inst_i_1383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(17),
      I1 => \s_doutbs[0,62]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(17),
      O => o_output_bitb_OBUF_inst_i_1383_n_0
    );
o_output_bitb_OBUF_inst_i_1384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(17),
      I1 => \s_doutbs[0,34]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(17),
      O => o_output_bitb_OBUF_inst_i_1384_n_0
    );
o_output_bitb_OBUF_inst_i_1385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(17),
      I1 => \s_doutbs[0,38]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(17),
      O => o_output_bitb_OBUF_inst_i_1385_n_0
    );
o_output_bitb_OBUF_inst_i_1386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(17),
      I1 => \s_doutbs[0,42]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(17),
      O => o_output_bitb_OBUF_inst_i_1386_n_0
    );
o_output_bitb_OBUF_inst_i_1387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(17),
      I1 => \s_doutbs[0,46]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(17),
      O => o_output_bitb_OBUF_inst_i_1387_n_0
    );
o_output_bitb_OBUF_inst_i_1388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(17),
      I1 => \s_doutbs[0,18]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(17),
      O => o_output_bitb_OBUF_inst_i_1388_n_0
    );
o_output_bitb_OBUF_inst_i_1389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(17),
      I1 => \s_doutbs[0,22]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(17),
      O => o_output_bitb_OBUF_inst_i_1389_n_0
    );
o_output_bitb_OBUF_inst_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_450_n_0,
      I1 => o_output_bitb_OBUF_inst_i_451_n_0,
      O => o_output_bitb_OBUF_inst_i_139_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(17),
      I1 => \s_doutbs[0,26]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(17),
      O => o_output_bitb_OBUF_inst_i_1390_n_0
    );
o_output_bitb_OBUF_inst_i_1391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(17),
      I1 => \s_doutbs[0,30]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(17),
      O => o_output_bitb_OBUF_inst_i_1391_n_0
    );
o_output_bitb_OBUF_inst_i_1392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(17),
      I1 => \s_doutbs[0,2]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(17),
      O => o_output_bitb_OBUF_inst_i_1392_n_0
    );
o_output_bitb_OBUF_inst_i_1393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(17),
      I1 => \s_doutbs[0,6]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(17),
      O => o_output_bitb_OBUF_inst_i_1393_n_0
    );
o_output_bitb_OBUF_inst_i_1394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(17),
      I1 => \s_doutbs[0,10]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(17),
      O => o_output_bitb_OBUF_inst_i_1394_n_0
    );
o_output_bitb_OBUF_inst_i_1395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(17),
      I1 => \s_doutbs[0,14]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(17),
      O => o_output_bitb_OBUF_inst_i_1395_n_0
    );
o_output_bitb_OBUF_inst_i_1396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(21),
      I1 => \s_doutbs[0,50]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(21),
      O => o_output_bitb_OBUF_inst_i_1396_n_0
    );
o_output_bitb_OBUF_inst_i_1397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(21),
      I1 => \s_doutbs[0,54]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(21),
      O => o_output_bitb_OBUF_inst_i_1397_n_0
    );
o_output_bitb_OBUF_inst_i_1398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(21),
      I1 => \s_doutbs[0,58]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(21),
      O => o_output_bitb_OBUF_inst_i_1398_n_0
    );
o_output_bitb_OBUF_inst_i_1399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(21),
      I1 => \s_doutbs[0,62]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(21),
      O => o_output_bitb_OBUF_inst_i_1399_n_0
    );
o_output_bitb_OBUF_inst_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_56_n_0,
      I1 => o_output_bitb_OBUF_inst_i_57_n_0,
      O => s_doutb(30),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_140: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_452_n_0,
      I1 => o_output_bitb_OBUF_inst_i_453_n_0,
      O => o_output_bitb_OBUF_inst_i_140_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(21),
      I1 => \s_doutbs[0,34]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(21),
      O => o_output_bitb_OBUF_inst_i_1400_n_0
    );
o_output_bitb_OBUF_inst_i_1401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(21),
      I1 => \s_doutbs[0,38]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(21),
      O => o_output_bitb_OBUF_inst_i_1401_n_0
    );
o_output_bitb_OBUF_inst_i_1402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(21),
      I1 => \s_doutbs[0,42]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(21),
      O => o_output_bitb_OBUF_inst_i_1402_n_0
    );
o_output_bitb_OBUF_inst_i_1403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(21),
      I1 => \s_doutbs[0,46]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(21),
      O => o_output_bitb_OBUF_inst_i_1403_n_0
    );
o_output_bitb_OBUF_inst_i_1404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(21),
      I1 => \s_doutbs[0,18]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(21),
      O => o_output_bitb_OBUF_inst_i_1404_n_0
    );
o_output_bitb_OBUF_inst_i_1405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(21),
      I1 => \s_doutbs[0,22]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(21),
      O => o_output_bitb_OBUF_inst_i_1405_n_0
    );
o_output_bitb_OBUF_inst_i_1406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(21),
      I1 => \s_doutbs[0,26]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(21),
      O => o_output_bitb_OBUF_inst_i_1406_n_0
    );
o_output_bitb_OBUF_inst_i_1407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(21),
      I1 => \s_doutbs[0,30]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(21),
      O => o_output_bitb_OBUF_inst_i_1407_n_0
    );
o_output_bitb_OBUF_inst_i_1408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(21),
      I1 => \s_doutbs[0,2]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(21),
      O => o_output_bitb_OBUF_inst_i_1408_n_0
    );
o_output_bitb_OBUF_inst_i_1409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(21),
      I1 => \s_doutbs[0,6]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(21),
      O => o_output_bitb_OBUF_inst_i_1409_n_0
    );
o_output_bitb_OBUF_inst_i_141: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_454_n_0,
      I1 => o_output_bitb_OBUF_inst_i_455_n_0,
      O => o_output_bitb_OBUF_inst_i_141_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(21),
      I1 => \s_doutbs[0,10]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(21),
      O => o_output_bitb_OBUF_inst_i_1410_n_0
    );
o_output_bitb_OBUF_inst_i_1411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(21),
      I1 => \s_doutbs[0,14]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(21),
      O => o_output_bitb_OBUF_inst_i_1411_n_0
    );
o_output_bitb_OBUF_inst_i_1412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(22),
      I1 => \s_doutbs[0,50]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(22),
      O => o_output_bitb_OBUF_inst_i_1412_n_0
    );
o_output_bitb_OBUF_inst_i_1413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(22),
      I1 => \s_doutbs[0,54]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(22),
      O => o_output_bitb_OBUF_inst_i_1413_n_0
    );
o_output_bitb_OBUF_inst_i_1414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(22),
      I1 => \s_doutbs[0,58]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(22),
      O => o_output_bitb_OBUF_inst_i_1414_n_0
    );
o_output_bitb_OBUF_inst_i_1415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(22),
      I1 => \s_doutbs[0,62]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(22),
      O => o_output_bitb_OBUF_inst_i_1415_n_0
    );
o_output_bitb_OBUF_inst_i_1416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(22),
      I1 => \s_doutbs[0,34]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(22),
      O => o_output_bitb_OBUF_inst_i_1416_n_0
    );
o_output_bitb_OBUF_inst_i_1417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(22),
      I1 => \s_doutbs[0,38]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(22),
      O => o_output_bitb_OBUF_inst_i_1417_n_0
    );
o_output_bitb_OBUF_inst_i_1418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(22),
      I1 => \s_doutbs[0,42]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(22),
      O => o_output_bitb_OBUF_inst_i_1418_n_0
    );
o_output_bitb_OBUF_inst_i_1419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(22),
      I1 => \s_doutbs[0,46]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(22),
      O => o_output_bitb_OBUF_inst_i_1419_n_0
    );
o_output_bitb_OBUF_inst_i_142: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_456_n_0,
      I1 => o_output_bitb_OBUF_inst_i_457_n_0,
      O => o_output_bitb_OBUF_inst_i_142_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(22),
      I1 => \s_doutbs[0,18]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(22),
      O => o_output_bitb_OBUF_inst_i_1420_n_0
    );
o_output_bitb_OBUF_inst_i_1421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(22),
      I1 => \s_doutbs[0,22]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(22),
      O => o_output_bitb_OBUF_inst_i_1421_n_0
    );
o_output_bitb_OBUF_inst_i_1422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(22),
      I1 => \s_doutbs[0,26]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(22),
      O => o_output_bitb_OBUF_inst_i_1422_n_0
    );
o_output_bitb_OBUF_inst_i_1423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(22),
      I1 => \s_doutbs[0,30]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(22),
      O => o_output_bitb_OBUF_inst_i_1423_n_0
    );
o_output_bitb_OBUF_inst_i_1424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(22),
      I1 => \s_doutbs[0,2]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(22),
      O => o_output_bitb_OBUF_inst_i_1424_n_0
    );
o_output_bitb_OBUF_inst_i_1425: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(22),
      I1 => \s_doutbs[0,6]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(22),
      O => o_output_bitb_OBUF_inst_i_1425_n_0
    );
o_output_bitb_OBUF_inst_i_1426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(22),
      I1 => \s_doutbs[0,10]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(22),
      O => o_output_bitb_OBUF_inst_i_1426_n_0
    );
o_output_bitb_OBUF_inst_i_1427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(22),
      I1 => \s_doutbs[0,14]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(22),
      O => o_output_bitb_OBUF_inst_i_1427_n_0
    );
o_output_bitb_OBUF_inst_i_1428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(19),
      I1 => \s_doutbs[0,50]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(19),
      O => o_output_bitb_OBUF_inst_i_1428_n_0
    );
o_output_bitb_OBUF_inst_i_1429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(19),
      I1 => \s_doutbs[0,54]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(19),
      O => o_output_bitb_OBUF_inst_i_1429_n_0
    );
o_output_bitb_OBUF_inst_i_143: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_458_n_0,
      I1 => o_output_bitb_OBUF_inst_i_459_n_0,
      O => o_output_bitb_OBUF_inst_i_143_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(19),
      I1 => \s_doutbs[0,58]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(19),
      O => o_output_bitb_OBUF_inst_i_1430_n_0
    );
o_output_bitb_OBUF_inst_i_1431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(19),
      I1 => \s_doutbs[0,62]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(19),
      O => o_output_bitb_OBUF_inst_i_1431_n_0
    );
o_output_bitb_OBUF_inst_i_1432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(19),
      I1 => \s_doutbs[0,34]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(19),
      O => o_output_bitb_OBUF_inst_i_1432_n_0
    );
o_output_bitb_OBUF_inst_i_1433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(19),
      I1 => \s_doutbs[0,38]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(19),
      O => o_output_bitb_OBUF_inst_i_1433_n_0
    );
o_output_bitb_OBUF_inst_i_1434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(19),
      I1 => \s_doutbs[0,42]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(19),
      O => o_output_bitb_OBUF_inst_i_1434_n_0
    );
o_output_bitb_OBUF_inst_i_1435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(19),
      I1 => \s_doutbs[0,46]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(19),
      O => o_output_bitb_OBUF_inst_i_1435_n_0
    );
o_output_bitb_OBUF_inst_i_1436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(19),
      I1 => \s_doutbs[0,18]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(19),
      O => o_output_bitb_OBUF_inst_i_1436_n_0
    );
o_output_bitb_OBUF_inst_i_1437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(19),
      I1 => \s_doutbs[0,22]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(19),
      O => o_output_bitb_OBUF_inst_i_1437_n_0
    );
o_output_bitb_OBUF_inst_i_1438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(19),
      I1 => \s_doutbs[0,26]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(19),
      O => o_output_bitb_OBUF_inst_i_1438_n_0
    );
o_output_bitb_OBUF_inst_i_1439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(19),
      I1 => \s_doutbs[0,30]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(19),
      O => o_output_bitb_OBUF_inst_i_1439_n_0
    );
o_output_bitb_OBUF_inst_i_144: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_460_n_0,
      I1 => o_output_bitb_OBUF_inst_i_461_n_0,
      O => o_output_bitb_OBUF_inst_i_144_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(19),
      I1 => \s_doutbs[0,2]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(19),
      O => o_output_bitb_OBUF_inst_i_1440_n_0
    );
o_output_bitb_OBUF_inst_i_1441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(19),
      I1 => \s_doutbs[0,6]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(19),
      O => o_output_bitb_OBUF_inst_i_1441_n_0
    );
o_output_bitb_OBUF_inst_i_1442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(19),
      I1 => \s_doutbs[0,10]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(19),
      O => o_output_bitb_OBUF_inst_i_1442_n_0
    );
o_output_bitb_OBUF_inst_i_1443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(19),
      I1 => \s_doutbs[0,14]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(19),
      O => o_output_bitb_OBUF_inst_i_1443_n_0
    );
o_output_bitb_OBUF_inst_i_1444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(20),
      I1 => \s_doutbs[0,50]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(20),
      O => o_output_bitb_OBUF_inst_i_1444_n_0
    );
o_output_bitb_OBUF_inst_i_1445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(20),
      I1 => \s_doutbs[0,54]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(20),
      O => o_output_bitb_OBUF_inst_i_1445_n_0
    );
o_output_bitb_OBUF_inst_i_1446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(20),
      I1 => \s_doutbs[0,58]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(20),
      O => o_output_bitb_OBUF_inst_i_1446_n_0
    );
o_output_bitb_OBUF_inst_i_1447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(20),
      I1 => \s_doutbs[0,62]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(20),
      O => o_output_bitb_OBUF_inst_i_1447_n_0
    );
o_output_bitb_OBUF_inst_i_1448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(20),
      I1 => \s_doutbs[0,34]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(20),
      O => o_output_bitb_OBUF_inst_i_1448_n_0
    );
o_output_bitb_OBUF_inst_i_1449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(20),
      I1 => \s_doutbs[0,38]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(20),
      O => o_output_bitb_OBUF_inst_i_1449_n_0
    );
o_output_bitb_OBUF_inst_i_145: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_462_n_0,
      I1 => o_output_bitb_OBUF_inst_i_463_n_0,
      O => o_output_bitb_OBUF_inst_i_145_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(20),
      I1 => \s_doutbs[0,42]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(20),
      O => o_output_bitb_OBUF_inst_i_1450_n_0
    );
o_output_bitb_OBUF_inst_i_1451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(20),
      I1 => \s_doutbs[0,46]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(20),
      O => o_output_bitb_OBUF_inst_i_1451_n_0
    );
o_output_bitb_OBUF_inst_i_1452: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(20),
      I1 => \s_doutbs[0,18]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(20),
      O => o_output_bitb_OBUF_inst_i_1452_n_0
    );
o_output_bitb_OBUF_inst_i_1453: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(20),
      I1 => \s_doutbs[0,22]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(20),
      O => o_output_bitb_OBUF_inst_i_1453_n_0
    );
o_output_bitb_OBUF_inst_i_1454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(20),
      I1 => \s_doutbs[0,26]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(20),
      O => o_output_bitb_OBUF_inst_i_1454_n_0
    );
o_output_bitb_OBUF_inst_i_1455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(20),
      I1 => \s_doutbs[0,30]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(20),
      O => o_output_bitb_OBUF_inst_i_1455_n_0
    );
o_output_bitb_OBUF_inst_i_1456: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(20),
      I1 => \s_doutbs[0,2]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(20),
      O => o_output_bitb_OBUF_inst_i_1456_n_0
    );
o_output_bitb_OBUF_inst_i_1457: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(20),
      I1 => \s_doutbs[0,6]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(20),
      O => o_output_bitb_OBUF_inst_i_1457_n_0
    );
o_output_bitb_OBUF_inst_i_1458: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(20),
      I1 => \s_doutbs[0,10]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(20),
      O => o_output_bitb_OBUF_inst_i_1458_n_0
    );
o_output_bitb_OBUF_inst_i_1459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(20),
      I1 => \s_doutbs[0,14]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(20),
      O => o_output_bitb_OBUF_inst_i_1459_n_0
    );
o_output_bitb_OBUF_inst_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_464_n_0,
      I1 => o_output_bitb_OBUF_inst_i_465_n_0,
      O => o_output_bitb_OBUF_inst_i_146_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(11),
      I1 => \s_doutbs[0,50]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,49]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,48]\(11),
      O => o_output_bitb_OBUF_inst_i_1460_n_0
    );
o_output_bitb_OBUF_inst_i_1461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(11),
      I1 => \s_doutbs[0,54]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,53]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,52]\(11),
      O => o_output_bitb_OBUF_inst_i_1461_n_0
    );
o_output_bitb_OBUF_inst_i_1462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(11),
      I1 => \s_doutbs[0,58]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,57]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,56]\(11),
      O => o_output_bitb_OBUF_inst_i_1462_n_0
    );
o_output_bitb_OBUF_inst_i_1463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(11),
      I1 => \s_doutbs[0,62]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,61]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,60]\(11),
      O => o_output_bitb_OBUF_inst_i_1463_n_0
    );
o_output_bitb_OBUF_inst_i_1464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(11),
      I1 => \s_doutbs[0,34]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,33]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,32]\(11),
      O => o_output_bitb_OBUF_inst_i_1464_n_0
    );
o_output_bitb_OBUF_inst_i_1465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(11),
      I1 => \s_doutbs[0,38]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,37]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,36]\(11),
      O => o_output_bitb_OBUF_inst_i_1465_n_0
    );
o_output_bitb_OBUF_inst_i_1466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(11),
      I1 => \s_doutbs[0,42]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,41]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,40]\(11),
      O => o_output_bitb_OBUF_inst_i_1466_n_0
    );
o_output_bitb_OBUF_inst_i_1467: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(11),
      I1 => \s_doutbs[0,46]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,45]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,44]\(11),
      O => o_output_bitb_OBUF_inst_i_1467_n_0
    );
o_output_bitb_OBUF_inst_i_1468: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(11),
      I1 => \s_doutbs[0,18]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,17]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,16]\(11),
      O => o_output_bitb_OBUF_inst_i_1468_n_0
    );
o_output_bitb_OBUF_inst_i_1469: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(11),
      I1 => \s_doutbs[0,22]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,21]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,20]\(11),
      O => o_output_bitb_OBUF_inst_i_1469_n_0
    );
o_output_bitb_OBUF_inst_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_466_n_0,
      I1 => o_output_bitb_OBUF_inst_i_467_n_0,
      O => o_output_bitb_OBUF_inst_i_147_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1470: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(11),
      I1 => \s_doutbs[0,26]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,25]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,24]\(11),
      O => o_output_bitb_OBUF_inst_i_1470_n_0
    );
o_output_bitb_OBUF_inst_i_1471: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(11),
      I1 => \s_doutbs[0,30]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,29]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,28]\(11),
      O => o_output_bitb_OBUF_inst_i_1471_n_0
    );
o_output_bitb_OBUF_inst_i_1472: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(11),
      I1 => \s_doutbs[0,2]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,1]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,0]\(11),
      O => o_output_bitb_OBUF_inst_i_1472_n_0
    );
o_output_bitb_OBUF_inst_i_1473: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(11),
      I1 => \s_doutbs[0,6]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,5]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,4]\(11),
      O => o_output_bitb_OBUF_inst_i_1473_n_0
    );
o_output_bitb_OBUF_inst_i_1474: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(11),
      I1 => \s_doutbs[0,10]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,9]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,8]\(11),
      O => o_output_bitb_OBUF_inst_i_1474_n_0
    );
o_output_bitb_OBUF_inst_i_1475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(11),
      I1 => \s_doutbs[0,14]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      I3 => \s_doutbs[0,13]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      I5 => \s_doutbs[0,12]\(11),
      O => o_output_bitb_OBUF_inst_i_1475_n_0
    );
o_output_bitb_OBUF_inst_i_1476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(12),
      I1 => \s_doutbs[0,50]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(12),
      O => o_output_bitb_OBUF_inst_i_1476_n_0
    );
o_output_bitb_OBUF_inst_i_1477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(12),
      I1 => \s_doutbs[0,54]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(12),
      O => o_output_bitb_OBUF_inst_i_1477_n_0
    );
o_output_bitb_OBUF_inst_i_1478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(12),
      I1 => \s_doutbs[0,58]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(12),
      O => o_output_bitb_OBUF_inst_i_1478_n_0
    );
o_output_bitb_OBUF_inst_i_1479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(12),
      I1 => \s_doutbs[0,62]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(12),
      O => o_output_bitb_OBUF_inst_i_1479_n_0
    );
o_output_bitb_OBUF_inst_i_148: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_468_n_0,
      I1 => o_output_bitb_OBUF_inst_i_469_n_0,
      O => o_output_bitb_OBUF_inst_i_148_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(12),
      I1 => \s_doutbs[0,34]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(12),
      O => o_output_bitb_OBUF_inst_i_1480_n_0
    );
o_output_bitb_OBUF_inst_i_1481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(12),
      I1 => \s_doutbs[0,38]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(12),
      O => o_output_bitb_OBUF_inst_i_1481_n_0
    );
o_output_bitb_OBUF_inst_i_1482: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(12),
      I1 => \s_doutbs[0,42]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(12),
      O => o_output_bitb_OBUF_inst_i_1482_n_0
    );
o_output_bitb_OBUF_inst_i_1483: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(12),
      I1 => \s_doutbs[0,46]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(12),
      O => o_output_bitb_OBUF_inst_i_1483_n_0
    );
o_output_bitb_OBUF_inst_i_1484: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(12),
      I1 => \s_doutbs[0,18]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(12),
      O => o_output_bitb_OBUF_inst_i_1484_n_0
    );
o_output_bitb_OBUF_inst_i_1485: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(12),
      I1 => \s_doutbs[0,22]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(12),
      O => o_output_bitb_OBUF_inst_i_1485_n_0
    );
o_output_bitb_OBUF_inst_i_1486: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(12),
      I1 => \s_doutbs[0,26]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(12),
      O => o_output_bitb_OBUF_inst_i_1486_n_0
    );
o_output_bitb_OBUF_inst_i_1487: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(12),
      I1 => \s_doutbs[0,30]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(12),
      O => o_output_bitb_OBUF_inst_i_1487_n_0
    );
o_output_bitb_OBUF_inst_i_1488: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(12),
      I1 => \s_doutbs[0,2]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(12),
      O => o_output_bitb_OBUF_inst_i_1488_n_0
    );
o_output_bitb_OBUF_inst_i_1489: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(12),
      I1 => \s_doutbs[0,6]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(12),
      O => o_output_bitb_OBUF_inst_i_1489_n_0
    );
o_output_bitb_OBUF_inst_i_149: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_470_n_0,
      I1 => o_output_bitb_OBUF_inst_i_471_n_0,
      O => o_output_bitb_OBUF_inst_i_149_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1490: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(12),
      I1 => \s_doutbs[0,10]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(12),
      O => o_output_bitb_OBUF_inst_i_1490_n_0
    );
o_output_bitb_OBUF_inst_i_1491: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(12),
      I1 => \s_doutbs[0,14]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(12),
      O => o_output_bitb_OBUF_inst_i_1491_n_0
    );
o_output_bitb_OBUF_inst_i_1492: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(16),
      I1 => \s_doutbs[0,50]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(16),
      O => o_output_bitb_OBUF_inst_i_1492_n_0
    );
o_output_bitb_OBUF_inst_i_1493: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(16),
      I1 => \s_doutbs[0,54]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(16),
      O => o_output_bitb_OBUF_inst_i_1493_n_0
    );
o_output_bitb_OBUF_inst_i_1494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(16),
      I1 => \s_doutbs[0,58]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(16),
      O => o_output_bitb_OBUF_inst_i_1494_n_0
    );
o_output_bitb_OBUF_inst_i_1495: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(16),
      I1 => \s_doutbs[0,62]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(16),
      O => o_output_bitb_OBUF_inst_i_1495_n_0
    );
o_output_bitb_OBUF_inst_i_1496: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(16),
      I1 => \s_doutbs[0,34]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(16),
      O => o_output_bitb_OBUF_inst_i_1496_n_0
    );
o_output_bitb_OBUF_inst_i_1497: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(16),
      I1 => \s_doutbs[0,38]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(16),
      O => o_output_bitb_OBUF_inst_i_1497_n_0
    );
o_output_bitb_OBUF_inst_i_1498: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(16),
      I1 => \s_doutbs[0,42]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(16),
      O => o_output_bitb_OBUF_inst_i_1498_n_0
    );
o_output_bitb_OBUF_inst_i_1499: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(16),
      I1 => \s_doutbs[0,46]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(16),
      O => o_output_bitb_OBUF_inst_i_1499_n_0
    );
o_output_bitb_OBUF_inst_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_58_n_0,
      I1 => o_output_bitb_OBUF_inst_i_59_n_0,
      O => s_doutb(29),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_150: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_472_n_0,
      I1 => o_output_bitb_OBUF_inst_i_473_n_0,
      O => o_output_bitb_OBUF_inst_i_150_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1500: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(16),
      I1 => \s_doutbs[0,18]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(16),
      O => o_output_bitb_OBUF_inst_i_1500_n_0
    );
o_output_bitb_OBUF_inst_i_1501: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(16),
      I1 => \s_doutbs[0,22]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(16),
      O => o_output_bitb_OBUF_inst_i_1501_n_0
    );
o_output_bitb_OBUF_inst_i_1502: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(16),
      I1 => \s_doutbs[0,26]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(16),
      O => o_output_bitb_OBUF_inst_i_1502_n_0
    );
o_output_bitb_OBUF_inst_i_1503: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(16),
      I1 => \s_doutbs[0,30]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(16),
      O => o_output_bitb_OBUF_inst_i_1503_n_0
    );
o_output_bitb_OBUF_inst_i_1504: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(16),
      I1 => \s_doutbs[0,2]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(16),
      O => o_output_bitb_OBUF_inst_i_1504_n_0
    );
o_output_bitb_OBUF_inst_i_1505: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(16),
      I1 => \s_doutbs[0,6]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(16),
      O => o_output_bitb_OBUF_inst_i_1505_n_0
    );
o_output_bitb_OBUF_inst_i_1506: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(16),
      I1 => \s_doutbs[0,10]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(16),
      O => o_output_bitb_OBUF_inst_i_1506_n_0
    );
o_output_bitb_OBUF_inst_i_1507: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(16),
      I1 => \s_doutbs[0,14]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(16),
      O => o_output_bitb_OBUF_inst_i_1507_n_0
    );
o_output_bitb_OBUF_inst_i_1508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(15),
      I1 => \s_doutbs[0,50]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(15),
      O => o_output_bitb_OBUF_inst_i_1508_n_0
    );
o_output_bitb_OBUF_inst_i_1509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(15),
      I1 => \s_doutbs[0,54]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(15),
      O => o_output_bitb_OBUF_inst_i_1509_n_0
    );
o_output_bitb_OBUF_inst_i_151: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_474_n_0,
      I1 => o_output_bitb_OBUF_inst_i_475_n_0,
      O => o_output_bitb_OBUF_inst_i_151_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_1510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(15),
      I1 => \s_doutbs[0,58]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(15),
      O => o_output_bitb_OBUF_inst_i_1510_n_0
    );
o_output_bitb_OBUF_inst_i_1511: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(15),
      I1 => \s_doutbs[0,62]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(15),
      O => o_output_bitb_OBUF_inst_i_1511_n_0
    );
o_output_bitb_OBUF_inst_i_1512: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(15),
      I1 => \s_doutbs[0,34]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(15),
      O => o_output_bitb_OBUF_inst_i_1512_n_0
    );
o_output_bitb_OBUF_inst_i_1513: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(15),
      I1 => \s_doutbs[0,38]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(15),
      O => o_output_bitb_OBUF_inst_i_1513_n_0
    );
o_output_bitb_OBUF_inst_i_1514: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(15),
      I1 => \s_doutbs[0,42]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(15),
      O => o_output_bitb_OBUF_inst_i_1514_n_0
    );
o_output_bitb_OBUF_inst_i_1515: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(15),
      I1 => \s_doutbs[0,46]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(15),
      O => o_output_bitb_OBUF_inst_i_1515_n_0
    );
o_output_bitb_OBUF_inst_i_1516: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(15),
      I1 => \s_doutbs[0,18]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(15),
      O => o_output_bitb_OBUF_inst_i_1516_n_0
    );
o_output_bitb_OBUF_inst_i_1517: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(15),
      I1 => \s_doutbs[0,22]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(15),
      O => o_output_bitb_OBUF_inst_i_1517_n_0
    );
o_output_bitb_OBUF_inst_i_1518: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(15),
      I1 => \s_doutbs[0,26]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(15),
      O => o_output_bitb_OBUF_inst_i_1518_n_0
    );
o_output_bitb_OBUF_inst_i_1519: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(15),
      I1 => \s_doutbs[0,30]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(15),
      O => o_output_bitb_OBUF_inst_i_1519_n_0
    );
o_output_bitb_OBUF_inst_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_476_n_0,
      I1 => o_output_bitb_OBUF_inst_i_477_n_0,
      O => o_output_bitb_OBUF_inst_i_152_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1520: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(15),
      I1 => \s_doutbs[0,2]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(15),
      O => o_output_bitb_OBUF_inst_i_1520_n_0
    );
o_output_bitb_OBUF_inst_i_1521: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(15),
      I1 => \s_doutbs[0,6]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(15),
      O => o_output_bitb_OBUF_inst_i_1521_n_0
    );
o_output_bitb_OBUF_inst_i_1522: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(15),
      I1 => \s_doutbs[0,10]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(15),
      O => o_output_bitb_OBUF_inst_i_1522_n_0
    );
o_output_bitb_OBUF_inst_i_1523: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(15),
      I1 => \s_doutbs[0,14]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(15),
      O => o_output_bitb_OBUF_inst_i_1523_n_0
    );
o_output_bitb_OBUF_inst_i_1524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(14),
      I1 => \s_doutbs[0,50]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(14),
      O => o_output_bitb_OBUF_inst_i_1524_n_0
    );
o_output_bitb_OBUF_inst_i_1525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(14),
      I1 => \s_doutbs[0,54]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(14),
      O => o_output_bitb_OBUF_inst_i_1525_n_0
    );
o_output_bitb_OBUF_inst_i_1526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(14),
      I1 => \s_doutbs[0,58]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(14),
      O => o_output_bitb_OBUF_inst_i_1526_n_0
    );
o_output_bitb_OBUF_inst_i_1527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(14),
      I1 => \s_doutbs[0,62]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(14),
      O => o_output_bitb_OBUF_inst_i_1527_n_0
    );
o_output_bitb_OBUF_inst_i_1528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(14),
      I1 => \s_doutbs[0,34]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(14),
      O => o_output_bitb_OBUF_inst_i_1528_n_0
    );
o_output_bitb_OBUF_inst_i_1529: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(14),
      I1 => \s_doutbs[0,38]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(14),
      O => o_output_bitb_OBUF_inst_i_1529_n_0
    );
o_output_bitb_OBUF_inst_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_478_n_0,
      I1 => o_output_bitb_OBUF_inst_i_479_n_0,
      O => o_output_bitb_OBUF_inst_i_153_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1530: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(14),
      I1 => \s_doutbs[0,42]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(14),
      O => o_output_bitb_OBUF_inst_i_1530_n_0
    );
o_output_bitb_OBUF_inst_i_1531: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(14),
      I1 => \s_doutbs[0,46]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(14),
      O => o_output_bitb_OBUF_inst_i_1531_n_0
    );
o_output_bitb_OBUF_inst_i_1532: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(14),
      I1 => \s_doutbs[0,18]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(14),
      O => o_output_bitb_OBUF_inst_i_1532_n_0
    );
o_output_bitb_OBUF_inst_i_1533: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(14),
      I1 => \s_doutbs[0,22]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(14),
      O => o_output_bitb_OBUF_inst_i_1533_n_0
    );
o_output_bitb_OBUF_inst_i_1534: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(14),
      I1 => \s_doutbs[0,26]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(14),
      O => o_output_bitb_OBUF_inst_i_1534_n_0
    );
o_output_bitb_OBUF_inst_i_1535: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(14),
      I1 => \s_doutbs[0,30]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(14),
      O => o_output_bitb_OBUF_inst_i_1535_n_0
    );
o_output_bitb_OBUF_inst_i_1536: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(14),
      I1 => \s_doutbs[0,2]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(14),
      O => o_output_bitb_OBUF_inst_i_1536_n_0
    );
o_output_bitb_OBUF_inst_i_1537: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(14),
      I1 => \s_doutbs[0,6]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(14),
      O => o_output_bitb_OBUF_inst_i_1537_n_0
    );
o_output_bitb_OBUF_inst_i_1538: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(14),
      I1 => \s_doutbs[0,10]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(14),
      O => o_output_bitb_OBUF_inst_i_1538_n_0
    );
o_output_bitb_OBUF_inst_i_1539: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(14),
      I1 => \s_doutbs[0,14]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(14),
      O => o_output_bitb_OBUF_inst_i_1539_n_0
    );
o_output_bitb_OBUF_inst_i_154: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_480_n_0,
      I1 => o_output_bitb_OBUF_inst_i_481_n_0,
      O => o_output_bitb_OBUF_inst_i_154_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1540: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(13),
      I1 => \s_doutbs[0,50]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,49]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,48]\(13),
      O => o_output_bitb_OBUF_inst_i_1540_n_0
    );
o_output_bitb_OBUF_inst_i_1541: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(13),
      I1 => \s_doutbs[0,54]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,53]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,52]\(13),
      O => o_output_bitb_OBUF_inst_i_1541_n_0
    );
o_output_bitb_OBUF_inst_i_1542: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(13),
      I1 => \s_doutbs[0,58]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,57]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,56]\(13),
      O => o_output_bitb_OBUF_inst_i_1542_n_0
    );
o_output_bitb_OBUF_inst_i_1543: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(13),
      I1 => \s_doutbs[0,62]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,61]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,60]\(13),
      O => o_output_bitb_OBUF_inst_i_1543_n_0
    );
o_output_bitb_OBUF_inst_i_1544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(13),
      I1 => \s_doutbs[0,34]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,33]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,32]\(13),
      O => o_output_bitb_OBUF_inst_i_1544_n_0
    );
o_output_bitb_OBUF_inst_i_1545: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(13),
      I1 => \s_doutbs[0,38]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,37]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,36]\(13),
      O => o_output_bitb_OBUF_inst_i_1545_n_0
    );
o_output_bitb_OBUF_inst_i_1546: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(13),
      I1 => \s_doutbs[0,42]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,41]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,40]\(13),
      O => o_output_bitb_OBUF_inst_i_1546_n_0
    );
o_output_bitb_OBUF_inst_i_1547: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(13),
      I1 => \s_doutbs[0,46]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,45]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,44]\(13),
      O => o_output_bitb_OBUF_inst_i_1547_n_0
    );
o_output_bitb_OBUF_inst_i_1548: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(13),
      I1 => \s_doutbs[0,18]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,17]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,16]\(13),
      O => o_output_bitb_OBUF_inst_i_1548_n_0
    );
o_output_bitb_OBUF_inst_i_1549: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(13),
      I1 => \s_doutbs[0,22]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,21]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,20]\(13),
      O => o_output_bitb_OBUF_inst_i_1549_n_0
    );
o_output_bitb_OBUF_inst_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_482_n_0,
      I1 => o_output_bitb_OBUF_inst_i_483_n_0,
      O => o_output_bitb_OBUF_inst_i_155_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_1550: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(13),
      I1 => \s_doutbs[0,26]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,25]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,24]\(13),
      O => o_output_bitb_OBUF_inst_i_1550_n_0
    );
o_output_bitb_OBUF_inst_i_1551: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(13),
      I1 => \s_doutbs[0,30]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,29]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,28]\(13),
      O => o_output_bitb_OBUF_inst_i_1551_n_0
    );
o_output_bitb_OBUF_inst_i_1552: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(13),
      I1 => \s_doutbs[0,2]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,1]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,0]\(13),
      O => o_output_bitb_OBUF_inst_i_1552_n_0
    );
o_output_bitb_OBUF_inst_i_1553: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(13),
      I1 => \s_doutbs[0,6]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,5]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,4]\(13),
      O => o_output_bitb_OBUF_inst_i_1553_n_0
    );
o_output_bitb_OBUF_inst_i_1554: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(13),
      I1 => \s_doutbs[0,10]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,9]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,8]\(13),
      O => o_output_bitb_OBUF_inst_i_1554_n_0
    );
o_output_bitb_OBUF_inst_i_1555: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(13),
      I1 => \s_doutbs[0,14]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      I3 => \s_doutbs[0,13]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      I5 => \s_doutbs[0,12]\(13),
      O => o_output_bitb_OBUF_inst_i_1555_n_0
    );
o_output_bitb_OBUF_inst_i_156: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_484_n_0,
      I1 => o_output_bitb_OBUF_inst_i_485_n_0,
      O => o_output_bitb_OBUF_inst_i_156_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_157: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_486_n_0,
      I1 => o_output_bitb_OBUF_inst_i_487_n_0,
      O => o_output_bitb_OBUF_inst_i_157_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_158: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_488_n_0,
      I1 => o_output_bitb_OBUF_inst_i_489_n_0,
      O => o_output_bitb_OBUF_inst_i_158_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_159: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_490_n_0,
      I1 => o_output_bitb_OBUF_inst_i_491_n_0,
      O => o_output_bitb_OBUF_inst_i_159_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_60_n_0,
      I1 => o_output_bitb_OBUF_inst_i_61_n_0,
      O => s_doutb(34),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_160: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_492_n_0,
      I1 => o_output_bitb_OBUF_inst_i_493_n_0,
      O => o_output_bitb_OBUF_inst_i_160_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_161: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_494_n_0,
      I1 => o_output_bitb_OBUF_inst_i_495_n_0,
      O => o_output_bitb_OBUF_inst_i_161_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_162: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_496_n_0,
      I1 => o_output_bitb_OBUF_inst_i_497_n_0,
      O => o_output_bitb_OBUF_inst_i_162_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_163: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_498_n_0,
      I1 => o_output_bitb_OBUF_inst_i_499_n_0,
      O => o_output_bitb_OBUF_inst_i_163_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_164: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_500_n_0,
      I1 => o_output_bitb_OBUF_inst_i_501_n_0,
      O => o_output_bitb_OBUF_inst_i_164_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_165: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_502_n_0,
      I1 => o_output_bitb_OBUF_inst_i_503_n_0,
      O => o_output_bitb_OBUF_inst_i_165_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_166: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_504_n_0,
      I1 => o_output_bitb_OBUF_inst_i_505_n_0,
      O => o_output_bitb_OBUF_inst_i_166_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_167: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_506_n_0,
      I1 => o_output_bitb_OBUF_inst_i_507_n_0,
      O => o_output_bitb_OBUF_inst_i_167_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_168: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_508_n_0,
      I1 => o_output_bitb_OBUF_inst_i_509_n_0,
      O => o_output_bitb_OBUF_inst_i_168_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_169: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_510_n_0,
      I1 => o_output_bitb_OBUF_inst_i_511_n_0,
      O => o_output_bitb_OBUF_inst_i_169_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_62_n_0,
      I1 => o_output_bitb_OBUF_inst_i_63_n_0,
      O => s_doutb(33),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_170: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_512_n_0,
      I1 => o_output_bitb_OBUF_inst_i_513_n_0,
      O => o_output_bitb_OBUF_inst_i_170_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_171: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_514_n_0,
      I1 => o_output_bitb_OBUF_inst_i_515_n_0,
      O => o_output_bitb_OBUF_inst_i_171_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_172: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_516_n_0,
      I1 => o_output_bitb_OBUF_inst_i_517_n_0,
      O => o_output_bitb_OBUF_inst_i_172_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_173: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_518_n_0,
      I1 => o_output_bitb_OBUF_inst_i_519_n_0,
      O => o_output_bitb_OBUF_inst_i_173_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_174: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_520_n_0,
      I1 => o_output_bitb_OBUF_inst_i_521_n_0,
      O => o_output_bitb_OBUF_inst_i_174_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_175: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_522_n_0,
      I1 => o_output_bitb_OBUF_inst_i_523_n_0,
      O => o_output_bitb_OBUF_inst_i_175_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_176: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_524_n_0,
      I1 => o_output_bitb_OBUF_inst_i_525_n_0,
      O => o_output_bitb_OBUF_inst_i_176_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_177: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_526_n_0,
      I1 => o_output_bitb_OBUF_inst_i_527_n_0,
      O => o_output_bitb_OBUF_inst_i_177_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_178: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_528_n_0,
      I1 => o_output_bitb_OBUF_inst_i_529_n_0,
      O => o_output_bitb_OBUF_inst_i_178_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_179: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_530_n_0,
      I1 => o_output_bitb_OBUF_inst_i_531_n_0,
      O => o_output_bitb_OBUF_inst_i_179_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_64_n_0,
      I1 => o_output_bitb_OBUF_inst_i_65_n_0,
      O => s_doutb(31),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_180: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_532_n_0,
      I1 => o_output_bitb_OBUF_inst_i_533_n_0,
      O => o_output_bitb_OBUF_inst_i_180_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_181: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_534_n_0,
      I1 => o_output_bitb_OBUF_inst_i_535_n_0,
      O => o_output_bitb_OBUF_inst_i_181_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_182: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_536_n_0,
      I1 => o_output_bitb_OBUF_inst_i_537_n_0,
      O => o_output_bitb_OBUF_inst_i_182_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_183: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_538_n_0,
      I1 => o_output_bitb_OBUF_inst_i_539_n_0,
      O => o_output_bitb_OBUF_inst_i_183_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_184: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_540_n_0,
      I1 => o_output_bitb_OBUF_inst_i_541_n_0,
      O => o_output_bitb_OBUF_inst_i_184_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_185: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_542_n_0,
      I1 => o_output_bitb_OBUF_inst_i_543_n_0,
      O => o_output_bitb_OBUF_inst_i_185_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_186: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_544_n_0,
      I1 => o_output_bitb_OBUF_inst_i_545_n_0,
      O => o_output_bitb_OBUF_inst_i_186_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_187: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_546_n_0,
      I1 => o_output_bitb_OBUF_inst_i_547_n_0,
      O => o_output_bitb_OBUF_inst_i_187_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_188: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_548_n_0,
      I1 => o_output_bitb_OBUF_inst_i_549_n_0,
      O => o_output_bitb_OBUF_inst_i_188_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_189: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_550_n_0,
      I1 => o_output_bitb_OBUF_inst_i_551_n_0,
      O => o_output_bitb_OBUF_inst_i_189_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_66_n_0,
      I1 => o_output_bitb_OBUF_inst_i_67_n_0,
      O => s_doutb(32),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_190: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_552_n_0,
      I1 => o_output_bitb_OBUF_inst_i_553_n_0,
      O => o_output_bitb_OBUF_inst_i_190_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_191: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_554_n_0,
      I1 => o_output_bitb_OBUF_inst_i_555_n_0,
      O => o_output_bitb_OBUF_inst_i_191_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_192: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_556_n_0,
      I1 => o_output_bitb_OBUF_inst_i_557_n_0,
      O => o_output_bitb_OBUF_inst_i_192_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_193: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_558_n_0,
      I1 => o_output_bitb_OBUF_inst_i_559_n_0,
      O => o_output_bitb_OBUF_inst_i_193_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_194: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_560_n_0,
      I1 => o_output_bitb_OBUF_inst_i_561_n_0,
      O => o_output_bitb_OBUF_inst_i_194_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_195: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_562_n_0,
      I1 => o_output_bitb_OBUF_inst_i_563_n_0,
      O => o_output_bitb_OBUF_inst_i_195_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_196: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_564_n_0,
      I1 => o_output_bitb_OBUF_inst_i_565_n_0,
      O => o_output_bitb_OBUF_inst_i_196_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_197: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_566_n_0,
      I1 => o_output_bitb_OBUF_inst_i_567_n_0,
      O => o_output_bitb_OBUF_inst_i_197_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_198: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_568_n_0,
      I1 => o_output_bitb_OBUF_inst_i_569_n_0,
      O => o_output_bitb_OBUF_inst_i_198_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_199: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_570_n_0,
      I1 => o_output_bitb_OBUF_inst_i_571_n_0,
      O => o_output_bitb_OBUF_inst_i_199_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_68_n_0,
      I1 => o_output_bitb_OBUF_inst_i_69_n_0,
      O => s_doutb(5),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_200: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_572_n_0,
      I1 => o_output_bitb_OBUF_inst_i_573_n_0,
      O => o_output_bitb_OBUF_inst_i_200_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_201: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_574_n_0,
      I1 => o_output_bitb_OBUF_inst_i_575_n_0,
      O => o_output_bitb_OBUF_inst_i_201_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_202: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_576_n_0,
      I1 => o_output_bitb_OBUF_inst_i_577_n_0,
      O => o_output_bitb_OBUF_inst_i_202_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_203: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_578_n_0,
      I1 => o_output_bitb_OBUF_inst_i_579_n_0,
      O => o_output_bitb_OBUF_inst_i_203_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_204: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_580_n_0,
      I1 => o_output_bitb_OBUF_inst_i_581_n_0,
      O => o_output_bitb_OBUF_inst_i_204_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_205: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_582_n_0,
      I1 => o_output_bitb_OBUF_inst_i_583_n_0,
      O => o_output_bitb_OBUF_inst_i_205_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_206: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_584_n_0,
      I1 => o_output_bitb_OBUF_inst_i_585_n_0,
      O => o_output_bitb_OBUF_inst_i_206_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_207: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_586_n_0,
      I1 => o_output_bitb_OBUF_inst_i_587_n_0,
      O => o_output_bitb_OBUF_inst_i_207_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_208: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_588_n_0,
      I1 => o_output_bitb_OBUF_inst_i_589_n_0,
      O => o_output_bitb_OBUF_inst_i_208_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_209: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_590_n_0,
      I1 => o_output_bitb_OBUF_inst_i_591_n_0,
      O => o_output_bitb_OBUF_inst_i_209_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_70_n_0,
      I1 => o_output_bitb_OBUF_inst_i_71_n_0,
      O => s_doutb(6),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_210: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_592_n_0,
      I1 => o_output_bitb_OBUF_inst_i_593_n_0,
      O => o_output_bitb_OBUF_inst_i_210_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_211: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_594_n_0,
      I1 => o_output_bitb_OBUF_inst_i_595_n_0,
      O => o_output_bitb_OBUF_inst_i_211_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_212: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_596_n_0,
      I1 => o_output_bitb_OBUF_inst_i_597_n_0,
      O => o_output_bitb_OBUF_inst_i_212_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_213: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_598_n_0,
      I1 => o_output_bitb_OBUF_inst_i_599_n_0,
      O => o_output_bitb_OBUF_inst_i_213_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_214: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_600_n_0,
      I1 => o_output_bitb_OBUF_inst_i_601_n_0,
      O => o_output_bitb_OBUF_inst_i_214_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_215: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_602_n_0,
      I1 => o_output_bitb_OBUF_inst_i_603_n_0,
      O => o_output_bitb_OBUF_inst_i_215_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_216: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_604_n_0,
      I1 => o_output_bitb_OBUF_inst_i_605_n_0,
      O => o_output_bitb_OBUF_inst_i_216_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_217: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_606_n_0,
      I1 => o_output_bitb_OBUF_inst_i_607_n_0,
      O => o_output_bitb_OBUF_inst_i_217_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_218: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_608_n_0,
      I1 => o_output_bitb_OBUF_inst_i_609_n_0,
      O => o_output_bitb_OBUF_inst_i_218_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_219: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_610_n_0,
      I1 => o_output_bitb_OBUF_inst_i_611_n_0,
      O => o_output_bitb_OBUF_inst_i_219_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_72_n_0,
      I1 => o_output_bitb_OBUF_inst_i_73_n_0,
      O => s_doutb(10),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_220: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_612_n_0,
      I1 => o_output_bitb_OBUF_inst_i_613_n_0,
      O => o_output_bitb_OBUF_inst_i_220_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_221: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_614_n_0,
      I1 => o_output_bitb_OBUF_inst_i_615_n_0,
      O => o_output_bitb_OBUF_inst_i_221_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_222: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_616_n_0,
      I1 => o_output_bitb_OBUF_inst_i_617_n_0,
      O => o_output_bitb_OBUF_inst_i_222_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_223: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_618_n_0,
      I1 => o_output_bitb_OBUF_inst_i_619_n_0,
      O => o_output_bitb_OBUF_inst_i_223_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_224: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_620_n_0,
      I1 => o_output_bitb_OBUF_inst_i_621_n_0,
      O => o_output_bitb_OBUF_inst_i_224_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_225: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_622_n_0,
      I1 => o_output_bitb_OBUF_inst_i_623_n_0,
      O => o_output_bitb_OBUF_inst_i_225_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_226: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_624_n_0,
      I1 => o_output_bitb_OBUF_inst_i_625_n_0,
      O => o_output_bitb_OBUF_inst_i_226_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_227: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_626_n_0,
      I1 => o_output_bitb_OBUF_inst_i_627_n_0,
      O => o_output_bitb_OBUF_inst_i_227_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_228: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_628_n_0,
      I1 => o_output_bitb_OBUF_inst_i_629_n_0,
      O => o_output_bitb_OBUF_inst_i_228_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_229: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_630_n_0,
      I1 => o_output_bitb_OBUF_inst_i_631_n_0,
      O => o_output_bitb_OBUF_inst_i_229_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_74_n_0,
      I1 => o_output_bitb_OBUF_inst_i_75_n_0,
      O => s_doutb(9),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_230: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_632_n_0,
      I1 => o_output_bitb_OBUF_inst_i_633_n_0,
      O => o_output_bitb_OBUF_inst_i_230_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_231: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_634_n_0,
      I1 => o_output_bitb_OBUF_inst_i_635_n_0,
      O => o_output_bitb_OBUF_inst_i_231_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_232: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_636_n_0,
      I1 => o_output_bitb_OBUF_inst_i_637_n_0,
      O => o_output_bitb_OBUF_inst_i_232_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_233: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_638_n_0,
      I1 => o_output_bitb_OBUF_inst_i_639_n_0,
      O => o_output_bitb_OBUF_inst_i_233_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_234: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_640_n_0,
      I1 => o_output_bitb_OBUF_inst_i_641_n_0,
      O => o_output_bitb_OBUF_inst_i_234_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_235: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_642_n_0,
      I1 => o_output_bitb_OBUF_inst_i_643_n_0,
      O => o_output_bitb_OBUF_inst_i_235_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_236: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_644_n_0,
      I1 => o_output_bitb_OBUF_inst_i_645_n_0,
      O => o_output_bitb_OBUF_inst_i_236_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_237: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_646_n_0,
      I1 => o_output_bitb_OBUF_inst_i_647_n_0,
      O => o_output_bitb_OBUF_inst_i_237_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_238: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_648_n_0,
      I1 => o_output_bitb_OBUF_inst_i_649_n_0,
      O => o_output_bitb_OBUF_inst_i_238_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_239: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_650_n_0,
      I1 => o_output_bitb_OBUF_inst_i_651_n_0,
      O => o_output_bitb_OBUF_inst_i_239_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_76_n_0,
      I1 => o_output_bitb_OBUF_inst_i_77_n_0,
      O => s_doutb(8),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_240: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_652_n_0,
      I1 => o_output_bitb_OBUF_inst_i_653_n_0,
      O => o_output_bitb_OBUF_inst_i_240_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_241: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_654_n_0,
      I1 => o_output_bitb_OBUF_inst_i_655_n_0,
      O => o_output_bitb_OBUF_inst_i_241_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_242: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_656_n_0,
      I1 => o_output_bitb_OBUF_inst_i_657_n_0,
      O => o_output_bitb_OBUF_inst_i_242_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_243: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_658_n_0,
      I1 => o_output_bitb_OBUF_inst_i_659_n_0,
      O => o_output_bitb_OBUF_inst_i_243_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_244: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_660_n_0,
      I1 => o_output_bitb_OBUF_inst_i_661_n_0,
      O => o_output_bitb_OBUF_inst_i_244_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_245: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_662_n_0,
      I1 => o_output_bitb_OBUF_inst_i_663_n_0,
      O => o_output_bitb_OBUF_inst_i_245_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_246: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_664_n_0,
      I1 => o_output_bitb_OBUF_inst_i_665_n_0,
      O => o_output_bitb_OBUF_inst_i_246_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_247: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_666_n_0,
      I1 => o_output_bitb_OBUF_inst_i_667_n_0,
      O => o_output_bitb_OBUF_inst_i_247_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_248: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_668_n_0,
      I1 => o_output_bitb_OBUF_inst_i_669_n_0,
      O => o_output_bitb_OBUF_inst_i_248_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_249: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_670_n_0,
      I1 => o_output_bitb_OBUF_inst_i_671_n_0,
      O => o_output_bitb_OBUF_inst_i_249_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_78_n_0,
      I1 => o_output_bitb_OBUF_inst_i_79_n_0,
      O => s_doutb(7),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_250: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_672_n_0,
      I1 => o_output_bitb_OBUF_inst_i_673_n_0,
      O => o_output_bitb_OBUF_inst_i_250_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_251: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_674_n_0,
      I1 => o_output_bitb_OBUF_inst_i_675_n_0,
      O => o_output_bitb_OBUF_inst_i_251_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_252: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_676_n_0,
      I1 => o_output_bitb_OBUF_inst_i_677_n_0,
      O => o_output_bitb_OBUF_inst_i_252_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_253: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_678_n_0,
      I1 => o_output_bitb_OBUF_inst_i_679_n_0,
      O => o_output_bitb_OBUF_inst_i_253_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_254: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_680_n_0,
      I1 => o_output_bitb_OBUF_inst_i_681_n_0,
      O => o_output_bitb_OBUF_inst_i_254_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_255: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_682_n_0,
      I1 => o_output_bitb_OBUF_inst_i_683_n_0,
      O => o_output_bitb_OBUF_inst_i_255_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_256: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_684_n_0,
      I1 => o_output_bitb_OBUF_inst_i_685_n_0,
      O => o_output_bitb_OBUF_inst_i_256_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_257: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_686_n_0,
      I1 => o_output_bitb_OBUF_inst_i_687_n_0,
      O => o_output_bitb_OBUF_inst_i_257_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_258: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_688_n_0,
      I1 => o_output_bitb_OBUF_inst_i_689_n_0,
      O => o_output_bitb_OBUF_inst_i_258_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_259: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_690_n_0,
      I1 => o_output_bitb_OBUF_inst_i_691_n_0,
      O => o_output_bitb_OBUF_inst_i_259_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_80_n_0,
      I1 => o_output_bitb_OBUF_inst_i_81_n_0,
      O => s_doutb(0),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_260: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_692_n_0,
      I1 => o_output_bitb_OBUF_inst_i_693_n_0,
      O => o_output_bitb_OBUF_inst_i_260_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_261: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_694_n_0,
      I1 => o_output_bitb_OBUF_inst_i_695_n_0,
      O => o_output_bitb_OBUF_inst_i_261_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_262: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_696_n_0,
      I1 => o_output_bitb_OBUF_inst_i_697_n_0,
      O => o_output_bitb_OBUF_inst_i_262_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_263: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_698_n_0,
      I1 => o_output_bitb_OBUF_inst_i_699_n_0,
      O => o_output_bitb_OBUF_inst_i_263_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_264: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_700_n_0,
      I1 => o_output_bitb_OBUF_inst_i_701_n_0,
      O => o_output_bitb_OBUF_inst_i_264_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_265: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_702_n_0,
      I1 => o_output_bitb_OBUF_inst_i_703_n_0,
      O => o_output_bitb_OBUF_inst_i_265_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_266: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_704_n_0,
      I1 => o_output_bitb_OBUF_inst_i_705_n_0,
      O => o_output_bitb_OBUF_inst_i_266_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_267: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_706_n_0,
      I1 => o_output_bitb_OBUF_inst_i_707_n_0,
      O => o_output_bitb_OBUF_inst_i_267_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_268: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_708_n_0,
      I1 => o_output_bitb_OBUF_inst_i_709_n_0,
      O => o_output_bitb_OBUF_inst_i_268_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_269: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_710_n_0,
      I1 => o_output_bitb_OBUF_inst_i_711_n_0,
      O => o_output_bitb_OBUF_inst_i_269_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_82_n_0,
      I1 => o_output_bitb_OBUF_inst_i_83_n_0,
      O => s_doutb(35),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_270: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_712_n_0,
      I1 => o_output_bitb_OBUF_inst_i_713_n_0,
      O => o_output_bitb_OBUF_inst_i_270_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_271: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_714_n_0,
      I1 => o_output_bitb_OBUF_inst_i_715_n_0,
      O => o_output_bitb_OBUF_inst_i_271_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_272: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_716_n_0,
      I1 => o_output_bitb_OBUF_inst_i_717_n_0,
      O => o_output_bitb_OBUF_inst_i_272_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_273: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_718_n_0,
      I1 => o_output_bitb_OBUF_inst_i_719_n_0,
      O => o_output_bitb_OBUF_inst_i_273_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_274: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_720_n_0,
      I1 => o_output_bitb_OBUF_inst_i_721_n_0,
      O => o_output_bitb_OBUF_inst_i_274_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_275: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_722_n_0,
      I1 => o_output_bitb_OBUF_inst_i_723_n_0,
      O => o_output_bitb_OBUF_inst_i_275_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_276: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_724_n_0,
      I1 => o_output_bitb_OBUF_inst_i_725_n_0,
      O => o_output_bitb_OBUF_inst_i_276_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_277: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_726_n_0,
      I1 => o_output_bitb_OBUF_inst_i_727_n_0,
      O => o_output_bitb_OBUF_inst_i_277_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_278: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_728_n_0,
      I1 => o_output_bitb_OBUF_inst_i_729_n_0,
      O => o_output_bitb_OBUF_inst_i_278_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_279: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_730_n_0,
      I1 => o_output_bitb_OBUF_inst_i_731_n_0,
      O => o_output_bitb_OBUF_inst_i_279_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_84_n_0,
      I1 => o_output_bitb_OBUF_inst_i_85_n_0,
      O => s_doutb(4),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_280: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_732_n_0,
      I1 => o_output_bitb_OBUF_inst_i_733_n_0,
      O => o_output_bitb_OBUF_inst_i_280_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_281: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_734_n_0,
      I1 => o_output_bitb_OBUF_inst_i_735_n_0,
      O => o_output_bitb_OBUF_inst_i_281_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_282: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_736_n_0,
      I1 => o_output_bitb_OBUF_inst_i_737_n_0,
      O => o_output_bitb_OBUF_inst_i_282_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_283: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_738_n_0,
      I1 => o_output_bitb_OBUF_inst_i_739_n_0,
      O => o_output_bitb_OBUF_inst_i_283_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_284: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_740_n_0,
      I1 => o_output_bitb_OBUF_inst_i_741_n_0,
      O => o_output_bitb_OBUF_inst_i_284_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_285: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_742_n_0,
      I1 => o_output_bitb_OBUF_inst_i_743_n_0,
      O => o_output_bitb_OBUF_inst_i_285_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_286: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_744_n_0,
      I1 => o_output_bitb_OBUF_inst_i_745_n_0,
      O => o_output_bitb_OBUF_inst_i_286_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_287: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_746_n_0,
      I1 => o_output_bitb_OBUF_inst_i_747_n_0,
      O => o_output_bitb_OBUF_inst_i_287_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_288: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_748_n_0,
      I1 => o_output_bitb_OBUF_inst_i_749_n_0,
      O => o_output_bitb_OBUF_inst_i_288_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_289: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_750_n_0,
      I1 => o_output_bitb_OBUF_inst_i_751_n_0,
      O => o_output_bitb_OBUF_inst_i_289_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_86_n_0,
      I1 => o_output_bitb_OBUF_inst_i_87_n_0,
      O => s_doutb(3),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_290: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_752_n_0,
      I1 => o_output_bitb_OBUF_inst_i_753_n_0,
      O => o_output_bitb_OBUF_inst_i_290_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_291: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_754_n_0,
      I1 => o_output_bitb_OBUF_inst_i_755_n_0,
      O => o_output_bitb_OBUF_inst_i_291_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_292: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_756_n_0,
      I1 => o_output_bitb_OBUF_inst_i_757_n_0,
      O => o_output_bitb_OBUF_inst_i_292_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_293: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_758_n_0,
      I1 => o_output_bitb_OBUF_inst_i_759_n_0,
      O => o_output_bitb_OBUF_inst_i_293_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_294: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_760_n_0,
      I1 => o_output_bitb_OBUF_inst_i_761_n_0,
      O => o_output_bitb_OBUF_inst_i_294_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_295: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_762_n_0,
      I1 => o_output_bitb_OBUF_inst_i_763_n_0,
      O => o_output_bitb_OBUF_inst_i_295_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_296: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_764_n_0,
      I1 => o_output_bitb_OBUF_inst_i_765_n_0,
      O => o_output_bitb_OBUF_inst_i_296_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_297: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_766_n_0,
      I1 => o_output_bitb_OBUF_inst_i_767_n_0,
      O => o_output_bitb_OBUF_inst_i_297_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_298: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_768_n_0,
      I1 => o_output_bitb_OBUF_inst_i_769_n_0,
      O => o_output_bitb_OBUF_inst_i_298_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_299: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_770_n_0,
      I1 => o_output_bitb_OBUF_inst_i_771_n_0,
      O => o_output_bitb_OBUF_inst_i_299_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_88_n_0,
      I1 => o_output_bitb_OBUF_inst_i_89_n_0,
      O => s_doutb(2),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_300: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_772_n_0,
      I1 => o_output_bitb_OBUF_inst_i_773_n_0,
      O => o_output_bitb_OBUF_inst_i_300_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_301: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_774_n_0,
      I1 => o_output_bitb_OBUF_inst_i_775_n_0,
      O => o_output_bitb_OBUF_inst_i_301_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_302: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_776_n_0,
      I1 => o_output_bitb_OBUF_inst_i_777_n_0,
      O => o_output_bitb_OBUF_inst_i_302_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_303: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_778_n_0,
      I1 => o_output_bitb_OBUF_inst_i_779_n_0,
      O => o_output_bitb_OBUF_inst_i_303_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_304: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_780_n_0,
      I1 => o_output_bitb_OBUF_inst_i_781_n_0,
      O => o_output_bitb_OBUF_inst_i_304_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_305: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_782_n_0,
      I1 => o_output_bitb_OBUF_inst_i_783_n_0,
      O => o_output_bitb_OBUF_inst_i_305_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_306: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_784_n_0,
      I1 => o_output_bitb_OBUF_inst_i_785_n_0,
      O => o_output_bitb_OBUF_inst_i_306_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_307: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_786_n_0,
      I1 => o_output_bitb_OBUF_inst_i_787_n_0,
      O => o_output_bitb_OBUF_inst_i_307_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_308: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_788_n_0,
      I1 => o_output_bitb_OBUF_inst_i_789_n_0,
      O => o_output_bitb_OBUF_inst_i_308_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_309: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_790_n_0,
      I1 => o_output_bitb_OBUF_inst_i_791_n_0,
      O => o_output_bitb_OBUF_inst_i_309_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_90_n_0,
      I1 => o_output_bitb_OBUF_inst_i_91_n_0,
      O => s_doutb(1),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_310: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_792_n_0,
      I1 => o_output_bitb_OBUF_inst_i_793_n_0,
      O => o_output_bitb_OBUF_inst_i_310_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_311: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_794_n_0,
      I1 => o_output_bitb_OBUF_inst_i_795_n_0,
      O => o_output_bitb_OBUF_inst_i_311_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_312: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_796_n_0,
      I1 => o_output_bitb_OBUF_inst_i_797_n_0,
      O => o_output_bitb_OBUF_inst_i_312_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_313: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_798_n_0,
      I1 => o_output_bitb_OBUF_inst_i_799_n_0,
      O => o_output_bitb_OBUF_inst_i_313_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_314: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_800_n_0,
      I1 => o_output_bitb_OBUF_inst_i_801_n_0,
      O => o_output_bitb_OBUF_inst_i_314_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_315: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_802_n_0,
      I1 => o_output_bitb_OBUF_inst_i_803_n_0,
      O => o_output_bitb_OBUF_inst_i_315_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_316: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_804_n_0,
      I1 => o_output_bitb_OBUF_inst_i_805_n_0,
      O => o_output_bitb_OBUF_inst_i_316_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_317: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_806_n_0,
      I1 => o_output_bitb_OBUF_inst_i_807_n_0,
      O => o_output_bitb_OBUF_inst_i_317_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_318: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_808_n_0,
      I1 => o_output_bitb_OBUF_inst_i_809_n_0,
      O => o_output_bitb_OBUF_inst_i_318_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_319: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_810_n_0,
      I1 => o_output_bitb_OBUF_inst_i_811_n_0,
      O => o_output_bitb_OBUF_inst_i_319_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_92_n_0,
      I1 => o_output_bitb_OBUF_inst_i_93_n_0,
      O => s_doutb(18),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_320: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_812_n_0,
      I1 => o_output_bitb_OBUF_inst_i_813_n_0,
      O => o_output_bitb_OBUF_inst_i_320_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_321: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_814_n_0,
      I1 => o_output_bitb_OBUF_inst_i_815_n_0,
      O => o_output_bitb_OBUF_inst_i_321_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_322: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_816_n_0,
      I1 => o_output_bitb_OBUF_inst_i_817_n_0,
      O => o_output_bitb_OBUF_inst_i_322_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_323: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_818_n_0,
      I1 => o_output_bitb_OBUF_inst_i_819_n_0,
      O => o_output_bitb_OBUF_inst_i_323_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_324: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_820_n_0,
      I1 => o_output_bitb_OBUF_inst_i_821_n_0,
      O => o_output_bitb_OBUF_inst_i_324_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_325: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_822_n_0,
      I1 => o_output_bitb_OBUF_inst_i_823_n_0,
      O => o_output_bitb_OBUF_inst_i_325_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_326: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_824_n_0,
      I1 => o_output_bitb_OBUF_inst_i_825_n_0,
      O => o_output_bitb_OBUF_inst_i_326_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_327: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_826_n_0,
      I1 => o_output_bitb_OBUF_inst_i_827_n_0,
      O => o_output_bitb_OBUF_inst_i_327_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_328: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_828_n_0,
      I1 => o_output_bitb_OBUF_inst_i_829_n_0,
      O => o_output_bitb_OBUF_inst_i_328_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_329: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_830_n_0,
      I1 => o_output_bitb_OBUF_inst_i_831_n_0,
      O => o_output_bitb_OBUF_inst_i_329_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_94_n_0,
      I1 => o_output_bitb_OBUF_inst_i_95_n_0,
      O => s_doutb(17),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_330: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_832_n_0,
      I1 => o_output_bitb_OBUF_inst_i_833_n_0,
      O => o_output_bitb_OBUF_inst_i_330_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_331: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_834_n_0,
      I1 => o_output_bitb_OBUF_inst_i_835_n_0,
      O => o_output_bitb_OBUF_inst_i_331_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_332: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_836_n_0,
      I1 => o_output_bitb_OBUF_inst_i_837_n_0,
      O => o_output_bitb_OBUF_inst_i_332_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_333: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_838_n_0,
      I1 => o_output_bitb_OBUF_inst_i_839_n_0,
      O => o_output_bitb_OBUF_inst_i_333_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_334: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_840_n_0,
      I1 => o_output_bitb_OBUF_inst_i_841_n_0,
      O => o_output_bitb_OBUF_inst_i_334_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_335: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_842_n_0,
      I1 => o_output_bitb_OBUF_inst_i_843_n_0,
      O => o_output_bitb_OBUF_inst_i_335_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_336: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_844_n_0,
      I1 => o_output_bitb_OBUF_inst_i_845_n_0,
      O => o_output_bitb_OBUF_inst_i_336_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_337: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_846_n_0,
      I1 => o_output_bitb_OBUF_inst_i_847_n_0,
      O => o_output_bitb_OBUF_inst_i_337_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_338: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_848_n_0,
      I1 => o_output_bitb_OBUF_inst_i_849_n_0,
      O => o_output_bitb_OBUF_inst_i_338_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_339: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_850_n_0,
      I1 => o_output_bitb_OBUF_inst_i_851_n_0,
      O => o_output_bitb_OBUF_inst_i_339_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_96_n_0,
      I1 => o_output_bitb_OBUF_inst_i_97_n_0,
      O => s_doutb(21),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_340: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_852_n_0,
      I1 => o_output_bitb_OBUF_inst_i_853_n_0,
      O => o_output_bitb_OBUF_inst_i_340_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_341: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_854_n_0,
      I1 => o_output_bitb_OBUF_inst_i_855_n_0,
      O => o_output_bitb_OBUF_inst_i_341_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_342: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_856_n_0,
      I1 => o_output_bitb_OBUF_inst_i_857_n_0,
      O => o_output_bitb_OBUF_inst_i_342_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_343: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_858_n_0,
      I1 => o_output_bitb_OBUF_inst_i_859_n_0,
      O => o_output_bitb_OBUF_inst_i_343_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_344: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_860_n_0,
      I1 => o_output_bitb_OBUF_inst_i_861_n_0,
      O => o_output_bitb_OBUF_inst_i_344_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_345: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_862_n_0,
      I1 => o_output_bitb_OBUF_inst_i_863_n_0,
      O => o_output_bitb_OBUF_inst_i_345_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_346: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_864_n_0,
      I1 => o_output_bitb_OBUF_inst_i_865_n_0,
      O => o_output_bitb_OBUF_inst_i_346_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_347: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_866_n_0,
      I1 => o_output_bitb_OBUF_inst_i_867_n_0,
      O => o_output_bitb_OBUF_inst_i_347_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_348: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_868_n_0,
      I1 => o_output_bitb_OBUF_inst_i_869_n_0,
      O => o_output_bitb_OBUF_inst_i_348_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_349: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_870_n_0,
      I1 => o_output_bitb_OBUF_inst_i_871_n_0,
      O => o_output_bitb_OBUF_inst_i_349_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_98_n_0,
      I1 => o_output_bitb_OBUF_inst_i_99_n_0,
      O => s_doutb(22),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_350: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_872_n_0,
      I1 => o_output_bitb_OBUF_inst_i_873_n_0,
      O => o_output_bitb_OBUF_inst_i_350_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_351: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_874_n_0,
      I1 => o_output_bitb_OBUF_inst_i_875_n_0,
      O => o_output_bitb_OBUF_inst_i_351_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_352: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_876_n_0,
      I1 => o_output_bitb_OBUF_inst_i_877_n_0,
      O => o_output_bitb_OBUF_inst_i_352_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_353: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_878_n_0,
      I1 => o_output_bitb_OBUF_inst_i_879_n_0,
      O => o_output_bitb_OBUF_inst_i_353_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_354: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_880_n_0,
      I1 => o_output_bitb_OBUF_inst_i_881_n_0,
      O => o_output_bitb_OBUF_inst_i_354_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_355: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_882_n_0,
      I1 => o_output_bitb_OBUF_inst_i_883_n_0,
      O => o_output_bitb_OBUF_inst_i_355_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_356: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_884_n_0,
      I1 => o_output_bitb_OBUF_inst_i_885_n_0,
      O => o_output_bitb_OBUF_inst_i_356_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_357: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_886_n_0,
      I1 => o_output_bitb_OBUF_inst_i_887_n_0,
      O => o_output_bitb_OBUF_inst_i_357_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_358: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_888_n_0,
      I1 => o_output_bitb_OBUF_inst_i_889_n_0,
      O => o_output_bitb_OBUF_inst_i_358_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_359: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_890_n_0,
      I1 => o_output_bitb_OBUF_inst_i_891_n_0,
      O => o_output_bitb_OBUF_inst_i_359_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_100_n_0,
      I1 => o_output_bitb_OBUF_inst_i_101_n_0,
      O => s_doutb(19),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_360: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_892_n_0,
      I1 => o_output_bitb_OBUF_inst_i_893_n_0,
      O => o_output_bitb_OBUF_inst_i_360_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_361: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_894_n_0,
      I1 => o_output_bitb_OBUF_inst_i_895_n_0,
      O => o_output_bitb_OBUF_inst_i_361_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_362: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_896_n_0,
      I1 => o_output_bitb_OBUF_inst_i_897_n_0,
      O => o_output_bitb_OBUF_inst_i_362_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_363: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_898_n_0,
      I1 => o_output_bitb_OBUF_inst_i_899_n_0,
      O => o_output_bitb_OBUF_inst_i_363_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_364: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_900_n_0,
      I1 => o_output_bitb_OBUF_inst_i_901_n_0,
      O => o_output_bitb_OBUF_inst_i_364_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_365: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_902_n_0,
      I1 => o_output_bitb_OBUF_inst_i_903_n_0,
      O => o_output_bitb_OBUF_inst_i_365_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_366: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_904_n_0,
      I1 => o_output_bitb_OBUF_inst_i_905_n_0,
      O => o_output_bitb_OBUF_inst_i_366_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_367: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_906_n_0,
      I1 => o_output_bitb_OBUF_inst_i_907_n_0,
      O => o_output_bitb_OBUF_inst_i_367_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_368: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_908_n_0,
      I1 => o_output_bitb_OBUF_inst_i_909_n_0,
      O => o_output_bitb_OBUF_inst_i_368_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_369: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_910_n_0,
      I1 => o_output_bitb_OBUF_inst_i_911_n_0,
      O => o_output_bitb_OBUF_inst_i_369_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_102_n_0,
      I1 => o_output_bitb_OBUF_inst_i_103_n_0,
      O => s_doutb(20),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_370: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_912_n_0,
      I1 => o_output_bitb_OBUF_inst_i_913_n_0,
      O => o_output_bitb_OBUF_inst_i_370_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_371: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_914_n_0,
      I1 => o_output_bitb_OBUF_inst_i_915_n_0,
      O => o_output_bitb_OBUF_inst_i_371_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_372: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_916_n_0,
      I1 => o_output_bitb_OBUF_inst_i_917_n_0,
      O => o_output_bitb_OBUF_inst_i_372_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_373: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_918_n_0,
      I1 => o_output_bitb_OBUF_inst_i_919_n_0,
      O => o_output_bitb_OBUF_inst_i_373_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_374: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_920_n_0,
      I1 => o_output_bitb_OBUF_inst_i_921_n_0,
      O => o_output_bitb_OBUF_inst_i_374_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_375: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_922_n_0,
      I1 => o_output_bitb_OBUF_inst_i_923_n_0,
      O => o_output_bitb_OBUF_inst_i_375_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_376: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_924_n_0,
      I1 => o_output_bitb_OBUF_inst_i_925_n_0,
      O => o_output_bitb_OBUF_inst_i_376_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_377: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_926_n_0,
      I1 => o_output_bitb_OBUF_inst_i_927_n_0,
      O => o_output_bitb_OBUF_inst_i_377_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_378: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_928_n_0,
      I1 => o_output_bitb_OBUF_inst_i_929_n_0,
      O => o_output_bitb_OBUF_inst_i_378_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_379: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_930_n_0,
      I1 => o_output_bitb_OBUF_inst_i_931_n_0,
      O => o_output_bitb_OBUF_inst_i_379_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_104_n_0,
      I1 => o_output_bitb_OBUF_inst_i_105_n_0,
      O => s_doutb(11),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_380: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_932_n_0,
      I1 => o_output_bitb_OBUF_inst_i_933_n_0,
      O => o_output_bitb_OBUF_inst_i_380_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_381: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_934_n_0,
      I1 => o_output_bitb_OBUF_inst_i_935_n_0,
      O => o_output_bitb_OBUF_inst_i_381_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_382: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_936_n_0,
      I1 => o_output_bitb_OBUF_inst_i_937_n_0,
      O => o_output_bitb_OBUF_inst_i_382_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_383: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_938_n_0,
      I1 => o_output_bitb_OBUF_inst_i_939_n_0,
      O => o_output_bitb_OBUF_inst_i_383_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_384: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_940_n_0,
      I1 => o_output_bitb_OBUF_inst_i_941_n_0,
      O => o_output_bitb_OBUF_inst_i_384_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_385: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_942_n_0,
      I1 => o_output_bitb_OBUF_inst_i_943_n_0,
      O => o_output_bitb_OBUF_inst_i_385_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_386: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_944_n_0,
      I1 => o_output_bitb_OBUF_inst_i_945_n_0,
      O => o_output_bitb_OBUF_inst_i_386_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_387: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_946_n_0,
      I1 => o_output_bitb_OBUF_inst_i_947_n_0,
      O => o_output_bitb_OBUF_inst_i_387_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_388: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_948_n_0,
      I1 => o_output_bitb_OBUF_inst_i_949_n_0,
      O => o_output_bitb_OBUF_inst_i_388_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_389: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_950_n_0,
      I1 => o_output_bitb_OBUF_inst_i_951_n_0,
      O => o_output_bitb_OBUF_inst_i_389_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_106_n_0,
      I1 => o_output_bitb_OBUF_inst_i_107_n_0,
      O => s_doutb(12),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_390: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_952_n_0,
      I1 => o_output_bitb_OBUF_inst_i_953_n_0,
      O => o_output_bitb_OBUF_inst_i_390_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_391: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_954_n_0,
      I1 => o_output_bitb_OBUF_inst_i_955_n_0,
      O => o_output_bitb_OBUF_inst_i_391_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_392: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_956_n_0,
      I1 => o_output_bitb_OBUF_inst_i_957_n_0,
      O => o_output_bitb_OBUF_inst_i_392_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_393: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_958_n_0,
      I1 => o_output_bitb_OBUF_inst_i_959_n_0,
      O => o_output_bitb_OBUF_inst_i_393_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_394: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_960_n_0,
      I1 => o_output_bitb_OBUF_inst_i_961_n_0,
      O => o_output_bitb_OBUF_inst_i_394_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_395: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_962_n_0,
      I1 => o_output_bitb_OBUF_inst_i_963_n_0,
      O => o_output_bitb_OBUF_inst_i_395_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_396: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_964_n_0,
      I1 => o_output_bitb_OBUF_inst_i_965_n_0,
      O => o_output_bitb_OBUF_inst_i_396_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_397: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_966_n_0,
      I1 => o_output_bitb_OBUF_inst_i_967_n_0,
      O => o_output_bitb_OBUF_inst_i_397_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_398: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_968_n_0,
      I1 => o_output_bitb_OBUF_inst_i_969_n_0,
      O => o_output_bitb_OBUF_inst_i_398_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_399: unisim.vcomponents.MUXF8
     port map (
      I0 => o_output_bitb_OBUF_inst_i_970_n_0,
      I1 => o_output_bitb_OBUF_inst_i_971_n_0,
      O => o_output_bitb_OBUF_inst_i_399_n_0,
      S => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_108_n_0,
      I1 => o_output_bitb_OBUF_inst_i_109_n_0,
      O => s_doutb(16),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_400: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_972_n_0,
      I1 => o_output_bitb_OBUF_inst_i_973_n_0,
      O => o_output_bitb_OBUF_inst_i_400_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_401: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_974_n_0,
      I1 => o_output_bitb_OBUF_inst_i_975_n_0,
      O => o_output_bitb_OBUF_inst_i_401_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_402: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_976_n_0,
      I1 => o_output_bitb_OBUF_inst_i_977_n_0,
      O => o_output_bitb_OBUF_inst_i_402_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_403: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_978_n_0,
      I1 => o_output_bitb_OBUF_inst_i_979_n_0,
      O => o_output_bitb_OBUF_inst_i_403_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_404: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_980_n_0,
      I1 => o_output_bitb_OBUF_inst_i_981_n_0,
      O => o_output_bitb_OBUF_inst_i_404_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_405: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_982_n_0,
      I1 => o_output_bitb_OBUF_inst_i_983_n_0,
      O => o_output_bitb_OBUF_inst_i_405_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_406: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_984_n_0,
      I1 => o_output_bitb_OBUF_inst_i_985_n_0,
      O => o_output_bitb_OBUF_inst_i_406_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_407: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_986_n_0,
      I1 => o_output_bitb_OBUF_inst_i_987_n_0,
      O => o_output_bitb_OBUF_inst_i_407_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_408: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_988_n_0,
      I1 => o_output_bitb_OBUF_inst_i_989_n_0,
      O => o_output_bitb_OBUF_inst_i_408_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_409: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_990_n_0,
      I1 => o_output_bitb_OBUF_inst_i_991_n_0,
      O => o_output_bitb_OBUF_inst_i_409_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_110_n_0,
      I1 => o_output_bitb_OBUF_inst_i_111_n_0,
      O => s_doutb(15),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_410: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_992_n_0,
      I1 => o_output_bitb_OBUF_inst_i_993_n_0,
      O => o_output_bitb_OBUF_inst_i_410_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_411: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_994_n_0,
      I1 => o_output_bitb_OBUF_inst_i_995_n_0,
      O => o_output_bitb_OBUF_inst_i_411_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(24),
      I1 => \s_doutbs[0,90]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(24),
      O => o_output_bitb_OBUF_inst_i_412_n_0
    );
o_output_bitb_OBUF_inst_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(24),
      I1 => \s_doutbs[0,94]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(24),
      O => o_output_bitb_OBUF_inst_i_413_n_0
    );
o_output_bitb_OBUF_inst_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(24),
      I1 => \s_doutbs[0,82]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(24),
      O => o_output_bitb_OBUF_inst_i_414_n_0
    );
o_output_bitb_OBUF_inst_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(24),
      I1 => \s_doutbs[0,86]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(24),
      O => o_output_bitb_OBUF_inst_i_415_n_0
    );
o_output_bitb_OBUF_inst_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(24),
      I1 => \s_doutbs[0,74]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(24),
      O => o_output_bitb_OBUF_inst_i_416_n_0
    );
o_output_bitb_OBUF_inst_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(24),
      I1 => \s_doutbs[0,78]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(24),
      O => o_output_bitb_OBUF_inst_i_417_n_0
    );
o_output_bitb_OBUF_inst_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(24),
      I1 => \s_doutbs[0,66]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(24),
      O => o_output_bitb_OBUF_inst_i_418_n_0
    );
o_output_bitb_OBUF_inst_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(24),
      I1 => \s_doutbs[0,70]\(24),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(24),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(24),
      O => o_output_bitb_OBUF_inst_i_419_n_0
    );
o_output_bitb_OBUF_inst_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_112_n_0,
      I1 => o_output_bitb_OBUF_inst_i_113_n_0,
      O => s_doutb(14),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_420: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_996_n_0,
      I1 => o_output_bitb_OBUF_inst_i_997_n_0,
      O => o_output_bitb_OBUF_inst_i_420_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_421: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_998_n_0,
      I1 => o_output_bitb_OBUF_inst_i_999_n_0,
      O => o_output_bitb_OBUF_inst_i_421_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_422: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1000_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1001_n_0,
      O => o_output_bitb_OBUF_inst_i_422_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_423: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1002_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1003_n_0,
      O => o_output_bitb_OBUF_inst_i_423_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_424: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1004_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1005_n_0,
      O => o_output_bitb_OBUF_inst_i_424_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_425: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1006_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1007_n_0,
      O => o_output_bitb_OBUF_inst_i_425_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_426: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1008_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1009_n_0,
      O => o_output_bitb_OBUF_inst_i_426_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_427: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1010_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1011_n_0,
      O => o_output_bitb_OBUF_inst_i_427_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(23),
      I1 => \s_doutbs[0,90]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(23),
      O => o_output_bitb_OBUF_inst_i_428_n_0
    );
o_output_bitb_OBUF_inst_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(23),
      I1 => \s_doutbs[0,94]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(23),
      O => o_output_bitb_OBUF_inst_i_429_n_0
    );
o_output_bitb_OBUF_inst_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_114_n_0,
      I1 => o_output_bitb_OBUF_inst_i_115_n_0,
      O => s_doutb(13),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(23),
      I1 => \s_doutbs[0,82]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(23),
      O => o_output_bitb_OBUF_inst_i_430_n_0
    );
o_output_bitb_OBUF_inst_i_431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(23),
      I1 => \s_doutbs[0,86]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(23),
      O => o_output_bitb_OBUF_inst_i_431_n_0
    );
o_output_bitb_OBUF_inst_i_432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(23),
      I1 => \s_doutbs[0,74]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(23),
      O => o_output_bitb_OBUF_inst_i_432_n_0
    );
o_output_bitb_OBUF_inst_i_433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(23),
      I1 => \s_doutbs[0,78]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(23),
      O => o_output_bitb_OBUF_inst_i_433_n_0
    );
o_output_bitb_OBUF_inst_i_434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(23),
      I1 => \s_doutbs[0,66]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(23),
      O => o_output_bitb_OBUF_inst_i_434_n_0
    );
o_output_bitb_OBUF_inst_i_435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(23),
      I1 => \s_doutbs[0,70]\(23),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(23),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(23),
      O => o_output_bitb_OBUF_inst_i_435_n_0
    );
o_output_bitb_OBUF_inst_i_436: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1012_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1013_n_0,
      O => o_output_bitb_OBUF_inst_i_436_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_437: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1014_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1015_n_0,
      O => o_output_bitb_OBUF_inst_i_437_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_438: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1016_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1017_n_0,
      O => o_output_bitb_OBUF_inst_i_438_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_439: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1018_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1019_n_0,
      O => o_output_bitb_OBUF_inst_i_439_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_116_n_0,
      I1 => o_output_bitb_OBUF_inst_i_117_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_118_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_119_n_0,
      O => o_output_bitb_OBUF_inst_i_44_n_0
    );
o_output_bitb_OBUF_inst_i_440: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1020_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1021_n_0,
      O => o_output_bitb_OBUF_inst_i_440_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_441: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1022_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1023_n_0,
      O => o_output_bitb_OBUF_inst_i_441_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_442: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1024_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1025_n_0,
      O => o_output_bitb_OBUF_inst_i_442_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_443: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1026_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1027_n_0,
      O => o_output_bitb_OBUF_inst_i_443_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(27),
      I1 => \s_doutbs[0,90]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(27),
      O => o_output_bitb_OBUF_inst_i_444_n_0
    );
o_output_bitb_OBUF_inst_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(27),
      I1 => \s_doutbs[0,94]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(27),
      O => o_output_bitb_OBUF_inst_i_445_n_0
    );
o_output_bitb_OBUF_inst_i_446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(27),
      I1 => \s_doutbs[0,82]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(27),
      O => o_output_bitb_OBUF_inst_i_446_n_0
    );
o_output_bitb_OBUF_inst_i_447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(27),
      I1 => \s_doutbs[0,86]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(27),
      O => o_output_bitb_OBUF_inst_i_447_n_0
    );
o_output_bitb_OBUF_inst_i_448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(27),
      I1 => \s_doutbs[0,74]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(27),
      O => o_output_bitb_OBUF_inst_i_448_n_0
    );
o_output_bitb_OBUF_inst_i_449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(27),
      I1 => \s_doutbs[0,78]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(27),
      O => o_output_bitb_OBUF_inst_i_449_n_0
    );
o_output_bitb_OBUF_inst_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_120_n_0,
      I1 => o_output_bitb_OBUF_inst_i_121_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_122_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_123_n_0,
      O => o_output_bitb_OBUF_inst_i_45_n_0
    );
o_output_bitb_OBUF_inst_i_450: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(27),
      I1 => \s_doutbs[0,66]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(27),
      O => o_output_bitb_OBUF_inst_i_450_n_0
    );
o_output_bitb_OBUF_inst_i_451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(27),
      I1 => \s_doutbs[0,70]\(27),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(27),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(27),
      O => o_output_bitb_OBUF_inst_i_451_n_0
    );
o_output_bitb_OBUF_inst_i_452: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1028_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1029_n_0,
      O => o_output_bitb_OBUF_inst_i_452_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_453: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1030_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1031_n_0,
      O => o_output_bitb_OBUF_inst_i_453_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_454: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1032_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1033_n_0,
      O => o_output_bitb_OBUF_inst_i_454_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_455: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1034_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1035_n_0,
      O => o_output_bitb_OBUF_inst_i_455_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_456: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1036_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1037_n_0,
      O => o_output_bitb_OBUF_inst_i_456_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_457: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1038_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1039_n_0,
      O => o_output_bitb_OBUF_inst_i_457_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_458: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1040_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1041_n_0,
      O => o_output_bitb_OBUF_inst_i_458_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_459: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1042_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1043_n_0,
      O => o_output_bitb_OBUF_inst_i_459_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_124_n_0,
      I1 => o_output_bitb_OBUF_inst_i_125_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_126_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_127_n_0,
      O => o_output_bitb_OBUF_inst_i_46_n_0
    );
o_output_bitb_OBUF_inst_i_460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(28),
      I1 => \s_doutbs[0,90]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(28),
      O => o_output_bitb_OBUF_inst_i_460_n_0
    );
o_output_bitb_OBUF_inst_i_461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(28),
      I1 => \s_doutbs[0,94]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(28),
      O => o_output_bitb_OBUF_inst_i_461_n_0
    );
o_output_bitb_OBUF_inst_i_462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(28),
      I1 => \s_doutbs[0,82]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(28),
      O => o_output_bitb_OBUF_inst_i_462_n_0
    );
o_output_bitb_OBUF_inst_i_463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(28),
      I1 => \s_doutbs[0,86]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(28),
      O => o_output_bitb_OBUF_inst_i_463_n_0
    );
o_output_bitb_OBUF_inst_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(28),
      I1 => \s_doutbs[0,74]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(28),
      O => o_output_bitb_OBUF_inst_i_464_n_0
    );
o_output_bitb_OBUF_inst_i_465: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(28),
      I1 => \s_doutbs[0,78]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(28),
      O => o_output_bitb_OBUF_inst_i_465_n_0
    );
o_output_bitb_OBUF_inst_i_466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(28),
      I1 => \s_doutbs[0,66]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(28),
      O => o_output_bitb_OBUF_inst_i_466_n_0
    );
o_output_bitb_OBUF_inst_i_467: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(28),
      I1 => \s_doutbs[0,70]\(28),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(28),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(28),
      O => o_output_bitb_OBUF_inst_i_467_n_0
    );
o_output_bitb_OBUF_inst_i_468: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1044_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1045_n_0,
      O => o_output_bitb_OBUF_inst_i_468_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_469: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1046_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1047_n_0,
      O => o_output_bitb_OBUF_inst_i_469_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_128_n_0,
      I1 => o_output_bitb_OBUF_inst_i_129_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_130_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_131_n_0,
      O => o_output_bitb_OBUF_inst_i_47_n_0
    );
o_output_bitb_OBUF_inst_i_470: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1048_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1049_n_0,
      O => o_output_bitb_OBUF_inst_i_470_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_471: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1050_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1051_n_0,
      O => o_output_bitb_OBUF_inst_i_471_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_472: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1052_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1053_n_0,
      O => o_output_bitb_OBUF_inst_i_472_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_473: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1054_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1055_n_0,
      O => o_output_bitb_OBUF_inst_i_473_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_474: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1056_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1057_n_0,
      O => o_output_bitb_OBUF_inst_i_474_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_475: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1058_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1059_n_0,
      O => o_output_bitb_OBUF_inst_i_475_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(25),
      I1 => \s_doutbs[0,90]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(25),
      O => o_output_bitb_OBUF_inst_i_476_n_0
    );
o_output_bitb_OBUF_inst_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(25),
      I1 => \s_doutbs[0,94]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(25),
      O => o_output_bitb_OBUF_inst_i_477_n_0
    );
o_output_bitb_OBUF_inst_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(25),
      I1 => \s_doutbs[0,82]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(25),
      O => o_output_bitb_OBUF_inst_i_478_n_0
    );
o_output_bitb_OBUF_inst_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(25),
      I1 => \s_doutbs[0,86]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(25),
      O => o_output_bitb_OBUF_inst_i_479_n_0
    );
o_output_bitb_OBUF_inst_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_132_n_0,
      I1 => o_output_bitb_OBUF_inst_i_133_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_134_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_135_n_0,
      O => o_output_bitb_OBUF_inst_i_48_n_0
    );
o_output_bitb_OBUF_inst_i_480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(25),
      I1 => \s_doutbs[0,74]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(25),
      O => o_output_bitb_OBUF_inst_i_480_n_0
    );
o_output_bitb_OBUF_inst_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(25),
      I1 => \s_doutbs[0,78]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(25),
      O => o_output_bitb_OBUF_inst_i_481_n_0
    );
o_output_bitb_OBUF_inst_i_482: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(25),
      I1 => \s_doutbs[0,66]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(25),
      O => o_output_bitb_OBUF_inst_i_482_n_0
    );
o_output_bitb_OBUF_inst_i_483: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(25),
      I1 => \s_doutbs[0,70]\(25),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(25),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(25),
      O => o_output_bitb_OBUF_inst_i_483_n_0
    );
o_output_bitb_OBUF_inst_i_484: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1060_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1061_n_0,
      O => o_output_bitb_OBUF_inst_i_484_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_485: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1062_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1063_n_0,
      O => o_output_bitb_OBUF_inst_i_485_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_486: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1064_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1065_n_0,
      O => o_output_bitb_OBUF_inst_i_486_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_487: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1066_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1067_n_0,
      O => o_output_bitb_OBUF_inst_i_487_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_488: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1068_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1069_n_0,
      O => o_output_bitb_OBUF_inst_i_488_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_489: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1070_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1071_n_0,
      O => o_output_bitb_OBUF_inst_i_489_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_136_n_0,
      I1 => o_output_bitb_OBUF_inst_i_137_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_138_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_139_n_0,
      O => o_output_bitb_OBUF_inst_i_49_n_0
    );
o_output_bitb_OBUF_inst_i_490: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1072_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1073_n_0,
      O => o_output_bitb_OBUF_inst_i_490_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_491: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1074_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1075_n_0,
      O => o_output_bitb_OBUF_inst_i_491_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_492: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(26),
      I1 => \s_doutbs[0,90]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(26),
      O => o_output_bitb_OBUF_inst_i_492_n_0
    );
o_output_bitb_OBUF_inst_i_493: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(26),
      I1 => \s_doutbs[0,94]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(26),
      O => o_output_bitb_OBUF_inst_i_493_n_0
    );
o_output_bitb_OBUF_inst_i_494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(26),
      I1 => \s_doutbs[0,82]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(26),
      O => o_output_bitb_OBUF_inst_i_494_n_0
    );
o_output_bitb_OBUF_inst_i_495: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(26),
      I1 => \s_doutbs[0,86]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(26),
      O => o_output_bitb_OBUF_inst_i_495_n_0
    );
o_output_bitb_OBUF_inst_i_496: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(26),
      I1 => \s_doutbs[0,74]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(26),
      O => o_output_bitb_OBUF_inst_i_496_n_0
    );
o_output_bitb_OBUF_inst_i_497: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(26),
      I1 => \s_doutbs[0,78]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(26),
      O => o_output_bitb_OBUF_inst_i_497_n_0
    );
o_output_bitb_OBUF_inst_i_498: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(26),
      I1 => \s_doutbs[0,66]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(26),
      O => o_output_bitb_OBUF_inst_i_498_n_0
    );
o_output_bitb_OBUF_inst_i_499: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(26),
      I1 => \s_doutbs[0,70]\(26),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(26),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(26),
      O => o_output_bitb_OBUF_inst_i_499_n_0
    );
o_output_bitb_OBUF_inst_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_140_n_0,
      I1 => o_output_bitb_OBUF_inst_i_141_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_142_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_143_n_0,
      O => o_output_bitb_OBUF_inst_i_50_n_0
    );
o_output_bitb_OBUF_inst_i_500: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1076_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1077_n_0,
      O => o_output_bitb_OBUF_inst_i_500_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_501: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1078_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1079_n_0,
      O => o_output_bitb_OBUF_inst_i_501_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_502: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1080_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1081_n_0,
      O => o_output_bitb_OBUF_inst_i_502_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_503: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1082_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1083_n_0,
      O => o_output_bitb_OBUF_inst_i_503_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_504: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1084_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1085_n_0,
      O => o_output_bitb_OBUF_inst_i_504_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_505: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1086_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1087_n_0,
      O => o_output_bitb_OBUF_inst_i_505_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_506: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1088_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1089_n_0,
      O => o_output_bitb_OBUF_inst_i_506_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_507: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1090_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1091_n_0,
      O => o_output_bitb_OBUF_inst_i_507_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(30),
      I1 => \s_doutbs[0,90]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(30),
      O => o_output_bitb_OBUF_inst_i_508_n_0
    );
o_output_bitb_OBUF_inst_i_509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(30),
      I1 => \s_doutbs[0,94]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(30),
      O => o_output_bitb_OBUF_inst_i_509_n_0
    );
o_output_bitb_OBUF_inst_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_144_n_0,
      I1 => o_output_bitb_OBUF_inst_i_145_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_146_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_147_n_0,
      O => o_output_bitb_OBUF_inst_i_51_n_0
    );
o_output_bitb_OBUF_inst_i_510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(30),
      I1 => \s_doutbs[0,82]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(30),
      O => o_output_bitb_OBUF_inst_i_510_n_0
    );
o_output_bitb_OBUF_inst_i_511: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(30),
      I1 => \s_doutbs[0,86]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(30),
      O => o_output_bitb_OBUF_inst_i_511_n_0
    );
o_output_bitb_OBUF_inst_i_512: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(30),
      I1 => \s_doutbs[0,74]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(30),
      O => o_output_bitb_OBUF_inst_i_512_n_0
    );
o_output_bitb_OBUF_inst_i_513: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(30),
      I1 => \s_doutbs[0,78]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(30),
      O => o_output_bitb_OBUF_inst_i_513_n_0
    );
o_output_bitb_OBUF_inst_i_514: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(30),
      I1 => \s_doutbs[0,66]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(30),
      O => o_output_bitb_OBUF_inst_i_514_n_0
    );
o_output_bitb_OBUF_inst_i_515: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(30),
      I1 => \s_doutbs[0,70]\(30),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(30),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(30),
      O => o_output_bitb_OBUF_inst_i_515_n_0
    );
o_output_bitb_OBUF_inst_i_516: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1092_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1093_n_0,
      O => o_output_bitb_OBUF_inst_i_516_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_517: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1094_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1095_n_0,
      O => o_output_bitb_OBUF_inst_i_517_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_518: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1096_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1097_n_0,
      O => o_output_bitb_OBUF_inst_i_518_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_519: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1098_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1099_n_0,
      O => o_output_bitb_OBUF_inst_i_519_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_148_n_0,
      I1 => o_output_bitb_OBUF_inst_i_149_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_150_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_151_n_0,
      O => o_output_bitb_OBUF_inst_i_52_n_0
    );
o_output_bitb_OBUF_inst_i_520: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1100_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1101_n_0,
      O => o_output_bitb_OBUF_inst_i_520_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_521: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1102_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1103_n_0,
      O => o_output_bitb_OBUF_inst_i_521_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_522: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1104_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1105_n_0,
      O => o_output_bitb_OBUF_inst_i_522_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_523: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1106_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1107_n_0,
      O => o_output_bitb_OBUF_inst_i_523_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(29),
      I1 => \s_doutbs[0,90]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(29),
      O => o_output_bitb_OBUF_inst_i_524_n_0
    );
o_output_bitb_OBUF_inst_i_525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(29),
      I1 => \s_doutbs[0,94]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(29),
      O => o_output_bitb_OBUF_inst_i_525_n_0
    );
o_output_bitb_OBUF_inst_i_526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(29),
      I1 => \s_doutbs[0,82]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(29),
      O => o_output_bitb_OBUF_inst_i_526_n_0
    );
o_output_bitb_OBUF_inst_i_527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(29),
      I1 => \s_doutbs[0,86]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(29),
      O => o_output_bitb_OBUF_inst_i_527_n_0
    );
o_output_bitb_OBUF_inst_i_528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(29),
      I1 => \s_doutbs[0,74]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(29),
      O => o_output_bitb_OBUF_inst_i_528_n_0
    );
o_output_bitb_OBUF_inst_i_529: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(29),
      I1 => \s_doutbs[0,78]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(29),
      O => o_output_bitb_OBUF_inst_i_529_n_0
    );
o_output_bitb_OBUF_inst_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_152_n_0,
      I1 => o_output_bitb_OBUF_inst_i_153_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_154_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_155_n_0,
      O => o_output_bitb_OBUF_inst_i_53_n_0
    );
o_output_bitb_OBUF_inst_i_530: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(29),
      I1 => \s_doutbs[0,66]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(29),
      O => o_output_bitb_OBUF_inst_i_530_n_0
    );
o_output_bitb_OBUF_inst_i_531: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(29),
      I1 => \s_doutbs[0,70]\(29),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(29),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(29),
      O => o_output_bitb_OBUF_inst_i_531_n_0
    );
o_output_bitb_OBUF_inst_i_532: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1108_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1109_n_0,
      O => o_output_bitb_OBUF_inst_i_532_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_533: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1110_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1111_n_0,
      O => o_output_bitb_OBUF_inst_i_533_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_534: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1112_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1113_n_0,
      O => o_output_bitb_OBUF_inst_i_534_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_535: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1114_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1115_n_0,
      O => o_output_bitb_OBUF_inst_i_535_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_536: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1116_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1117_n_0,
      O => o_output_bitb_OBUF_inst_i_536_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_537: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1118_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1119_n_0,
      O => o_output_bitb_OBUF_inst_i_537_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_538: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1120_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1121_n_0,
      O => o_output_bitb_OBUF_inst_i_538_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_539: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1122_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1123_n_0,
      O => o_output_bitb_OBUF_inst_i_539_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_156_n_0,
      I1 => o_output_bitb_OBUF_inst_i_157_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_158_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_159_n_0,
      O => o_output_bitb_OBUF_inst_i_54_n_0
    );
o_output_bitb_OBUF_inst_i_540: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(34),
      I1 => \s_doutbs[0,90]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(34),
      O => o_output_bitb_OBUF_inst_i_540_n_0
    );
o_output_bitb_OBUF_inst_i_541: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(34),
      I1 => \s_doutbs[0,94]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(34),
      O => o_output_bitb_OBUF_inst_i_541_n_0
    );
o_output_bitb_OBUF_inst_i_542: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(34),
      I1 => \s_doutbs[0,82]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(34),
      O => o_output_bitb_OBUF_inst_i_542_n_0
    );
o_output_bitb_OBUF_inst_i_543: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(34),
      I1 => \s_doutbs[0,86]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(34),
      O => o_output_bitb_OBUF_inst_i_543_n_0
    );
o_output_bitb_OBUF_inst_i_544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(34),
      I1 => \s_doutbs[0,74]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(34),
      O => o_output_bitb_OBUF_inst_i_544_n_0
    );
o_output_bitb_OBUF_inst_i_545: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(34),
      I1 => \s_doutbs[0,78]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(34),
      O => o_output_bitb_OBUF_inst_i_545_n_0
    );
o_output_bitb_OBUF_inst_i_546: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(34),
      I1 => \s_doutbs[0,66]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(34),
      O => o_output_bitb_OBUF_inst_i_546_n_0
    );
o_output_bitb_OBUF_inst_i_547: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(34),
      I1 => \s_doutbs[0,70]\(34),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(34),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(34),
      O => o_output_bitb_OBUF_inst_i_547_n_0
    );
o_output_bitb_OBUF_inst_i_548: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1124_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1125_n_0,
      O => o_output_bitb_OBUF_inst_i_548_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_549: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1126_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1127_n_0,
      O => o_output_bitb_OBUF_inst_i_549_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_160_n_0,
      I1 => o_output_bitb_OBUF_inst_i_161_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_162_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_163_n_0,
      O => o_output_bitb_OBUF_inst_i_55_n_0
    );
o_output_bitb_OBUF_inst_i_550: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1128_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1129_n_0,
      O => o_output_bitb_OBUF_inst_i_550_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_551: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1130_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1131_n_0,
      O => o_output_bitb_OBUF_inst_i_551_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_552: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1132_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1133_n_0,
      O => o_output_bitb_OBUF_inst_i_552_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_553: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1134_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1135_n_0,
      O => o_output_bitb_OBUF_inst_i_553_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_554: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1136_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1137_n_0,
      O => o_output_bitb_OBUF_inst_i_554_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_555: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1138_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1139_n_0,
      O => o_output_bitb_OBUF_inst_i_555_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_556: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(33),
      I1 => \s_doutbs[0,90]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(33),
      O => o_output_bitb_OBUF_inst_i_556_n_0
    );
o_output_bitb_OBUF_inst_i_557: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(33),
      I1 => \s_doutbs[0,94]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(33),
      O => o_output_bitb_OBUF_inst_i_557_n_0
    );
o_output_bitb_OBUF_inst_i_558: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(33),
      I1 => \s_doutbs[0,82]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(33),
      O => o_output_bitb_OBUF_inst_i_558_n_0
    );
o_output_bitb_OBUF_inst_i_559: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(33),
      I1 => \s_doutbs[0,86]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(33),
      O => o_output_bitb_OBUF_inst_i_559_n_0
    );
o_output_bitb_OBUF_inst_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_164_n_0,
      I1 => o_output_bitb_OBUF_inst_i_165_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_166_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_167_n_0,
      O => o_output_bitb_OBUF_inst_i_56_n_0
    );
o_output_bitb_OBUF_inst_i_560: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(33),
      I1 => \s_doutbs[0,74]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(33),
      O => o_output_bitb_OBUF_inst_i_560_n_0
    );
o_output_bitb_OBUF_inst_i_561: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(33),
      I1 => \s_doutbs[0,78]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(33),
      O => o_output_bitb_OBUF_inst_i_561_n_0
    );
o_output_bitb_OBUF_inst_i_562: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(33),
      I1 => \s_doutbs[0,66]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(33),
      O => o_output_bitb_OBUF_inst_i_562_n_0
    );
o_output_bitb_OBUF_inst_i_563: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(33),
      I1 => \s_doutbs[0,70]\(33),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(33),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(33),
      O => o_output_bitb_OBUF_inst_i_563_n_0
    );
o_output_bitb_OBUF_inst_i_564: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1140_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1141_n_0,
      O => o_output_bitb_OBUF_inst_i_564_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_565: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1142_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1143_n_0,
      O => o_output_bitb_OBUF_inst_i_565_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_566: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1144_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1145_n_0,
      O => o_output_bitb_OBUF_inst_i_566_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_567: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1146_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1147_n_0,
      O => o_output_bitb_OBUF_inst_i_567_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_568: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1148_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1149_n_0,
      O => o_output_bitb_OBUF_inst_i_568_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_569: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1150_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1151_n_0,
      O => o_output_bitb_OBUF_inst_i_569_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_168_n_0,
      I1 => o_output_bitb_OBUF_inst_i_169_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_170_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_171_n_0,
      O => o_output_bitb_OBUF_inst_i_57_n_0
    );
o_output_bitb_OBUF_inst_i_570: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1152_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1153_n_0,
      O => o_output_bitb_OBUF_inst_i_570_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_571: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1154_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1155_n_0,
      O => o_output_bitb_OBUF_inst_i_571_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_572: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(31),
      I1 => \s_doutbs[0,90]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(31),
      O => o_output_bitb_OBUF_inst_i_572_n_0
    );
o_output_bitb_OBUF_inst_i_573: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(31),
      I1 => \s_doutbs[0,94]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(31),
      O => o_output_bitb_OBUF_inst_i_573_n_0
    );
o_output_bitb_OBUF_inst_i_574: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(31),
      I1 => \s_doutbs[0,82]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,81]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,80]\(31),
      O => o_output_bitb_OBUF_inst_i_574_n_0
    );
o_output_bitb_OBUF_inst_i_575: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(31),
      I1 => \s_doutbs[0,86]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,85]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,84]\(31),
      O => o_output_bitb_OBUF_inst_i_575_n_0
    );
o_output_bitb_OBUF_inst_i_576: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(31),
      I1 => \s_doutbs[0,74]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,73]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,72]\(31),
      O => o_output_bitb_OBUF_inst_i_576_n_0
    );
o_output_bitb_OBUF_inst_i_577: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(31),
      I1 => \s_doutbs[0,78]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,77]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,76]\(31),
      O => o_output_bitb_OBUF_inst_i_577_n_0
    );
o_output_bitb_OBUF_inst_i_578: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(31),
      I1 => \s_doutbs[0,66]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(31),
      O => o_output_bitb_OBUF_inst_i_578_n_0
    );
o_output_bitb_OBUF_inst_i_579: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(31),
      I1 => \s_doutbs[0,70]\(31),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(31),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(31),
      O => o_output_bitb_OBUF_inst_i_579_n_0
    );
o_output_bitb_OBUF_inst_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_172_n_0,
      I1 => o_output_bitb_OBUF_inst_i_173_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_174_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_175_n_0,
      O => o_output_bitb_OBUF_inst_i_58_n_0
    );
o_output_bitb_OBUF_inst_i_580: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1156_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1157_n_0,
      O => o_output_bitb_OBUF_inst_i_580_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_581: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1158_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1159_n_0,
      O => o_output_bitb_OBUF_inst_i_581_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_582: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1160_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1161_n_0,
      O => o_output_bitb_OBUF_inst_i_582_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_583: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1162_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1163_n_0,
      O => o_output_bitb_OBUF_inst_i_583_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_584: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1164_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1165_n_0,
      O => o_output_bitb_OBUF_inst_i_584_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_585: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1166_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1167_n_0,
      O => o_output_bitb_OBUF_inst_i_585_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_586: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1168_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1169_n_0,
      O => o_output_bitb_OBUF_inst_i_586_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_587: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1170_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1171_n_0,
      O => o_output_bitb_OBUF_inst_i_587_n_0,
      S => \s_bramb_sel_pline_reg[3]_2\(2)
    );
o_output_bitb_OBUF_inst_i_588: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(32),
      I1 => \s_doutbs[0,90]\(32),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,89]\(32),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,88]\(32),
      O => o_output_bitb_OBUF_inst_i_588_n_0
    );
o_output_bitb_OBUF_inst_i_589: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(32),
      I1 => \s_doutbs[0,94]\(32),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,93]\(32),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,92]\(32),
      O => o_output_bitb_OBUF_inst_i_589_n_0
    );
o_output_bitb_OBUF_inst_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_176_n_0,
      I1 => o_output_bitb_OBUF_inst_i_177_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_178_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_179_n_0,
      O => o_output_bitb_OBUF_inst_i_59_n_0
    );
o_output_bitb_OBUF_inst_i_590: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(32),
      I1 => \s_doutbs[0,82]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(32),
      O => o_output_bitb_OBUF_inst_i_590_n_0
    );
o_output_bitb_OBUF_inst_i_591: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(32),
      I1 => \s_doutbs[0,86]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(32),
      O => o_output_bitb_OBUF_inst_i_591_n_0
    );
o_output_bitb_OBUF_inst_i_592: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(32),
      I1 => \s_doutbs[0,74]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(32),
      O => o_output_bitb_OBUF_inst_i_592_n_0
    );
o_output_bitb_OBUF_inst_i_593: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(32),
      I1 => \s_doutbs[0,78]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(32),
      O => o_output_bitb_OBUF_inst_i_593_n_0
    );
o_output_bitb_OBUF_inst_i_594: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(32),
      I1 => \s_doutbs[0,66]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(32),
      O => o_output_bitb_OBUF_inst_i_594_n_0
    );
o_output_bitb_OBUF_inst_i_595: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(32),
      I1 => \s_doutbs[0,70]\(32),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(32),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(32),
      O => o_output_bitb_OBUF_inst_i_595_n_0
    );
o_output_bitb_OBUF_inst_i_596: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1172_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1173_n_0,
      O => o_output_bitb_OBUF_inst_i_596_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_597: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1174_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1175_n_0,
      O => o_output_bitb_OBUF_inst_i_597_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_598: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1176_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1177_n_0,
      O => o_output_bitb_OBUF_inst_i_598_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_599: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1178_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1179_n_0,
      O => o_output_bitb_OBUF_inst_i_599_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_180_n_0,
      I1 => o_output_bitb_OBUF_inst_i_181_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_182_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_183_n_0,
      O => o_output_bitb_OBUF_inst_i_60_n_0
    );
o_output_bitb_OBUF_inst_i_600: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1180_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1181_n_0,
      O => o_output_bitb_OBUF_inst_i_600_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_601: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1182_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1183_n_0,
      O => o_output_bitb_OBUF_inst_i_601_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_602: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1184_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1185_n_0,
      O => o_output_bitb_OBUF_inst_i_602_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_603: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1186_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1187_n_0,
      O => o_output_bitb_OBUF_inst_i_603_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_604: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(5),
      I1 => \s_doutbs[0,90]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(5),
      O => o_output_bitb_OBUF_inst_i_604_n_0
    );
o_output_bitb_OBUF_inst_i_605: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(5),
      I1 => \s_doutbs[0,94]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(5),
      O => o_output_bitb_OBUF_inst_i_605_n_0
    );
o_output_bitb_OBUF_inst_i_606: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(5),
      I1 => \s_doutbs[0,82]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(5),
      O => o_output_bitb_OBUF_inst_i_606_n_0
    );
o_output_bitb_OBUF_inst_i_607: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(5),
      I1 => \s_doutbs[0,86]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(5),
      O => o_output_bitb_OBUF_inst_i_607_n_0
    );
o_output_bitb_OBUF_inst_i_608: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(5),
      I1 => \s_doutbs[0,74]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(5),
      O => o_output_bitb_OBUF_inst_i_608_n_0
    );
o_output_bitb_OBUF_inst_i_609: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(5),
      I1 => \s_doutbs[0,78]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(5),
      O => o_output_bitb_OBUF_inst_i_609_n_0
    );
o_output_bitb_OBUF_inst_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_184_n_0,
      I1 => o_output_bitb_OBUF_inst_i_185_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_186_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_187_n_0,
      O => o_output_bitb_OBUF_inst_i_61_n_0
    );
o_output_bitb_OBUF_inst_i_610: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(5),
      I1 => \s_doutbs[0,66]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(5),
      O => o_output_bitb_OBUF_inst_i_610_n_0
    );
o_output_bitb_OBUF_inst_i_611: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(5),
      I1 => \s_doutbs[0,70]\(5),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(5),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(5),
      O => o_output_bitb_OBUF_inst_i_611_n_0
    );
o_output_bitb_OBUF_inst_i_612: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1188_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1189_n_0,
      O => o_output_bitb_OBUF_inst_i_612_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_613: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1190_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1191_n_0,
      O => o_output_bitb_OBUF_inst_i_613_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_614: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1192_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1193_n_0,
      O => o_output_bitb_OBUF_inst_i_614_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_615: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1194_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1195_n_0,
      O => o_output_bitb_OBUF_inst_i_615_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_616: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1196_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1197_n_0,
      O => o_output_bitb_OBUF_inst_i_616_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_617: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1198_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1199_n_0,
      O => o_output_bitb_OBUF_inst_i_617_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_618: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1200_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1201_n_0,
      O => o_output_bitb_OBUF_inst_i_618_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_619: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1202_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1203_n_0,
      O => o_output_bitb_OBUF_inst_i_619_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_188_n_0,
      I1 => o_output_bitb_OBUF_inst_i_189_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_190_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_191_n_0,
      O => o_output_bitb_OBUF_inst_i_62_n_0
    );
o_output_bitb_OBUF_inst_i_620: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(6),
      I1 => \s_doutbs[0,90]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(6),
      O => o_output_bitb_OBUF_inst_i_620_n_0
    );
o_output_bitb_OBUF_inst_i_621: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(6),
      I1 => \s_doutbs[0,94]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(6),
      O => o_output_bitb_OBUF_inst_i_621_n_0
    );
o_output_bitb_OBUF_inst_i_622: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(6),
      I1 => \s_doutbs[0,82]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(6),
      O => o_output_bitb_OBUF_inst_i_622_n_0
    );
o_output_bitb_OBUF_inst_i_623: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(6),
      I1 => \s_doutbs[0,86]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(6),
      O => o_output_bitb_OBUF_inst_i_623_n_0
    );
o_output_bitb_OBUF_inst_i_624: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(6),
      I1 => \s_doutbs[0,74]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(6),
      O => o_output_bitb_OBUF_inst_i_624_n_0
    );
o_output_bitb_OBUF_inst_i_625: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(6),
      I1 => \s_doutbs[0,78]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(6),
      O => o_output_bitb_OBUF_inst_i_625_n_0
    );
o_output_bitb_OBUF_inst_i_626: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(6),
      I1 => \s_doutbs[0,66]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(6),
      O => o_output_bitb_OBUF_inst_i_626_n_0
    );
o_output_bitb_OBUF_inst_i_627: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(6),
      I1 => \s_doutbs[0,70]\(6),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(6),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(6),
      O => o_output_bitb_OBUF_inst_i_627_n_0
    );
o_output_bitb_OBUF_inst_i_628: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1204_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1205_n_0,
      O => o_output_bitb_OBUF_inst_i_628_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_629: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1206_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1207_n_0,
      O => o_output_bitb_OBUF_inst_i_629_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_192_n_0,
      I1 => o_output_bitb_OBUF_inst_i_193_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_194_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_195_n_0,
      O => o_output_bitb_OBUF_inst_i_63_n_0
    );
o_output_bitb_OBUF_inst_i_630: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1208_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1209_n_0,
      O => o_output_bitb_OBUF_inst_i_630_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_631: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1210_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1211_n_0,
      O => o_output_bitb_OBUF_inst_i_631_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_632: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1212_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1213_n_0,
      O => o_output_bitb_OBUF_inst_i_632_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_633: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1214_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1215_n_0,
      O => o_output_bitb_OBUF_inst_i_633_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_634: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1216_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1217_n_0,
      O => o_output_bitb_OBUF_inst_i_634_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_635: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1218_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1219_n_0,
      O => o_output_bitb_OBUF_inst_i_635_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_636: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(10),
      I1 => \s_doutbs[0,90]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(10),
      O => o_output_bitb_OBUF_inst_i_636_n_0
    );
o_output_bitb_OBUF_inst_i_637: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(10),
      I1 => \s_doutbs[0,94]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(10),
      O => o_output_bitb_OBUF_inst_i_637_n_0
    );
o_output_bitb_OBUF_inst_i_638: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(10),
      I1 => \s_doutbs[0,82]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(10),
      O => o_output_bitb_OBUF_inst_i_638_n_0
    );
o_output_bitb_OBUF_inst_i_639: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(10),
      I1 => \s_doutbs[0,86]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(10),
      O => o_output_bitb_OBUF_inst_i_639_n_0
    );
o_output_bitb_OBUF_inst_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_196_n_0,
      I1 => o_output_bitb_OBUF_inst_i_197_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_198_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_199_n_0,
      O => o_output_bitb_OBUF_inst_i_64_n_0
    );
o_output_bitb_OBUF_inst_i_640: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(10),
      I1 => \s_doutbs[0,74]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(10),
      O => o_output_bitb_OBUF_inst_i_640_n_0
    );
o_output_bitb_OBUF_inst_i_641: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(10),
      I1 => \s_doutbs[0,78]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(10),
      O => o_output_bitb_OBUF_inst_i_641_n_0
    );
o_output_bitb_OBUF_inst_i_642: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(10),
      I1 => \s_doutbs[0,66]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(10),
      O => o_output_bitb_OBUF_inst_i_642_n_0
    );
o_output_bitb_OBUF_inst_i_643: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(10),
      I1 => \s_doutbs[0,70]\(10),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(10),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(10),
      O => o_output_bitb_OBUF_inst_i_643_n_0
    );
o_output_bitb_OBUF_inst_i_644: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1220_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1221_n_0,
      O => o_output_bitb_OBUF_inst_i_644_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_645: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1222_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1223_n_0,
      O => o_output_bitb_OBUF_inst_i_645_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_646: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1224_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1225_n_0,
      O => o_output_bitb_OBUF_inst_i_646_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_647: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1226_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1227_n_0,
      O => o_output_bitb_OBUF_inst_i_647_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_648: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1228_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1229_n_0,
      O => o_output_bitb_OBUF_inst_i_648_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_649: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1230_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1231_n_0,
      O => o_output_bitb_OBUF_inst_i_649_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_200_n_0,
      I1 => o_output_bitb_OBUF_inst_i_201_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_202_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_203_n_0,
      O => o_output_bitb_OBUF_inst_i_65_n_0
    );
o_output_bitb_OBUF_inst_i_650: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1232_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1233_n_0,
      O => o_output_bitb_OBUF_inst_i_650_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_651: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1234_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1235_n_0,
      O => o_output_bitb_OBUF_inst_i_651_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_652: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(9),
      I1 => \s_doutbs[0,90]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(9),
      O => o_output_bitb_OBUF_inst_i_652_n_0
    );
o_output_bitb_OBUF_inst_i_653: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(9),
      I1 => \s_doutbs[0,94]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(9),
      O => o_output_bitb_OBUF_inst_i_653_n_0
    );
o_output_bitb_OBUF_inst_i_654: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(9),
      I1 => \s_doutbs[0,82]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(9),
      O => o_output_bitb_OBUF_inst_i_654_n_0
    );
o_output_bitb_OBUF_inst_i_655: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(9),
      I1 => \s_doutbs[0,86]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(9),
      O => o_output_bitb_OBUF_inst_i_655_n_0
    );
o_output_bitb_OBUF_inst_i_656: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(9),
      I1 => \s_doutbs[0,74]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(9),
      O => o_output_bitb_OBUF_inst_i_656_n_0
    );
o_output_bitb_OBUF_inst_i_657: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(9),
      I1 => \s_doutbs[0,78]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(9),
      O => o_output_bitb_OBUF_inst_i_657_n_0
    );
o_output_bitb_OBUF_inst_i_658: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(9),
      I1 => \s_doutbs[0,66]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(9),
      O => o_output_bitb_OBUF_inst_i_658_n_0
    );
o_output_bitb_OBUF_inst_i_659: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(9),
      I1 => \s_doutbs[0,70]\(9),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(9),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(9),
      O => o_output_bitb_OBUF_inst_i_659_n_0
    );
o_output_bitb_OBUF_inst_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_204_n_0,
      I1 => o_output_bitb_OBUF_inst_i_205_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_206_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_207_n_0,
      O => o_output_bitb_OBUF_inst_i_66_n_0
    );
o_output_bitb_OBUF_inst_i_660: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1236_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1237_n_0,
      O => o_output_bitb_OBUF_inst_i_660_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_661: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1238_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1239_n_0,
      O => o_output_bitb_OBUF_inst_i_661_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_662: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1240_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1241_n_0,
      O => o_output_bitb_OBUF_inst_i_662_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_663: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1242_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1243_n_0,
      O => o_output_bitb_OBUF_inst_i_663_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_664: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1244_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1245_n_0,
      O => o_output_bitb_OBUF_inst_i_664_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_665: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1246_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1247_n_0,
      O => o_output_bitb_OBUF_inst_i_665_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_666: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1248_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1249_n_0,
      O => o_output_bitb_OBUF_inst_i_666_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_667: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1250_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1251_n_0,
      O => o_output_bitb_OBUF_inst_i_667_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_668: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(8),
      I1 => \s_doutbs[0,90]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(8),
      O => o_output_bitb_OBUF_inst_i_668_n_0
    );
o_output_bitb_OBUF_inst_i_669: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(8),
      I1 => \s_doutbs[0,94]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(8),
      O => o_output_bitb_OBUF_inst_i_669_n_0
    );
o_output_bitb_OBUF_inst_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_208_n_0,
      I1 => o_output_bitb_OBUF_inst_i_209_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_210_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_211_n_0,
      O => o_output_bitb_OBUF_inst_i_67_n_0
    );
o_output_bitb_OBUF_inst_i_670: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(8),
      I1 => \s_doutbs[0,82]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(8),
      O => o_output_bitb_OBUF_inst_i_670_n_0
    );
o_output_bitb_OBUF_inst_i_671: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(8),
      I1 => \s_doutbs[0,86]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(8),
      O => o_output_bitb_OBUF_inst_i_671_n_0
    );
o_output_bitb_OBUF_inst_i_672: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(8),
      I1 => \s_doutbs[0,74]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(8),
      O => o_output_bitb_OBUF_inst_i_672_n_0
    );
o_output_bitb_OBUF_inst_i_673: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(8),
      I1 => \s_doutbs[0,78]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(8),
      O => o_output_bitb_OBUF_inst_i_673_n_0
    );
o_output_bitb_OBUF_inst_i_674: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(8),
      I1 => \s_doutbs[0,66]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(8),
      O => o_output_bitb_OBUF_inst_i_674_n_0
    );
o_output_bitb_OBUF_inst_i_675: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(8),
      I1 => \s_doutbs[0,70]\(8),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(8),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(8),
      O => o_output_bitb_OBUF_inst_i_675_n_0
    );
o_output_bitb_OBUF_inst_i_676: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1252_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1253_n_0,
      O => o_output_bitb_OBUF_inst_i_676_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_677: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1254_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1255_n_0,
      O => o_output_bitb_OBUF_inst_i_677_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_678: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1256_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1257_n_0,
      O => o_output_bitb_OBUF_inst_i_678_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_679: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1258_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1259_n_0,
      O => o_output_bitb_OBUF_inst_i_679_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_212_n_0,
      I1 => o_output_bitb_OBUF_inst_i_213_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_214_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_215_n_0,
      O => o_output_bitb_OBUF_inst_i_68_n_0
    );
o_output_bitb_OBUF_inst_i_680: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1260_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1261_n_0,
      O => o_output_bitb_OBUF_inst_i_680_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_681: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1262_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1263_n_0,
      O => o_output_bitb_OBUF_inst_i_681_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_682: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1264_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1265_n_0,
      O => o_output_bitb_OBUF_inst_i_682_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_683: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1266_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1267_n_0,
      O => o_output_bitb_OBUF_inst_i_683_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_684: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(7),
      I1 => \s_doutbs[0,90]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(7),
      O => o_output_bitb_OBUF_inst_i_684_n_0
    );
o_output_bitb_OBUF_inst_i_685: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(7),
      I1 => \s_doutbs[0,94]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(7),
      O => o_output_bitb_OBUF_inst_i_685_n_0
    );
o_output_bitb_OBUF_inst_i_686: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(7),
      I1 => \s_doutbs[0,82]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(7),
      O => o_output_bitb_OBUF_inst_i_686_n_0
    );
o_output_bitb_OBUF_inst_i_687: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(7),
      I1 => \s_doutbs[0,86]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(7),
      O => o_output_bitb_OBUF_inst_i_687_n_0
    );
o_output_bitb_OBUF_inst_i_688: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(7),
      I1 => \s_doutbs[0,74]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(7),
      O => o_output_bitb_OBUF_inst_i_688_n_0
    );
o_output_bitb_OBUF_inst_i_689: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(7),
      I1 => \s_doutbs[0,78]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(7),
      O => o_output_bitb_OBUF_inst_i_689_n_0
    );
o_output_bitb_OBUF_inst_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_216_n_0,
      I1 => o_output_bitb_OBUF_inst_i_217_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_218_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_219_n_0,
      O => o_output_bitb_OBUF_inst_i_69_n_0
    );
o_output_bitb_OBUF_inst_i_690: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(7),
      I1 => \s_doutbs[0,66]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(7),
      O => o_output_bitb_OBUF_inst_i_690_n_0
    );
o_output_bitb_OBUF_inst_i_691: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(7),
      I1 => \s_doutbs[0,70]\(7),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(7),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(7),
      O => o_output_bitb_OBUF_inst_i_691_n_0
    );
o_output_bitb_OBUF_inst_i_692: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1268_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1269_n_0,
      O => o_output_bitb_OBUF_inst_i_692_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_693: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1270_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1271_n_0,
      O => o_output_bitb_OBUF_inst_i_693_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_694: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1272_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1273_n_0,
      O => o_output_bitb_OBUF_inst_i_694_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_695: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1274_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1275_n_0,
      O => o_output_bitb_OBUF_inst_i_695_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_696: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1276_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1277_n_0,
      O => o_output_bitb_OBUF_inst_i_696_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_697: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1278_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1279_n_0,
      O => o_output_bitb_OBUF_inst_i_697_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_698: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1280_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1281_n_0,
      O => o_output_bitb_OBUF_inst_i_698_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_699: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1282_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1283_n_0,
      O => o_output_bitb_OBUF_inst_i_699_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_220_n_0,
      I1 => o_output_bitb_OBUF_inst_i_221_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_222_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_223_n_0,
      O => o_output_bitb_OBUF_inst_i_70_n_0
    );
o_output_bitb_OBUF_inst_i_700: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(0),
      I1 => \s_doutbs[0,90]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(0),
      O => o_output_bitb_OBUF_inst_i_700_n_0
    );
o_output_bitb_OBUF_inst_i_701: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(0),
      I1 => \s_doutbs[0,94]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(0),
      O => o_output_bitb_OBUF_inst_i_701_n_0
    );
o_output_bitb_OBUF_inst_i_702: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(0),
      I1 => \s_doutbs[0,82]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(0),
      O => o_output_bitb_OBUF_inst_i_702_n_0
    );
o_output_bitb_OBUF_inst_i_703: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(0),
      I1 => \s_doutbs[0,86]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(0),
      O => o_output_bitb_OBUF_inst_i_703_n_0
    );
o_output_bitb_OBUF_inst_i_704: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(0),
      I1 => \s_doutbs[0,74]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(0),
      O => o_output_bitb_OBUF_inst_i_704_n_0
    );
o_output_bitb_OBUF_inst_i_705: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(0),
      I1 => \s_doutbs[0,78]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(0),
      O => o_output_bitb_OBUF_inst_i_705_n_0
    );
o_output_bitb_OBUF_inst_i_706: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(0),
      I1 => \s_doutbs[0,66]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(0),
      O => o_output_bitb_OBUF_inst_i_706_n_0
    );
o_output_bitb_OBUF_inst_i_707: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(0),
      I1 => \s_doutbs[0,70]\(0),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(0),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(0),
      O => o_output_bitb_OBUF_inst_i_707_n_0
    );
o_output_bitb_OBUF_inst_i_708: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1284_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1285_n_0,
      O => o_output_bitb_OBUF_inst_i_708_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_709: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1286_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1287_n_0,
      O => o_output_bitb_OBUF_inst_i_709_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_224_n_0,
      I1 => o_output_bitb_OBUF_inst_i_225_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_226_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_227_n_0,
      O => o_output_bitb_OBUF_inst_i_71_n_0
    );
o_output_bitb_OBUF_inst_i_710: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1288_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1289_n_0,
      O => o_output_bitb_OBUF_inst_i_710_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_711: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1290_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1291_n_0,
      O => o_output_bitb_OBUF_inst_i_711_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_712: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1292_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1293_n_0,
      O => o_output_bitb_OBUF_inst_i_712_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_713: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1294_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1295_n_0,
      O => o_output_bitb_OBUF_inst_i_713_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_714: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1296_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1297_n_0,
      O => o_output_bitb_OBUF_inst_i_714_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_715: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1298_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1299_n_0,
      O => o_output_bitb_OBUF_inst_i_715_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_716: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(35),
      I1 => \s_doutbs[0,90]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(35),
      O => o_output_bitb_OBUF_inst_i_716_n_0
    );
o_output_bitb_OBUF_inst_i_717: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(35),
      I1 => \s_doutbs[0,94]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(35),
      O => o_output_bitb_OBUF_inst_i_717_n_0
    );
o_output_bitb_OBUF_inst_i_718: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(35),
      I1 => \s_doutbs[0,82]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(35),
      O => o_output_bitb_OBUF_inst_i_718_n_0
    );
o_output_bitb_OBUF_inst_i_719: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(35),
      I1 => \s_doutbs[0,86]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(35),
      O => o_output_bitb_OBUF_inst_i_719_n_0
    );
o_output_bitb_OBUF_inst_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_228_n_0,
      I1 => o_output_bitb_OBUF_inst_i_229_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_230_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_231_n_0,
      O => o_output_bitb_OBUF_inst_i_72_n_0
    );
o_output_bitb_OBUF_inst_i_720: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(35),
      I1 => \s_doutbs[0,74]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(35),
      O => o_output_bitb_OBUF_inst_i_720_n_0
    );
o_output_bitb_OBUF_inst_i_721: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(35),
      I1 => \s_doutbs[0,78]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(35),
      O => o_output_bitb_OBUF_inst_i_721_n_0
    );
o_output_bitb_OBUF_inst_i_722: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(35),
      I1 => \s_doutbs[0,66]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(35),
      O => o_output_bitb_OBUF_inst_i_722_n_0
    );
o_output_bitb_OBUF_inst_i_723: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(35),
      I1 => \s_doutbs[0,70]\(35),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(35),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(35),
      O => o_output_bitb_OBUF_inst_i_723_n_0
    );
o_output_bitb_OBUF_inst_i_724: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1300_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1301_n_0,
      O => o_output_bitb_OBUF_inst_i_724_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_725: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1302_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1303_n_0,
      O => o_output_bitb_OBUF_inst_i_725_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_726: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1304_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1305_n_0,
      O => o_output_bitb_OBUF_inst_i_726_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_727: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1306_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1307_n_0,
      O => o_output_bitb_OBUF_inst_i_727_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_728: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1308_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1309_n_0,
      O => o_output_bitb_OBUF_inst_i_728_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_729: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1310_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1311_n_0,
      O => o_output_bitb_OBUF_inst_i_729_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_232_n_0,
      I1 => o_output_bitb_OBUF_inst_i_233_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_234_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_235_n_0,
      O => o_output_bitb_OBUF_inst_i_73_n_0
    );
o_output_bitb_OBUF_inst_i_730: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1312_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1313_n_0,
      O => o_output_bitb_OBUF_inst_i_730_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_731: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1314_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1315_n_0,
      O => o_output_bitb_OBUF_inst_i_731_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_732: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(4),
      I1 => \s_doutbs[0,90]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(4),
      O => o_output_bitb_OBUF_inst_i_732_n_0
    );
o_output_bitb_OBUF_inst_i_733: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(4),
      I1 => \s_doutbs[0,94]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(4),
      O => o_output_bitb_OBUF_inst_i_733_n_0
    );
o_output_bitb_OBUF_inst_i_734: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(4),
      I1 => \s_doutbs[0,82]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(4),
      O => o_output_bitb_OBUF_inst_i_734_n_0
    );
o_output_bitb_OBUF_inst_i_735: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(4),
      I1 => \s_doutbs[0,86]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(4),
      O => o_output_bitb_OBUF_inst_i_735_n_0
    );
o_output_bitb_OBUF_inst_i_736: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(4),
      I1 => \s_doutbs[0,74]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(4),
      O => o_output_bitb_OBUF_inst_i_736_n_0
    );
o_output_bitb_OBUF_inst_i_737: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(4),
      I1 => \s_doutbs[0,78]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(4),
      O => o_output_bitb_OBUF_inst_i_737_n_0
    );
o_output_bitb_OBUF_inst_i_738: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(4),
      I1 => \s_doutbs[0,66]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(4),
      O => o_output_bitb_OBUF_inst_i_738_n_0
    );
o_output_bitb_OBUF_inst_i_739: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(4),
      I1 => \s_doutbs[0,70]\(4),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(4),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(4),
      O => o_output_bitb_OBUF_inst_i_739_n_0
    );
o_output_bitb_OBUF_inst_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_236_n_0,
      I1 => o_output_bitb_OBUF_inst_i_237_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_238_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_239_n_0,
      O => o_output_bitb_OBUF_inst_i_74_n_0
    );
o_output_bitb_OBUF_inst_i_740: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1316_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1317_n_0,
      O => o_output_bitb_OBUF_inst_i_740_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_741: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1318_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1319_n_0,
      O => o_output_bitb_OBUF_inst_i_741_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_742: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1320_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1321_n_0,
      O => o_output_bitb_OBUF_inst_i_742_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_743: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1322_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1323_n_0,
      O => o_output_bitb_OBUF_inst_i_743_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_744: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1324_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1325_n_0,
      O => o_output_bitb_OBUF_inst_i_744_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_745: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1326_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1327_n_0,
      O => o_output_bitb_OBUF_inst_i_745_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_746: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1328_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1329_n_0,
      O => o_output_bitb_OBUF_inst_i_746_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_747: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1330_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1331_n_0,
      O => o_output_bitb_OBUF_inst_i_747_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_748: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(3),
      I1 => \s_doutbs[0,90]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(3),
      O => o_output_bitb_OBUF_inst_i_748_n_0
    );
o_output_bitb_OBUF_inst_i_749: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(3),
      I1 => \s_doutbs[0,94]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(3),
      O => o_output_bitb_OBUF_inst_i_749_n_0
    );
o_output_bitb_OBUF_inst_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_240_n_0,
      I1 => o_output_bitb_OBUF_inst_i_241_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_242_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_243_n_0,
      O => o_output_bitb_OBUF_inst_i_75_n_0
    );
o_output_bitb_OBUF_inst_i_750: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(3),
      I1 => \s_doutbs[0,82]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(3),
      O => o_output_bitb_OBUF_inst_i_750_n_0
    );
o_output_bitb_OBUF_inst_i_751: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(3),
      I1 => \s_doutbs[0,86]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(3),
      O => o_output_bitb_OBUF_inst_i_751_n_0
    );
o_output_bitb_OBUF_inst_i_752: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(3),
      I1 => \s_doutbs[0,74]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(3),
      O => o_output_bitb_OBUF_inst_i_752_n_0
    );
o_output_bitb_OBUF_inst_i_753: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(3),
      I1 => \s_doutbs[0,78]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(3),
      O => o_output_bitb_OBUF_inst_i_753_n_0
    );
o_output_bitb_OBUF_inst_i_754: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(3),
      I1 => \s_doutbs[0,66]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(3),
      O => o_output_bitb_OBUF_inst_i_754_n_0
    );
o_output_bitb_OBUF_inst_i_755: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(3),
      I1 => \s_doutbs[0,70]\(3),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(3),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(3),
      O => o_output_bitb_OBUF_inst_i_755_n_0
    );
o_output_bitb_OBUF_inst_i_756: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1332_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1333_n_0,
      O => o_output_bitb_OBUF_inst_i_756_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_757: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1334_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1335_n_0,
      O => o_output_bitb_OBUF_inst_i_757_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_758: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1336_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1337_n_0,
      O => o_output_bitb_OBUF_inst_i_758_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_759: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1338_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1339_n_0,
      O => o_output_bitb_OBUF_inst_i_759_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_244_n_0,
      I1 => o_output_bitb_OBUF_inst_i_245_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_246_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_247_n_0,
      O => o_output_bitb_OBUF_inst_i_76_n_0
    );
o_output_bitb_OBUF_inst_i_760: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1340_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1341_n_0,
      O => o_output_bitb_OBUF_inst_i_760_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_761: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1342_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1343_n_0,
      O => o_output_bitb_OBUF_inst_i_761_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_762: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1344_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1345_n_0,
      O => o_output_bitb_OBUF_inst_i_762_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_763: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1346_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1347_n_0,
      O => o_output_bitb_OBUF_inst_i_763_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_764: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(2),
      I1 => \s_doutbs[0,90]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(2),
      O => o_output_bitb_OBUF_inst_i_764_n_0
    );
o_output_bitb_OBUF_inst_i_765: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(2),
      I1 => \s_doutbs[0,94]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(2),
      O => o_output_bitb_OBUF_inst_i_765_n_0
    );
o_output_bitb_OBUF_inst_i_766: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(2),
      I1 => \s_doutbs[0,82]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(2),
      O => o_output_bitb_OBUF_inst_i_766_n_0
    );
o_output_bitb_OBUF_inst_i_767: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(2),
      I1 => \s_doutbs[0,86]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(2),
      O => o_output_bitb_OBUF_inst_i_767_n_0
    );
o_output_bitb_OBUF_inst_i_768: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(2),
      I1 => \s_doutbs[0,74]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(2),
      O => o_output_bitb_OBUF_inst_i_768_n_0
    );
o_output_bitb_OBUF_inst_i_769: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(2),
      I1 => \s_doutbs[0,78]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(2),
      O => o_output_bitb_OBUF_inst_i_769_n_0
    );
o_output_bitb_OBUF_inst_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_248_n_0,
      I1 => o_output_bitb_OBUF_inst_i_249_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_250_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_251_n_0,
      O => o_output_bitb_OBUF_inst_i_77_n_0
    );
o_output_bitb_OBUF_inst_i_770: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(2),
      I1 => \s_doutbs[0,66]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(2),
      O => o_output_bitb_OBUF_inst_i_770_n_0
    );
o_output_bitb_OBUF_inst_i_771: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(2),
      I1 => \s_doutbs[0,70]\(2),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(2),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(2),
      O => o_output_bitb_OBUF_inst_i_771_n_0
    );
o_output_bitb_OBUF_inst_i_772: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1348_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1349_n_0,
      O => o_output_bitb_OBUF_inst_i_772_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_773: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1350_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1351_n_0,
      O => o_output_bitb_OBUF_inst_i_773_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_774: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1352_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1353_n_0,
      O => o_output_bitb_OBUF_inst_i_774_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_775: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1354_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1355_n_0,
      O => o_output_bitb_OBUF_inst_i_775_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_776: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1356_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1357_n_0,
      O => o_output_bitb_OBUF_inst_i_776_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_777: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1358_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1359_n_0,
      O => o_output_bitb_OBUF_inst_i_777_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_778: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1360_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1361_n_0,
      O => o_output_bitb_OBUF_inst_i_778_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_779: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1362_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1363_n_0,
      O => o_output_bitb_OBUF_inst_i_779_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\
    );
o_output_bitb_OBUF_inst_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_252_n_0,
      I1 => o_output_bitb_OBUF_inst_i_253_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_254_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_255_n_0,
      O => o_output_bitb_OBUF_inst_i_78_n_0
    );
o_output_bitb_OBUF_inst_i_780: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(1),
      I1 => \s_doutbs[0,90]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,89]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,88]\(1),
      O => o_output_bitb_OBUF_inst_i_780_n_0
    );
o_output_bitb_OBUF_inst_i_781: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(1),
      I1 => \s_doutbs[0,94]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,93]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,92]\(1),
      O => o_output_bitb_OBUF_inst_i_781_n_0
    );
o_output_bitb_OBUF_inst_i_782: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(1),
      I1 => \s_doutbs[0,82]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,81]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,80]\(1),
      O => o_output_bitb_OBUF_inst_i_782_n_0
    );
o_output_bitb_OBUF_inst_i_783: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(1),
      I1 => \s_doutbs[0,86]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,85]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,84]\(1),
      O => o_output_bitb_OBUF_inst_i_783_n_0
    );
o_output_bitb_OBUF_inst_i_784: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(1),
      I1 => \s_doutbs[0,74]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,73]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,72]\(1),
      O => o_output_bitb_OBUF_inst_i_784_n_0
    );
o_output_bitb_OBUF_inst_i_785: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(1),
      I1 => \s_doutbs[0,78]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,77]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,76]\(1),
      O => o_output_bitb_OBUF_inst_i_785_n_0
    );
o_output_bitb_OBUF_inst_i_786: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(1),
      I1 => \s_doutbs[0,66]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,65]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,64]\(1),
      O => o_output_bitb_OBUF_inst_i_786_n_0
    );
o_output_bitb_OBUF_inst_i_787: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(1),
      I1 => \s_doutbs[0,70]\(1),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      I3 => \s_doutbs[0,69]\(1),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      I5 => \s_doutbs[0,68]\(1),
      O => o_output_bitb_OBUF_inst_i_787_n_0
    );
o_output_bitb_OBUF_inst_i_788: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1364_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1365_n_0,
      O => o_output_bitb_OBUF_inst_i_788_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_789: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1366_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1367_n_0,
      O => o_output_bitb_OBUF_inst_i_789_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_256_n_0,
      I1 => o_output_bitb_OBUF_inst_i_257_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_258_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_259_n_0,
      O => o_output_bitb_OBUF_inst_i_79_n_0
    );
o_output_bitb_OBUF_inst_i_790: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1368_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1369_n_0,
      O => o_output_bitb_OBUF_inst_i_790_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_791: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1370_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1371_n_0,
      O => o_output_bitb_OBUF_inst_i_791_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_792: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1372_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1373_n_0,
      O => o_output_bitb_OBUF_inst_i_792_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_793: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1374_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1375_n_0,
      O => o_output_bitb_OBUF_inst_i_793_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_794: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1376_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1377_n_0,
      O => o_output_bitb_OBUF_inst_i_794_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_795: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1378_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1379_n_0,
      O => o_output_bitb_OBUF_inst_i_795_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_796: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(18),
      I1 => \s_doutbs[0,90]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(18),
      O => o_output_bitb_OBUF_inst_i_796_n_0
    );
o_output_bitb_OBUF_inst_i_797: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(18),
      I1 => \s_doutbs[0,94]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(18),
      O => o_output_bitb_OBUF_inst_i_797_n_0
    );
o_output_bitb_OBUF_inst_i_798: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(18),
      I1 => \s_doutbs[0,82]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(18),
      O => o_output_bitb_OBUF_inst_i_798_n_0
    );
o_output_bitb_OBUF_inst_i_799: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(18),
      I1 => \s_doutbs[0,86]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(18),
      O => o_output_bitb_OBUF_inst_i_799_n_0
    );
o_output_bitb_OBUF_inst_i_8: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_44_n_0,
      I1 => o_output_bitb_OBUF_inst_i_45_n_0,
      O => s_doutb(24),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_260_n_0,
      I1 => o_output_bitb_OBUF_inst_i_261_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_262_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_263_n_0,
      O => o_output_bitb_OBUF_inst_i_80_n_0
    );
o_output_bitb_OBUF_inst_i_800: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(18),
      I1 => \s_doutbs[0,74]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(18),
      O => o_output_bitb_OBUF_inst_i_800_n_0
    );
o_output_bitb_OBUF_inst_i_801: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(18),
      I1 => \s_doutbs[0,78]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(18),
      O => o_output_bitb_OBUF_inst_i_801_n_0
    );
o_output_bitb_OBUF_inst_i_802: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(18),
      I1 => \s_doutbs[0,66]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(18),
      O => o_output_bitb_OBUF_inst_i_802_n_0
    );
o_output_bitb_OBUF_inst_i_803: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(18),
      I1 => \s_doutbs[0,70]\(18),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(18),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(18),
      O => o_output_bitb_OBUF_inst_i_803_n_0
    );
o_output_bitb_OBUF_inst_i_804: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1380_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1381_n_0,
      O => o_output_bitb_OBUF_inst_i_804_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_805: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1382_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1383_n_0,
      O => o_output_bitb_OBUF_inst_i_805_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_806: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1384_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1385_n_0,
      O => o_output_bitb_OBUF_inst_i_806_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_807: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1386_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1387_n_0,
      O => o_output_bitb_OBUF_inst_i_807_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_808: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1388_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1389_n_0,
      O => o_output_bitb_OBUF_inst_i_808_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_809: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1390_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1391_n_0,
      O => o_output_bitb_OBUF_inst_i_809_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_264_n_0,
      I1 => o_output_bitb_OBUF_inst_i_265_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_266_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_267_n_0,
      O => o_output_bitb_OBUF_inst_i_81_n_0
    );
o_output_bitb_OBUF_inst_i_810: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1392_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1393_n_0,
      O => o_output_bitb_OBUF_inst_i_810_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_811: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1394_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1395_n_0,
      O => o_output_bitb_OBUF_inst_i_811_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_812: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(17),
      I1 => \s_doutbs[0,90]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(17),
      O => o_output_bitb_OBUF_inst_i_812_n_0
    );
o_output_bitb_OBUF_inst_i_813: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(17),
      I1 => \s_doutbs[0,94]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(17),
      O => o_output_bitb_OBUF_inst_i_813_n_0
    );
o_output_bitb_OBUF_inst_i_814: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(17),
      I1 => \s_doutbs[0,82]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(17),
      O => o_output_bitb_OBUF_inst_i_814_n_0
    );
o_output_bitb_OBUF_inst_i_815: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(17),
      I1 => \s_doutbs[0,86]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(17),
      O => o_output_bitb_OBUF_inst_i_815_n_0
    );
o_output_bitb_OBUF_inst_i_816: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(17),
      I1 => \s_doutbs[0,74]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(17),
      O => o_output_bitb_OBUF_inst_i_816_n_0
    );
o_output_bitb_OBUF_inst_i_817: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(17),
      I1 => \s_doutbs[0,78]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(17),
      O => o_output_bitb_OBUF_inst_i_817_n_0
    );
o_output_bitb_OBUF_inst_i_818: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(17),
      I1 => \s_doutbs[0,66]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(17),
      O => o_output_bitb_OBUF_inst_i_818_n_0
    );
o_output_bitb_OBUF_inst_i_819: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(17),
      I1 => \s_doutbs[0,70]\(17),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(17),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(17),
      O => o_output_bitb_OBUF_inst_i_819_n_0
    );
o_output_bitb_OBUF_inst_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_268_n_0,
      I1 => o_output_bitb_OBUF_inst_i_269_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_270_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_271_n_0,
      O => o_output_bitb_OBUF_inst_i_82_n_0
    );
o_output_bitb_OBUF_inst_i_820: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1396_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1397_n_0,
      O => o_output_bitb_OBUF_inst_i_820_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_821: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1398_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1399_n_0,
      O => o_output_bitb_OBUF_inst_i_821_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_822: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1400_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1401_n_0,
      O => o_output_bitb_OBUF_inst_i_822_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_823: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1402_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1403_n_0,
      O => o_output_bitb_OBUF_inst_i_823_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_824: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1404_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1405_n_0,
      O => o_output_bitb_OBUF_inst_i_824_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_825: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1406_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1407_n_0,
      O => o_output_bitb_OBUF_inst_i_825_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_826: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1408_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1409_n_0,
      O => o_output_bitb_OBUF_inst_i_826_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_827: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1410_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1411_n_0,
      O => o_output_bitb_OBUF_inst_i_827_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_828: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(21),
      I1 => \s_doutbs[0,90]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(21),
      O => o_output_bitb_OBUF_inst_i_828_n_0
    );
o_output_bitb_OBUF_inst_i_829: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(21),
      I1 => \s_doutbs[0,94]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(21),
      O => o_output_bitb_OBUF_inst_i_829_n_0
    );
o_output_bitb_OBUF_inst_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_272_n_0,
      I1 => o_output_bitb_OBUF_inst_i_273_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_274_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_275_n_0,
      O => o_output_bitb_OBUF_inst_i_83_n_0
    );
o_output_bitb_OBUF_inst_i_830: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(21),
      I1 => \s_doutbs[0,82]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(21),
      O => o_output_bitb_OBUF_inst_i_830_n_0
    );
o_output_bitb_OBUF_inst_i_831: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(21),
      I1 => \s_doutbs[0,86]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(21),
      O => o_output_bitb_OBUF_inst_i_831_n_0
    );
o_output_bitb_OBUF_inst_i_832: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(21),
      I1 => \s_doutbs[0,74]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(21),
      O => o_output_bitb_OBUF_inst_i_832_n_0
    );
o_output_bitb_OBUF_inst_i_833: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(21),
      I1 => \s_doutbs[0,78]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(21),
      O => o_output_bitb_OBUF_inst_i_833_n_0
    );
o_output_bitb_OBUF_inst_i_834: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(21),
      I1 => \s_doutbs[0,66]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(21),
      O => o_output_bitb_OBUF_inst_i_834_n_0
    );
o_output_bitb_OBUF_inst_i_835: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(21),
      I1 => \s_doutbs[0,70]\(21),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(21),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(21),
      O => o_output_bitb_OBUF_inst_i_835_n_0
    );
o_output_bitb_OBUF_inst_i_836: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1412_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1413_n_0,
      O => o_output_bitb_OBUF_inst_i_836_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_837: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1414_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1415_n_0,
      O => o_output_bitb_OBUF_inst_i_837_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_838: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1416_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1417_n_0,
      O => o_output_bitb_OBUF_inst_i_838_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_839: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1418_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1419_n_0,
      O => o_output_bitb_OBUF_inst_i_839_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_276_n_0,
      I1 => o_output_bitb_OBUF_inst_i_277_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_278_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_279_n_0,
      O => o_output_bitb_OBUF_inst_i_84_n_0
    );
o_output_bitb_OBUF_inst_i_840: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1420_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1421_n_0,
      O => o_output_bitb_OBUF_inst_i_840_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_841: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1422_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1423_n_0,
      O => o_output_bitb_OBUF_inst_i_841_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_842: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1424_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1425_n_0,
      O => o_output_bitb_OBUF_inst_i_842_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_843: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1426_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1427_n_0,
      O => o_output_bitb_OBUF_inst_i_843_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_844: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(22),
      I1 => \s_doutbs[0,90]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(22),
      O => o_output_bitb_OBUF_inst_i_844_n_0
    );
o_output_bitb_OBUF_inst_i_845: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(22),
      I1 => \s_doutbs[0,94]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(22),
      O => o_output_bitb_OBUF_inst_i_845_n_0
    );
o_output_bitb_OBUF_inst_i_846: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(22),
      I1 => \s_doutbs[0,82]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(22),
      O => o_output_bitb_OBUF_inst_i_846_n_0
    );
o_output_bitb_OBUF_inst_i_847: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(22),
      I1 => \s_doutbs[0,86]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(22),
      O => o_output_bitb_OBUF_inst_i_847_n_0
    );
o_output_bitb_OBUF_inst_i_848: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(22),
      I1 => \s_doutbs[0,74]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(22),
      O => o_output_bitb_OBUF_inst_i_848_n_0
    );
o_output_bitb_OBUF_inst_i_849: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(22),
      I1 => \s_doutbs[0,78]\(22),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(22),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(22),
      O => o_output_bitb_OBUF_inst_i_849_n_0
    );
o_output_bitb_OBUF_inst_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_280_n_0,
      I1 => o_output_bitb_OBUF_inst_i_281_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_282_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_283_n_0,
      O => o_output_bitb_OBUF_inst_i_85_n_0
    );
o_output_bitb_OBUF_inst_i_850: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(22),
      I1 => \s_doutbs[0,66]\(22),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,65]\(22),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,64]\(22),
      O => o_output_bitb_OBUF_inst_i_850_n_0
    );
o_output_bitb_OBUF_inst_i_851: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(22),
      I1 => \s_doutbs[0,70]\(22),
      I2 => \s_bramb_sel_pline_reg[3]_2\(1),
      I3 => \s_doutbs[0,69]\(22),
      I4 => \s_bramb_sel_pline_reg[3]_2\(0),
      I5 => \s_doutbs[0,68]\(22),
      O => o_output_bitb_OBUF_inst_i_851_n_0
    );
o_output_bitb_OBUF_inst_i_852: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1428_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1429_n_0,
      O => o_output_bitb_OBUF_inst_i_852_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_853: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1430_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1431_n_0,
      O => o_output_bitb_OBUF_inst_i_853_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_854: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1432_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1433_n_0,
      O => o_output_bitb_OBUF_inst_i_854_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_855: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1434_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1435_n_0,
      O => o_output_bitb_OBUF_inst_i_855_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_856: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1436_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1437_n_0,
      O => o_output_bitb_OBUF_inst_i_856_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_857: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1438_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1439_n_0,
      O => o_output_bitb_OBUF_inst_i_857_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_858: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1440_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1441_n_0,
      O => o_output_bitb_OBUF_inst_i_858_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_859: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1442_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1443_n_0,
      O => o_output_bitb_OBUF_inst_i_859_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_284_n_0,
      I1 => o_output_bitb_OBUF_inst_i_285_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_286_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_287_n_0,
      O => o_output_bitb_OBUF_inst_i_86_n_0
    );
o_output_bitb_OBUF_inst_i_860: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(19),
      I1 => \s_doutbs[0,90]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(19),
      O => o_output_bitb_OBUF_inst_i_860_n_0
    );
o_output_bitb_OBUF_inst_i_861: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(19),
      I1 => \s_doutbs[0,94]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(19),
      O => o_output_bitb_OBUF_inst_i_861_n_0
    );
o_output_bitb_OBUF_inst_i_862: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(19),
      I1 => \s_doutbs[0,82]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(19),
      O => o_output_bitb_OBUF_inst_i_862_n_0
    );
o_output_bitb_OBUF_inst_i_863: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(19),
      I1 => \s_doutbs[0,86]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(19),
      O => o_output_bitb_OBUF_inst_i_863_n_0
    );
o_output_bitb_OBUF_inst_i_864: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(19),
      I1 => \s_doutbs[0,74]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(19),
      O => o_output_bitb_OBUF_inst_i_864_n_0
    );
o_output_bitb_OBUF_inst_i_865: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(19),
      I1 => \s_doutbs[0,78]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(19),
      O => o_output_bitb_OBUF_inst_i_865_n_0
    );
o_output_bitb_OBUF_inst_i_866: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(19),
      I1 => \s_doutbs[0,66]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(19),
      O => o_output_bitb_OBUF_inst_i_866_n_0
    );
o_output_bitb_OBUF_inst_i_867: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(19),
      I1 => \s_doutbs[0,70]\(19),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(19),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(19),
      O => o_output_bitb_OBUF_inst_i_867_n_0
    );
o_output_bitb_OBUF_inst_i_868: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1444_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1445_n_0,
      O => o_output_bitb_OBUF_inst_i_868_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_869: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1446_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1447_n_0,
      O => o_output_bitb_OBUF_inst_i_869_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_288_n_0,
      I1 => o_output_bitb_OBUF_inst_i_289_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_290_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_291_n_0,
      O => o_output_bitb_OBUF_inst_i_87_n_0
    );
o_output_bitb_OBUF_inst_i_870: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1448_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1449_n_0,
      O => o_output_bitb_OBUF_inst_i_870_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_871: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1450_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1451_n_0,
      O => o_output_bitb_OBUF_inst_i_871_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_872: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1452_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1453_n_0,
      O => o_output_bitb_OBUF_inst_i_872_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_873: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1454_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1455_n_0,
      O => o_output_bitb_OBUF_inst_i_873_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_874: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1456_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1457_n_0,
      O => o_output_bitb_OBUF_inst_i_874_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_875: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1458_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1459_n_0,
      O => o_output_bitb_OBUF_inst_i_875_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep_n_0\
    );
o_output_bitb_OBUF_inst_i_876: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(20),
      I1 => \s_doutbs[0,90]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(20),
      O => o_output_bitb_OBUF_inst_i_876_n_0
    );
o_output_bitb_OBUF_inst_i_877: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(20),
      I1 => \s_doutbs[0,94]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(20),
      O => o_output_bitb_OBUF_inst_i_877_n_0
    );
o_output_bitb_OBUF_inst_i_878: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(20),
      I1 => \s_doutbs[0,82]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(20),
      O => o_output_bitb_OBUF_inst_i_878_n_0
    );
o_output_bitb_OBUF_inst_i_879: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(20),
      I1 => \s_doutbs[0,86]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(20),
      O => o_output_bitb_OBUF_inst_i_879_n_0
    );
o_output_bitb_OBUF_inst_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_292_n_0,
      I1 => o_output_bitb_OBUF_inst_i_293_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_294_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_295_n_0,
      O => o_output_bitb_OBUF_inst_i_88_n_0
    );
o_output_bitb_OBUF_inst_i_880: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(20),
      I1 => \s_doutbs[0,74]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(20),
      O => o_output_bitb_OBUF_inst_i_880_n_0
    );
o_output_bitb_OBUF_inst_i_881: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(20),
      I1 => \s_doutbs[0,78]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(20),
      O => o_output_bitb_OBUF_inst_i_881_n_0
    );
o_output_bitb_OBUF_inst_i_882: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(20),
      I1 => \s_doutbs[0,66]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(20),
      O => o_output_bitb_OBUF_inst_i_882_n_0
    );
o_output_bitb_OBUF_inst_i_883: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(20),
      I1 => \s_doutbs[0,70]\(20),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(20),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(20),
      O => o_output_bitb_OBUF_inst_i_883_n_0
    );
o_output_bitb_OBUF_inst_i_884: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1460_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1461_n_0,
      O => o_output_bitb_OBUF_inst_i_884_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_885: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1462_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1463_n_0,
      O => o_output_bitb_OBUF_inst_i_885_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_886: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1464_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1465_n_0,
      O => o_output_bitb_OBUF_inst_i_886_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_887: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1466_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1467_n_0,
      O => o_output_bitb_OBUF_inst_i_887_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_888: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1468_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1469_n_0,
      O => o_output_bitb_OBUF_inst_i_888_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_889: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1470_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1471_n_0,
      O => o_output_bitb_OBUF_inst_i_889_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_296_n_0,
      I1 => o_output_bitb_OBUF_inst_i_297_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_298_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_299_n_0,
      O => o_output_bitb_OBUF_inst_i_89_n_0
    );
o_output_bitb_OBUF_inst_i_890: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1472_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1473_n_0,
      O => o_output_bitb_OBUF_inst_i_890_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_891: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1474_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1475_n_0,
      O => o_output_bitb_OBUF_inst_i_891_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_892: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(11),
      I1 => \s_doutbs[0,90]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(11),
      O => o_output_bitb_OBUF_inst_i_892_n_0
    );
o_output_bitb_OBUF_inst_i_893: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(11),
      I1 => \s_doutbs[0,94]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(11),
      O => o_output_bitb_OBUF_inst_i_893_n_0
    );
o_output_bitb_OBUF_inst_i_894: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(11),
      I1 => \s_doutbs[0,82]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(11),
      O => o_output_bitb_OBUF_inst_i_894_n_0
    );
o_output_bitb_OBUF_inst_i_895: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(11),
      I1 => \s_doutbs[0,86]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(11),
      O => o_output_bitb_OBUF_inst_i_895_n_0
    );
o_output_bitb_OBUF_inst_i_896: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(11),
      I1 => \s_doutbs[0,74]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(11),
      O => o_output_bitb_OBUF_inst_i_896_n_0
    );
o_output_bitb_OBUF_inst_i_897: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(11),
      I1 => \s_doutbs[0,78]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(11),
      O => o_output_bitb_OBUF_inst_i_897_n_0
    );
o_output_bitb_OBUF_inst_i_898: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(11),
      I1 => \s_doutbs[0,66]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(11),
      O => o_output_bitb_OBUF_inst_i_898_n_0
    );
o_output_bitb_OBUF_inst_i_899: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(11),
      I1 => \s_doutbs[0,70]\(11),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(11),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(11),
      O => o_output_bitb_OBUF_inst_i_899_n_0
    );
o_output_bitb_OBUF_inst_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_46_n_0,
      I1 => o_output_bitb_OBUF_inst_i_47_n_0,
      O => s_doutb(23),
      S => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\
    );
o_output_bitb_OBUF_inst_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_300_n_0,
      I1 => o_output_bitb_OBUF_inst_i_301_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_302_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_303_n_0,
      O => o_output_bitb_OBUF_inst_i_90_n_0
    );
o_output_bitb_OBUF_inst_i_900: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1476_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1477_n_0,
      O => o_output_bitb_OBUF_inst_i_900_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_901: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1478_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1479_n_0,
      O => o_output_bitb_OBUF_inst_i_901_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_902: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1480_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1481_n_0,
      O => o_output_bitb_OBUF_inst_i_902_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_903: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1482_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1483_n_0,
      O => o_output_bitb_OBUF_inst_i_903_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_904: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1484_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1485_n_0,
      O => o_output_bitb_OBUF_inst_i_904_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_905: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1486_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1487_n_0,
      O => o_output_bitb_OBUF_inst_i_905_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_906: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1488_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1489_n_0,
      O => o_output_bitb_OBUF_inst_i_906_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_907: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1490_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1491_n_0,
      O => o_output_bitb_OBUF_inst_i_907_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_908: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(12),
      I1 => \s_doutbs[0,90]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(12),
      O => o_output_bitb_OBUF_inst_i_908_n_0
    );
o_output_bitb_OBUF_inst_i_909: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(12),
      I1 => \s_doutbs[0,94]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(12),
      O => o_output_bitb_OBUF_inst_i_909_n_0
    );
o_output_bitb_OBUF_inst_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_304_n_0,
      I1 => o_output_bitb_OBUF_inst_i_305_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_306_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_307_n_0,
      O => o_output_bitb_OBUF_inst_i_91_n_0
    );
o_output_bitb_OBUF_inst_i_910: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(12),
      I1 => \s_doutbs[0,82]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(12),
      O => o_output_bitb_OBUF_inst_i_910_n_0
    );
o_output_bitb_OBUF_inst_i_911: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(12),
      I1 => \s_doutbs[0,86]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(12),
      O => o_output_bitb_OBUF_inst_i_911_n_0
    );
o_output_bitb_OBUF_inst_i_912: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(12),
      I1 => \s_doutbs[0,74]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(12),
      O => o_output_bitb_OBUF_inst_i_912_n_0
    );
o_output_bitb_OBUF_inst_i_913: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(12),
      I1 => \s_doutbs[0,78]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(12),
      O => o_output_bitb_OBUF_inst_i_913_n_0
    );
o_output_bitb_OBUF_inst_i_914: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(12),
      I1 => \s_doutbs[0,66]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(12),
      O => o_output_bitb_OBUF_inst_i_914_n_0
    );
o_output_bitb_OBUF_inst_i_915: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(12),
      I1 => \s_doutbs[0,70]\(12),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(12),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(12),
      O => o_output_bitb_OBUF_inst_i_915_n_0
    );
o_output_bitb_OBUF_inst_i_916: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1492_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1493_n_0,
      O => o_output_bitb_OBUF_inst_i_916_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_917: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1494_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1495_n_0,
      O => o_output_bitb_OBUF_inst_i_917_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_918: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1496_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1497_n_0,
      O => o_output_bitb_OBUF_inst_i_918_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_919: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1498_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1499_n_0,
      O => o_output_bitb_OBUF_inst_i_919_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_308_n_0,
      I1 => o_output_bitb_OBUF_inst_i_309_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_310_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_311_n_0,
      O => o_output_bitb_OBUF_inst_i_92_n_0
    );
o_output_bitb_OBUF_inst_i_920: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1500_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1501_n_0,
      O => o_output_bitb_OBUF_inst_i_920_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_921: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1502_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1503_n_0,
      O => o_output_bitb_OBUF_inst_i_921_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_922: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1504_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1505_n_0,
      O => o_output_bitb_OBUF_inst_i_922_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_923: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1506_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1507_n_0,
      O => o_output_bitb_OBUF_inst_i_923_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_924: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(16),
      I1 => \s_doutbs[0,90]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(16),
      O => o_output_bitb_OBUF_inst_i_924_n_0
    );
o_output_bitb_OBUF_inst_i_925: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(16),
      I1 => \s_doutbs[0,94]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(16),
      O => o_output_bitb_OBUF_inst_i_925_n_0
    );
o_output_bitb_OBUF_inst_i_926: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(16),
      I1 => \s_doutbs[0,82]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(16),
      O => o_output_bitb_OBUF_inst_i_926_n_0
    );
o_output_bitb_OBUF_inst_i_927: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(16),
      I1 => \s_doutbs[0,86]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(16),
      O => o_output_bitb_OBUF_inst_i_927_n_0
    );
o_output_bitb_OBUF_inst_i_928: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(16),
      I1 => \s_doutbs[0,74]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(16),
      O => o_output_bitb_OBUF_inst_i_928_n_0
    );
o_output_bitb_OBUF_inst_i_929: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(16),
      I1 => \s_doutbs[0,78]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(16),
      O => o_output_bitb_OBUF_inst_i_929_n_0
    );
o_output_bitb_OBUF_inst_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_312_n_0,
      I1 => o_output_bitb_OBUF_inst_i_313_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_314_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_315_n_0,
      O => o_output_bitb_OBUF_inst_i_93_n_0
    );
o_output_bitb_OBUF_inst_i_930: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(16),
      I1 => \s_doutbs[0,66]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(16),
      O => o_output_bitb_OBUF_inst_i_930_n_0
    );
o_output_bitb_OBUF_inst_i_931: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(16),
      I1 => \s_doutbs[0,70]\(16),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(16),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(16),
      O => o_output_bitb_OBUF_inst_i_931_n_0
    );
o_output_bitb_OBUF_inst_i_932: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1508_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1509_n_0,
      O => o_output_bitb_OBUF_inst_i_932_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_933: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1510_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1511_n_0,
      O => o_output_bitb_OBUF_inst_i_933_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_934: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1512_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1513_n_0,
      O => o_output_bitb_OBUF_inst_i_934_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_935: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1514_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1515_n_0,
      O => o_output_bitb_OBUF_inst_i_935_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_936: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1516_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1517_n_0,
      O => o_output_bitb_OBUF_inst_i_936_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_937: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1518_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1519_n_0,
      O => o_output_bitb_OBUF_inst_i_937_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_938: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1520_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1521_n_0,
      O => o_output_bitb_OBUF_inst_i_938_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_939: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1522_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1523_n_0,
      O => o_output_bitb_OBUF_inst_i_939_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_316_n_0,
      I1 => o_output_bitb_OBUF_inst_i_317_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_318_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_319_n_0,
      O => o_output_bitb_OBUF_inst_i_94_n_0
    );
o_output_bitb_OBUF_inst_i_940: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(15),
      I1 => \s_doutbs[0,90]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(15),
      O => o_output_bitb_OBUF_inst_i_940_n_0
    );
o_output_bitb_OBUF_inst_i_941: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(15),
      I1 => \s_doutbs[0,94]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(15),
      O => o_output_bitb_OBUF_inst_i_941_n_0
    );
o_output_bitb_OBUF_inst_i_942: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(15),
      I1 => \s_doutbs[0,82]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(15),
      O => o_output_bitb_OBUF_inst_i_942_n_0
    );
o_output_bitb_OBUF_inst_i_943: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(15),
      I1 => \s_doutbs[0,86]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(15),
      O => o_output_bitb_OBUF_inst_i_943_n_0
    );
o_output_bitb_OBUF_inst_i_944: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(15),
      I1 => \s_doutbs[0,74]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(15),
      O => o_output_bitb_OBUF_inst_i_944_n_0
    );
o_output_bitb_OBUF_inst_i_945: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(15),
      I1 => \s_doutbs[0,78]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(15),
      O => o_output_bitb_OBUF_inst_i_945_n_0
    );
o_output_bitb_OBUF_inst_i_946: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(15),
      I1 => \s_doutbs[0,66]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(15),
      O => o_output_bitb_OBUF_inst_i_946_n_0
    );
o_output_bitb_OBUF_inst_i_947: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(15),
      I1 => \s_doutbs[0,70]\(15),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(15),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(15),
      O => o_output_bitb_OBUF_inst_i_947_n_0
    );
o_output_bitb_OBUF_inst_i_948: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1524_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1525_n_0,
      O => o_output_bitb_OBUF_inst_i_948_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_949: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1526_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1527_n_0,
      O => o_output_bitb_OBUF_inst_i_949_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_320_n_0,
      I1 => o_output_bitb_OBUF_inst_i_321_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_322_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_323_n_0,
      O => o_output_bitb_OBUF_inst_i_95_n_0
    );
o_output_bitb_OBUF_inst_i_950: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1528_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1529_n_0,
      O => o_output_bitb_OBUF_inst_i_950_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_951: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1530_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1531_n_0,
      O => o_output_bitb_OBUF_inst_i_951_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_952: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1532_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1533_n_0,
      O => o_output_bitb_OBUF_inst_i_952_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_953: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1534_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1535_n_0,
      O => o_output_bitb_OBUF_inst_i_953_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_954: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1536_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1537_n_0,
      O => o_output_bitb_OBUF_inst_i_954_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_955: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1538_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1539_n_0,
      O => o_output_bitb_OBUF_inst_i_955_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_956: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(14),
      I1 => \s_doutbs[0,90]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(14),
      O => o_output_bitb_OBUF_inst_i_956_n_0
    );
o_output_bitb_OBUF_inst_i_957: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(14),
      I1 => \s_doutbs[0,94]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(14),
      O => o_output_bitb_OBUF_inst_i_957_n_0
    );
o_output_bitb_OBUF_inst_i_958: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(14),
      I1 => \s_doutbs[0,82]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(14),
      O => o_output_bitb_OBUF_inst_i_958_n_0
    );
o_output_bitb_OBUF_inst_i_959: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(14),
      I1 => \s_doutbs[0,86]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(14),
      O => o_output_bitb_OBUF_inst_i_959_n_0
    );
o_output_bitb_OBUF_inst_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_324_n_0,
      I1 => o_output_bitb_OBUF_inst_i_325_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_326_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_327_n_0,
      O => o_output_bitb_OBUF_inst_i_96_n_0
    );
o_output_bitb_OBUF_inst_i_960: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(14),
      I1 => \s_doutbs[0,74]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(14),
      O => o_output_bitb_OBUF_inst_i_960_n_0
    );
o_output_bitb_OBUF_inst_i_961: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(14),
      I1 => \s_doutbs[0,78]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(14),
      O => o_output_bitb_OBUF_inst_i_961_n_0
    );
o_output_bitb_OBUF_inst_i_962: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(14),
      I1 => \s_doutbs[0,66]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(14),
      O => o_output_bitb_OBUF_inst_i_962_n_0
    );
o_output_bitb_OBUF_inst_i_963: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(14),
      I1 => \s_doutbs[0,70]\(14),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(14),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(14),
      O => o_output_bitb_OBUF_inst_i_963_n_0
    );
o_output_bitb_OBUF_inst_i_964: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1540_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1541_n_0,
      O => o_output_bitb_OBUF_inst_i_964_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_965: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1542_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1543_n_0,
      O => o_output_bitb_OBUF_inst_i_965_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_966: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1544_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1545_n_0,
      O => o_output_bitb_OBUF_inst_i_966_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_967: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1546_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1547_n_0,
      O => o_output_bitb_OBUF_inst_i_967_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_968: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1548_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1549_n_0,
      O => o_output_bitb_OBUF_inst_i_968_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_969: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1550_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1551_n_0,
      O => o_output_bitb_OBUF_inst_i_969_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_328_n_0,
      I1 => o_output_bitb_OBUF_inst_i_329_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_330_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_331_n_0,
      O => o_output_bitb_OBUF_inst_i_97_n_0
    );
o_output_bitb_OBUF_inst_i_970: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1552_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1553_n_0,
      O => o_output_bitb_OBUF_inst_i_970_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_971: unisim.vcomponents.MUXF7
     port map (
      I0 => o_output_bitb_OBUF_inst_i_1554_n_0,
      I1 => o_output_bitb_OBUF_inst_i_1555_n_0,
      O => o_output_bitb_OBUF_inst_i_971_n_0,
      S => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\
    );
o_output_bitb_OBUF_inst_i_972: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,91]\(13),
      I1 => \s_doutbs[0,90]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,89]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,88]\(13),
      O => o_output_bitb_OBUF_inst_i_972_n_0
    );
o_output_bitb_OBUF_inst_i_973: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,95]\(13),
      I1 => \s_doutbs[0,94]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,93]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,92]\(13),
      O => o_output_bitb_OBUF_inst_i_973_n_0
    );
o_output_bitb_OBUF_inst_i_974: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,83]\(13),
      I1 => \s_doutbs[0,82]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,81]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,80]\(13),
      O => o_output_bitb_OBUF_inst_i_974_n_0
    );
o_output_bitb_OBUF_inst_i_975: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,87]\(13),
      I1 => \s_doutbs[0,86]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,85]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,84]\(13),
      O => o_output_bitb_OBUF_inst_i_975_n_0
    );
o_output_bitb_OBUF_inst_i_976: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,75]\(13),
      I1 => \s_doutbs[0,74]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,73]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,72]\(13),
      O => o_output_bitb_OBUF_inst_i_976_n_0
    );
o_output_bitb_OBUF_inst_i_977: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,79]\(13),
      I1 => \s_doutbs[0,78]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,77]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,76]\(13),
      O => o_output_bitb_OBUF_inst_i_977_n_0
    );
o_output_bitb_OBUF_inst_i_978: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,67]\(13),
      I1 => \s_doutbs[0,66]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,65]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,64]\(13),
      O => o_output_bitb_OBUF_inst_i_978_n_0
    );
o_output_bitb_OBUF_inst_i_979: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,71]\(13),
      I1 => \s_doutbs[0,70]\(13),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      I3 => \s_doutbs[0,69]\(13),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      I5 => \s_doutbs[0,68]\(13),
      O => o_output_bitb_OBUF_inst_i_979_n_0
    );
o_output_bitb_OBUF_inst_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_332_n_0,
      I1 => o_output_bitb_OBUF_inst_i_333_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(5),
      I3 => o_output_bitb_OBUF_inst_i_334_n_0,
      I4 => \s_bramb_sel_pline_reg[3]_2\(4),
      I5 => o_output_bitb_OBUF_inst_i_335_n_0,
      O => o_output_bitb_OBUF_inst_i_98_n_0
    );
o_output_bitb_OBUF_inst_i_980: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(24),
      I1 => \s_doutbs[0,50]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(24),
      O => o_output_bitb_OBUF_inst_i_980_n_0
    );
o_output_bitb_OBUF_inst_i_981: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(24),
      I1 => \s_doutbs[0,54]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(24),
      O => o_output_bitb_OBUF_inst_i_981_n_0
    );
o_output_bitb_OBUF_inst_i_982: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(24),
      I1 => \s_doutbs[0,58]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(24),
      O => o_output_bitb_OBUF_inst_i_982_n_0
    );
o_output_bitb_OBUF_inst_i_983: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(24),
      I1 => \s_doutbs[0,62]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(24),
      O => o_output_bitb_OBUF_inst_i_983_n_0
    );
o_output_bitb_OBUF_inst_i_984: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,35]\(24),
      I1 => \s_doutbs[0,34]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,33]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,32]\(24),
      O => o_output_bitb_OBUF_inst_i_984_n_0
    );
o_output_bitb_OBUF_inst_i_985: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,39]\(24),
      I1 => \s_doutbs[0,38]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,37]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,36]\(24),
      O => o_output_bitb_OBUF_inst_i_985_n_0
    );
o_output_bitb_OBUF_inst_i_986: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,43]\(24),
      I1 => \s_doutbs[0,42]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,41]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,40]\(24),
      O => o_output_bitb_OBUF_inst_i_986_n_0
    );
o_output_bitb_OBUF_inst_i_987: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,47]\(24),
      I1 => \s_doutbs[0,46]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,45]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,44]\(24),
      O => o_output_bitb_OBUF_inst_i_987_n_0
    );
o_output_bitb_OBUF_inst_i_988: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,19]\(24),
      I1 => \s_doutbs[0,18]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,17]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,16]\(24),
      O => o_output_bitb_OBUF_inst_i_988_n_0
    );
o_output_bitb_OBUF_inst_i_989: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,23]\(24),
      I1 => \s_doutbs[0,22]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,21]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,20]\(24),
      O => o_output_bitb_OBUF_inst_i_989_n_0
    );
o_output_bitb_OBUF_inst_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_output_bitb_OBUF_inst_i_336_n_0,
      I1 => o_output_bitb_OBUF_inst_i_337_n_0,
      I2 => \s_bramb_sel_pline_reg[3]_2\(4),
      I3 => o_output_bitb_OBUF_inst_i_338_n_0,
      I4 => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      I5 => o_output_bitb_OBUF_inst_i_339_n_0,
      O => o_output_bitb_OBUF_inst_i_99_n_0
    );
o_output_bitb_OBUF_inst_i_990: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,27]\(24),
      I1 => \s_doutbs[0,26]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,25]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,24]\(24),
      O => o_output_bitb_OBUF_inst_i_990_n_0
    );
o_output_bitb_OBUF_inst_i_991: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,31]\(24),
      I1 => \s_doutbs[0,30]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,29]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,28]\(24),
      O => o_output_bitb_OBUF_inst_i_991_n_0
    );
o_output_bitb_OBUF_inst_i_992: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,3]\(24),
      I1 => \s_doutbs[0,2]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,1]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,0]\(24),
      O => o_output_bitb_OBUF_inst_i_992_n_0
    );
o_output_bitb_OBUF_inst_i_993: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,7]\(24),
      I1 => \s_doutbs[0,6]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,5]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,4]\(24),
      O => o_output_bitb_OBUF_inst_i_993_n_0
    );
o_output_bitb_OBUF_inst_i_994: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,11]\(24),
      I1 => \s_doutbs[0,10]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,9]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,8]\(24),
      O => o_output_bitb_OBUF_inst_i_994_n_0
    );
o_output_bitb_OBUF_inst_i_995: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,15]\(24),
      I1 => \s_doutbs[0,14]\(24),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,13]\(24),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,12]\(24),
      O => o_output_bitb_OBUF_inst_i_995_n_0
    );
o_output_bitb_OBUF_inst_i_996: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,51]\(23),
      I1 => \s_doutbs[0,50]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,49]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,48]\(23),
      O => o_output_bitb_OBUF_inst_i_996_n_0
    );
o_output_bitb_OBUF_inst_i_997: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,55]\(23),
      I1 => \s_doutbs[0,54]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,53]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,52]\(23),
      O => o_output_bitb_OBUF_inst_i_997_n_0
    );
o_output_bitb_OBUF_inst_i_998: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,59]\(23),
      I1 => \s_doutbs[0,58]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,57]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,56]\(23),
      O => o_output_bitb_OBUF_inst_i_998_n_0
    );
o_output_bitb_OBUF_inst_i_999: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_doutbs[0,63]\(23),
      I1 => \s_doutbs[0,62]\(23),
      I2 => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      I3 => \s_doutbs[0,61]\(23),
      I4 => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      I5 => \s_doutbs[0,60]\(23),
      O => o_output_bitb_OBUF_inst_i_999_n_0
    );
\s1_s2_dina_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][9]\,
      Q => \s1_s2_dina_reg_n_0_[2][10]\,
      R => '0'
    );
\s1_s2_dina_reg[2][10]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][9]\,
      Q => \s1_s2_dina_reg[2][10]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][10]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][9]\,
      Q => \s1_s2_dina_reg[2][10]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][10]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][9]\,
      Q => \s1_s2_dina_reg[2][10]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][10]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][9]\,
      Q => \s1_s2_dina_reg[2][10]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][10]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][9]\,
      Q => \s1_s2_dina_reg[2][10]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][10]\,
      Q => \s1_s2_dina_reg_n_0_[2][11]\,
      R => '0'
    );
\s1_s2_dina_reg[2][11]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][10]\,
      Q => \s1_s2_dina_reg[2][11]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][11]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][10]\,
      Q => \s1_s2_dina_reg[2][11]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][11]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][10]\,
      Q => \s1_s2_dina_reg[2][11]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][11]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][10]\,
      Q => \s1_s2_dina_reg[2][11]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][11]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][10]\,
      Q => \s1_s2_dina_reg[2][11]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][11]\,
      Q => \s1_s2_dina_reg_n_0_[2][12]\,
      R => '0'
    );
\s1_s2_dina_reg[2][12]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][11]\,
      Q => \s1_s2_dina_reg[2][12]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][12]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][11]\,
      Q => \s1_s2_dina_reg[2][12]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][12]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][11]\,
      Q => \s1_s2_dina_reg[2][12]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][12]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][11]\,
      Q => \s1_s2_dina_reg[2][12]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][12]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][11]\,
      Q => \s1_s2_dina_reg[2][12]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][12]\,
      Q => \s1_s2_dina_reg_n_0_[2][13]\,
      R => '0'
    );
\s1_s2_dina_reg[2][13]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][12]\,
      Q => \s1_s2_dina_reg[2][13]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][13]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][12]\,
      Q => \s1_s2_dina_reg[2][13]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][13]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][12]\,
      Q => \s1_s2_dina_reg[2][13]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][13]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][12]\,
      Q => \s1_s2_dina_reg[2][13]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][13]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][12]\,
      Q => \s1_s2_dina_reg[2][13]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][13]\,
      Q => \s1_s2_dina_reg_n_0_[2][14]\,
      R => '0'
    );
\s1_s2_dina_reg[2][14]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][13]\,
      Q => \s1_s2_dina_reg[2][14]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][14]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][13]\,
      Q => \s1_s2_dina_reg[2][14]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][14]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][13]\,
      Q => \s1_s2_dina_reg[2][14]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][14]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][13]\,
      Q => \s1_s2_dina_reg[2][14]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][14]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][13]\,
      Q => \s1_s2_dina_reg[2][14]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][14]\,
      Q => \s1_s2_dina_reg_n_0_[2][15]\,
      R => '0'
    );
\s1_s2_dina_reg[2][15]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][14]\,
      Q => \s1_s2_dina_reg[2][15]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][15]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][14]\,
      Q => \s1_s2_dina_reg[2][15]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][15]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][14]\,
      Q => \s1_s2_dina_reg[2][15]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][15]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][14]\,
      Q => \s1_s2_dina_reg[2][15]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][15]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][14]\,
      Q => \s1_s2_dina_reg[2][15]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][15]\,
      Q => \s1_s2_dina_reg_n_0_[2][16]\,
      R => '0'
    );
\s1_s2_dina_reg[2][16]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][15]\,
      Q => \s1_s2_dina_reg[2][16]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][16]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][15]\,
      Q => \s1_s2_dina_reg[2][16]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][16]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][15]\,
      Q => \s1_s2_dina_reg[2][16]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][16]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][15]\,
      Q => \s1_s2_dina_reg[2][16]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][16]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][15]\,
      Q => \s1_s2_dina_reg[2][16]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][16]\,
      Q => \s1_s2_dina_reg_n_0_[2][17]\,
      R => '0'
    );
\s1_s2_dina_reg[2][17]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][16]\,
      Q => \s1_s2_dina_reg[2][17]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][17]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][16]\,
      Q => \s1_s2_dina_reg[2][17]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][17]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][16]\,
      Q => \s1_s2_dina_reg[2][17]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][17]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][16]\,
      Q => \s1_s2_dina_reg[2][17]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][17]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][16]\,
      Q => \s1_s2_dina_reg[2][17]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][17]\,
      Q => \s1_s2_dina_reg_n_0_[2][18]\,
      R => '0'
    );
\s1_s2_dina_reg[2][18]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][17]\,
      Q => \s1_s2_dina_reg[2][18]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][18]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][17]\,
      Q => \s1_s2_dina_reg[2][18]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][18]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][17]\,
      Q => \s1_s2_dina_reg[2][18]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][18]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][17]\,
      Q => \s1_s2_dina_reg[2][18]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][18]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][17]\,
      Q => \s1_s2_dina_reg[2][18]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][18]\,
      Q => \s1_s2_dina_reg_n_0_[2][19]\,
      R => '0'
    );
\s1_s2_dina_reg[2][19]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][18]\,
      Q => \s1_s2_dina_reg[2][19]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][19]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][18]\,
      Q => \s1_s2_dina_reg[2][19]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][19]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][18]\,
      Q => \s1_s2_dina_reg[2][19]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][19]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][18]\,
      Q => \s1_s2_dina_reg[2][19]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][19]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][18]\,
      Q => \s1_s2_dina_reg[2][19]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      Q => \s1_s2_dina_reg_n_0_[2][1]\,
      R => '0'
    );
\s1_s2_dina_reg[2][1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      Q => \s1_s2_dina_reg[2][1]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      Q => \s1_s2_dina_reg[2][1]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      Q => \s1_s2_dina_reg[2][1]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      Q => \s1_s2_dina_reg[2][1]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(6),
      Q => \s1_s2_dina_reg[2][1]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][19]\,
      Q => \s1_s2_dina_reg_n_0_[2][20]\,
      R => '0'
    );
\s1_s2_dina_reg[2][20]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][19]\,
      Q => \s1_s2_dina_reg[2][20]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][20]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][19]\,
      Q => \s1_s2_dina_reg[2][20]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][20]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][19]\,
      Q => \s1_s2_dina_reg[2][20]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][20]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][19]\,
      Q => \s1_s2_dina_reg[2][20]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][20]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][19]\,
      Q => \s1_s2_dina_reg[2][20]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][20]\,
      Q => \s1_s2_dina_reg_n_0_[2][21]\,
      R => '0'
    );
\s1_s2_dina_reg[2][21]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][20]\,
      Q => \s1_s2_dina_reg[2][21]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][21]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][20]\,
      Q => \s1_s2_dina_reg[2][21]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][21]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][20]\,
      Q => \s1_s2_dina_reg[2][21]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][21]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][20]\,
      Q => \s1_s2_dina_reg[2][21]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][21]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][20]\,
      Q => \s1_s2_dina_reg[2][21]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][21]\,
      Q => \s1_s2_dina_reg_n_0_[2][22]\,
      R => '0'
    );
\s1_s2_dina_reg[2][22]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][21]\,
      Q => \s1_s2_dina_reg[2][22]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][22]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][21]\,
      Q => \s1_s2_dina_reg[2][22]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][22]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][21]\,
      Q => \s1_s2_dina_reg[2][22]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][22]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][21]\,
      Q => \s1_s2_dina_reg[2][22]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][22]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][21]\,
      Q => \s1_s2_dina_reg[2][22]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][22]\,
      Q => \s1_s2_dina_reg_n_0_[2][23]\,
      R => '0'
    );
\s1_s2_dina_reg[2][23]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][22]\,
      Q => \s1_s2_dina_reg[2][23]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][23]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][22]\,
      Q => \s1_s2_dina_reg[2][23]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][23]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][22]\,
      Q => \s1_s2_dina_reg[2][23]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][23]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][22]\,
      Q => \s1_s2_dina_reg[2][23]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][23]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][22]\,
      Q => \s1_s2_dina_reg[2][23]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][23]\,
      Q => \s1_s2_dina_reg_n_0_[2][24]\,
      R => '0'
    );
\s1_s2_dina_reg[2][24]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][23]\,
      Q => \s1_s2_dina_reg[2][24]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][24]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][23]\,
      Q => \s1_s2_dina_reg[2][24]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][24]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][23]\,
      Q => \s1_s2_dina_reg[2][24]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][24]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][23]\,
      Q => \s1_s2_dina_reg[2][24]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][24]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][23]\,
      Q => \s1_s2_dina_reg[2][24]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][24]\,
      Q => \s1_s2_dina_reg_n_0_[2][25]\,
      R => '0'
    );
\s1_s2_dina_reg[2][25]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][24]\,
      Q => \s1_s2_dina_reg[2][25]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][25]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][24]\,
      Q => \s1_s2_dina_reg[2][25]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][25]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][24]\,
      Q => \s1_s2_dina_reg[2][25]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][25]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][24]\,
      Q => \s1_s2_dina_reg[2][25]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][25]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][24]\,
      Q => \s1_s2_dina_reg[2][25]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][25]\,
      Q => \s1_s2_dina_reg_n_0_[2][26]\,
      R => '0'
    );
\s1_s2_dina_reg[2][26]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][25]\,
      Q => \s1_s2_dina_reg[2][26]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][26]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][25]\,
      Q => \s1_s2_dina_reg[2][26]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][26]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][25]\,
      Q => \s1_s2_dina_reg[2][26]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][26]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][25]\,
      Q => \s1_s2_dina_reg[2][26]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][26]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][25]\,
      Q => \s1_s2_dina_reg[2][26]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][26]\,
      Q => \s1_s2_dina_reg_n_0_[2][27]\,
      R => '0'
    );
\s1_s2_dina_reg[2][27]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][26]\,
      Q => \s1_s2_dina_reg[2][27]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][27]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][26]\,
      Q => \s1_s2_dina_reg[2][27]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][27]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][26]\,
      Q => \s1_s2_dina_reg[2][27]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][27]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][26]\,
      Q => \s1_s2_dina_reg[2][27]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][27]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][26]\,
      Q => \s1_s2_dina_reg[2][27]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][27]\,
      Q => \s1_s2_dina_reg_n_0_[2][28]\,
      R => '0'
    );
\s1_s2_dina_reg[2][28]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][27]\,
      Q => \s1_s2_dina_reg[2][28]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][28]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][27]\,
      Q => \s1_s2_dina_reg[2][28]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][28]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][27]\,
      Q => \s1_s2_dina_reg[2][28]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][28]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][27]\,
      Q => \s1_s2_dina_reg[2][28]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][28]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][27]\,
      Q => \s1_s2_dina_reg[2][28]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][28]\,
      Q => \s1_s2_dina_reg_n_0_[2][29]\,
      R => '0'
    );
\s1_s2_dina_reg[2][29]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][28]\,
      Q => \s1_s2_dina_reg[2][29]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][29]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][28]\,
      Q => \s1_s2_dina_reg[2][29]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][29]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][28]\,
      Q => \s1_s2_dina_reg[2][29]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][29]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][28]\,
      Q => \s1_s2_dina_reg[2][29]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][29]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][28]\,
      Q => \s1_s2_dina_reg[2][29]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][1]\,
      Q => \s1_s2_dina_reg_n_0_[2][2]\,
      R => '0'
    );
\s1_s2_dina_reg[2][2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][1]\,
      Q => \s1_s2_dina_reg[2][2]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][1]\,
      Q => \s1_s2_dina_reg[2][2]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][1]\,
      Q => \s1_s2_dina_reg[2][2]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][1]\,
      Q => \s1_s2_dina_reg[2][2]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][1]\,
      Q => \s1_s2_dina_reg[2][2]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][29]\,
      Q => \s1_s2_dina_reg_n_0_[2][30]\,
      R => '0'
    );
\s1_s2_dina_reg[2][30]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][29]\,
      Q => \s1_s2_dina_reg[2][30]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][30]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][29]\,
      Q => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][30]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][29]\,
      Q => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][30]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][29]\,
      Q => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][30]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][29]\,
      Q => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][30]_rep__3_n_0\,
      Q => \s1_s2_dina_reg_n_0_[2][31]\,
      R => '0'
    );
\s1_s2_dina_reg[2][31]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][30]_rep__2_n_0\,
      Q => \s1_s2_dina_reg[2][31]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][31]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][30]_rep__1_n_0\,
      Q => \s1_s2_dina_reg[2][31]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][31]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][30]_rep__0_n_0\,
      Q => \s1_s2_dina_reg[2][31]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][31]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][30]_rep_n_0\,
      Q => \s1_s2_dina_reg[2][31]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][31]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][30]\,
      Q => \s1_s2_dina_reg[2][31]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][31]\,
      Q => \s1_s2_dina_reg_n_0_[2][32]\,
      R => '0'
    );
\s1_s2_dina_reg[2][32]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][31]\,
      Q => \s1_s2_dina_reg[2][32]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][32]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][31]\,
      Q => \s1_s2_dina_reg[2][32]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][32]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][31]\,
      Q => \s1_s2_dina_reg[2][32]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][32]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][31]\,
      Q => \s1_s2_dina_reg[2][32]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][32]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][31]\,
      Q => \s1_s2_dina_reg[2][32]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][32]\,
      Q => \s1_s2_dina_reg_n_0_[2][33]\,
      R => '0'
    );
\s1_s2_dina_reg[2][33]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][32]\,
      Q => \s1_s2_dina_reg[2][33]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][33]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][32]\,
      Q => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][33]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][32]\,
      Q => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][33]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][32]\,
      Q => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][33]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][32]\,
      Q => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][33]_rep__3_n_0\,
      Q => \s1_s2_dina_reg_n_0_[2][34]\,
      R => '0'
    );
\s1_s2_dina_reg[2][34]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][33]_rep__2_n_0\,
      Q => \s1_s2_dina_reg[2][34]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][34]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][33]_rep__1_n_0\,
      Q => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][34]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][33]_rep__0_n_0\,
      Q => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][34]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][33]_rep_n_0\,
      Q => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][34]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][33]\,
      Q => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][34]_rep__3_n_0\,
      Q => \s1_s2_dina_reg_n_0_[2][35]\,
      R => '0'
    );
\s1_s2_dina_reg[2][35]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][34]_rep__2_n_0\,
      Q => \s1_s2_dina_reg[2][35]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][35]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][34]_rep__1_n_0\,
      Q => \s1_s2_dina_reg[2][35]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][35]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][34]_rep__0_n_0\,
      Q => \s1_s2_dina_reg[2][35]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][35]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg[2][34]_rep_n_0\,
      Q => \s1_s2_dina_reg[2][35]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][35]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][34]\,
      Q => \s1_s2_dina_reg[2][35]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][2]\,
      Q => \s1_s2_dina_reg_n_0_[2][3]\,
      R => '0'
    );
\s1_s2_dina_reg[2][3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][2]\,
      Q => \s1_s2_dina_reg[2][3]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][2]\,
      Q => \s1_s2_dina_reg[2][3]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][2]\,
      Q => \s1_s2_dina_reg[2][3]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][2]\,
      Q => \s1_s2_dina_reg[2][3]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][2]\,
      Q => \s1_s2_dina_reg[2][3]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][3]\,
      Q => \s1_s2_dina_reg_n_0_[2][4]\,
      R => '0'
    );
\s1_s2_dina_reg[2][4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][3]\,
      Q => \s1_s2_dina_reg[2][4]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][3]\,
      Q => \s1_s2_dina_reg[2][4]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][3]\,
      Q => \s1_s2_dina_reg[2][4]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][3]\,
      Q => \s1_s2_dina_reg[2][4]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][3]\,
      Q => \s1_s2_dina_reg[2][4]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][4]\,
      Q => \s1_s2_dina_reg_n_0_[2][5]\,
      R => '0'
    );
\s1_s2_dina_reg[2][5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][4]\,
      Q => \s1_s2_dina_reg[2][5]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][4]\,
      Q => \s1_s2_dina_reg[2][5]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][4]\,
      Q => \s1_s2_dina_reg[2][5]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][4]\,
      Q => \s1_s2_dina_reg[2][5]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][4]\,
      Q => \s1_s2_dina_reg[2][5]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][5]\,
      Q => \s1_s2_dina_reg_n_0_[2][6]\,
      R => '0'
    );
\s1_s2_dina_reg[2][6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][5]\,
      Q => \s1_s2_dina_reg[2][6]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][5]\,
      Q => \s1_s2_dina_reg[2][6]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][5]\,
      Q => \s1_s2_dina_reg[2][6]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][5]\,
      Q => \s1_s2_dina_reg[2][6]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][5]\,
      Q => \s1_s2_dina_reg[2][6]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][6]\,
      Q => \s1_s2_dina_reg_n_0_[2][7]\,
      R => '0'
    );
\s1_s2_dina_reg[2][7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][6]\,
      Q => \s1_s2_dina_reg[2][7]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][6]\,
      Q => \s1_s2_dina_reg[2][7]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][6]\,
      Q => \s1_s2_dina_reg[2][7]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][6]\,
      Q => \s1_s2_dina_reg[2][7]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][6]\,
      Q => \s1_s2_dina_reg[2][7]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][7]\,
      Q => \s1_s2_dina_reg_n_0_[2][8]\,
      R => '0'
    );
\s1_s2_dina_reg[2][8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][7]\,
      Q => \s1_s2_dina_reg[2][8]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][7]\,
      Q => \s1_s2_dina_reg[2][8]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][8]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][7]\,
      Q => \s1_s2_dina_reg[2][8]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][8]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][7]\,
      Q => \s1_s2_dina_reg[2][8]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][8]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][7]\,
      Q => \s1_s2_dina_reg[2][8]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][8]\,
      Q => \s1_s2_dina_reg_n_0_[2][9]\,
      R => '0'
    );
\s1_s2_dina_reg[2][9]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][8]\,
      Q => \s1_s2_dina_reg[2][9]_rep_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][9]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][8]\,
      Q => \s1_s2_dina_reg[2][9]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][9]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][8]\,
      Q => \s1_s2_dina_reg[2][9]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][9]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][8]\,
      Q => \s1_s2_dina_reg[2][9]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dina_reg[2][9]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_dina_reg_n_0_[2][8]\,
      Q => \s1_s2_dina_reg[2][9]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][9]\,
      Q => \s1_s2_dinb_reg_n_0_[2][10]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][10]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][9]\,
      Q => \s1_s2_dinb_reg[2][10]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][10]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][9]\,
      Q => \s1_s2_dinb_reg[2][10]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][10]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][9]\,
      Q => \s1_s2_dinb_reg[2][10]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][10]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][9]\,
      Q => \s1_s2_dinb_reg[2][10]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][10]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][9]\,
      Q => \s1_s2_dinb_reg[2][10]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][10]\,
      Q => \s1_s2_dinb_reg_n_0_[2][11]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][11]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][10]\,
      Q => \s1_s2_dinb_reg[2][11]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][11]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][10]\,
      Q => \s1_s2_dinb_reg[2][11]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][11]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][10]\,
      Q => \s1_s2_dinb_reg[2][11]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][11]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][10]\,
      Q => \s1_s2_dinb_reg[2][11]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][11]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][10]\,
      Q => \s1_s2_dinb_reg[2][11]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][11]\,
      Q => \s1_s2_dinb_reg_n_0_[2][12]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][12]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][11]\,
      Q => \s1_s2_dinb_reg[2][12]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][12]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][11]\,
      Q => \s1_s2_dinb_reg[2][12]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][12]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][11]\,
      Q => \s1_s2_dinb_reg[2][12]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][12]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][11]\,
      Q => \s1_s2_dinb_reg[2][12]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][12]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][11]\,
      Q => \s1_s2_dinb_reg[2][12]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][12]\,
      Q => \s1_s2_dinb_reg_n_0_[2][13]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][13]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][12]\,
      Q => \s1_s2_dinb_reg[2][13]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][13]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][12]\,
      Q => \s1_s2_dinb_reg[2][13]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][13]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][12]\,
      Q => \s1_s2_dinb_reg[2][13]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][13]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][12]\,
      Q => \s1_s2_dinb_reg[2][13]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][13]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][12]\,
      Q => \s1_s2_dinb_reg[2][13]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][13]\,
      Q => \s1_s2_dinb_reg_n_0_[2][14]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][14]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][13]\,
      Q => \s1_s2_dinb_reg[2][14]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][14]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][13]\,
      Q => \s1_s2_dinb_reg[2][14]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][14]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][13]\,
      Q => \s1_s2_dinb_reg[2][14]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][14]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][13]\,
      Q => \s1_s2_dinb_reg[2][14]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][14]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][13]\,
      Q => \s1_s2_dinb_reg[2][14]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][14]\,
      Q => \s1_s2_dinb_reg_n_0_[2][15]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][15]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][14]\,
      Q => \s1_s2_dinb_reg[2][15]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][15]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][14]\,
      Q => \s1_s2_dinb_reg[2][15]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][15]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][14]\,
      Q => \s1_s2_dinb_reg[2][15]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][15]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][14]\,
      Q => \s1_s2_dinb_reg[2][15]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][15]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][14]\,
      Q => \s1_s2_dinb_reg[2][15]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][15]\,
      Q => \s1_s2_dinb_reg_n_0_[2][16]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][16]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][15]\,
      Q => \s1_s2_dinb_reg[2][16]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][16]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][15]\,
      Q => \s1_s2_dinb_reg[2][16]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][16]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][15]\,
      Q => \s1_s2_dinb_reg[2][16]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][16]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][15]\,
      Q => \s1_s2_dinb_reg[2][16]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][16]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][15]\,
      Q => \s1_s2_dinb_reg[2][16]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][16]\,
      Q => \s1_s2_dinb_reg_n_0_[2][17]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][17]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][16]\,
      Q => \s1_s2_dinb_reg[2][17]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][17]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][16]\,
      Q => \s1_s2_dinb_reg[2][17]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][17]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][16]\,
      Q => \s1_s2_dinb_reg[2][17]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][17]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][16]\,
      Q => \s1_s2_dinb_reg[2][17]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][17]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][16]\,
      Q => \s1_s2_dinb_reg[2][17]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][17]\,
      Q => \s1_s2_dinb_reg_n_0_[2][18]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][18]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][17]\,
      Q => \s1_s2_dinb_reg[2][18]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][18]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][17]\,
      Q => \s1_s2_dinb_reg[2][18]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][18]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][17]\,
      Q => \s1_s2_dinb_reg[2][18]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][18]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][17]\,
      Q => \s1_s2_dinb_reg[2][18]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][18]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][17]\,
      Q => \s1_s2_dinb_reg[2][18]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][18]\,
      Q => \s1_s2_dinb_reg_n_0_[2][19]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][19]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][18]\,
      Q => \s1_s2_dinb_reg[2][19]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][19]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][18]\,
      Q => \s1_s2_dinb_reg[2][19]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][19]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][18]\,
      Q => \s1_s2_dinb_reg[2][19]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][19]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][18]\,
      Q => \s1_s2_dinb_reg[2][19]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][19]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][18]\,
      Q => \s1_s2_dinb_reg[2][19]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      Q => \s1_s2_dinb_reg_n_0_[2][1]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      Q => \s1_s2_dinb_reg[2][1]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      Q => \s1_s2_dinb_reg[2][1]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      Q => \s1_s2_dinb_reg[2][1]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      Q => \s1_s2_dinb_reg[2][1]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(6),
      Q => \s1_s2_dinb_reg[2][1]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][19]\,
      Q => \s1_s2_dinb_reg_n_0_[2][20]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][20]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][19]\,
      Q => \s1_s2_dinb_reg[2][20]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][20]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][19]\,
      Q => \s1_s2_dinb_reg[2][20]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][20]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][19]\,
      Q => \s1_s2_dinb_reg[2][20]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][20]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][19]\,
      Q => \s1_s2_dinb_reg[2][20]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][20]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][19]\,
      Q => \s1_s2_dinb_reg[2][20]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][20]\,
      Q => \s1_s2_dinb_reg_n_0_[2][21]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][21]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][20]\,
      Q => \s1_s2_dinb_reg[2][21]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][21]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][20]\,
      Q => \s1_s2_dinb_reg[2][21]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][21]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][20]\,
      Q => \s1_s2_dinb_reg[2][21]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][21]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][20]\,
      Q => \s1_s2_dinb_reg[2][21]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][21]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][20]\,
      Q => \s1_s2_dinb_reg[2][21]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][21]\,
      Q => \s1_s2_dinb_reg_n_0_[2][22]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][22]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][21]\,
      Q => \s1_s2_dinb_reg[2][22]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][22]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][21]\,
      Q => \s1_s2_dinb_reg[2][22]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][22]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][21]\,
      Q => \s1_s2_dinb_reg[2][22]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][22]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][21]\,
      Q => \s1_s2_dinb_reg[2][22]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][22]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][21]\,
      Q => \s1_s2_dinb_reg[2][22]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][22]\,
      Q => \s1_s2_dinb_reg_n_0_[2][23]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][23]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][22]\,
      Q => \s1_s2_dinb_reg[2][23]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][23]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][22]\,
      Q => \s1_s2_dinb_reg[2][23]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][23]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][22]\,
      Q => \s1_s2_dinb_reg[2][23]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][23]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][22]\,
      Q => \s1_s2_dinb_reg[2][23]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][23]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][22]\,
      Q => \s1_s2_dinb_reg[2][23]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][23]\,
      Q => \s1_s2_dinb_reg_n_0_[2][24]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][24]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][23]\,
      Q => \s1_s2_dinb_reg[2][24]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][24]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][23]\,
      Q => \s1_s2_dinb_reg[2][24]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][24]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][23]\,
      Q => \s1_s2_dinb_reg[2][24]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][24]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][23]\,
      Q => \s1_s2_dinb_reg[2][24]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][24]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][23]\,
      Q => \s1_s2_dinb_reg[2][24]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][24]\,
      Q => \s1_s2_dinb_reg_n_0_[2][25]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][25]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][24]\,
      Q => \s1_s2_dinb_reg[2][25]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][25]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][24]\,
      Q => \s1_s2_dinb_reg[2][25]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][25]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][24]\,
      Q => \s1_s2_dinb_reg[2][25]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][25]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][24]\,
      Q => \s1_s2_dinb_reg[2][25]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][25]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][24]\,
      Q => \s1_s2_dinb_reg[2][25]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][25]\,
      Q => \s1_s2_dinb_reg_n_0_[2][26]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][26]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][25]\,
      Q => \s1_s2_dinb_reg[2][26]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][26]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][25]\,
      Q => \s1_s2_dinb_reg[2][26]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][26]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][25]\,
      Q => \s1_s2_dinb_reg[2][26]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][26]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][25]\,
      Q => \s1_s2_dinb_reg[2][26]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][26]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][25]\,
      Q => \s1_s2_dinb_reg[2][26]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][26]\,
      Q => \s1_s2_dinb_reg_n_0_[2][27]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][27]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][26]\,
      Q => \s1_s2_dinb_reg[2][27]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][27]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][26]\,
      Q => \s1_s2_dinb_reg[2][27]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][27]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][26]\,
      Q => \s1_s2_dinb_reg[2][27]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][27]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][26]\,
      Q => \s1_s2_dinb_reg[2][27]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][27]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][26]\,
      Q => \s1_s2_dinb_reg[2][27]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][27]\,
      Q => \s1_s2_dinb_reg_n_0_[2][28]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][28]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][27]\,
      Q => \s1_s2_dinb_reg[2][28]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][28]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][27]\,
      Q => \s1_s2_dinb_reg[2][28]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][28]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][27]\,
      Q => \s1_s2_dinb_reg[2][28]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][28]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][27]\,
      Q => \s1_s2_dinb_reg[2][28]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][28]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][27]\,
      Q => \s1_s2_dinb_reg[2][28]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][28]\,
      Q => \s1_s2_dinb_reg_n_0_[2][29]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][29]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][28]\,
      Q => \s1_s2_dinb_reg[2][29]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][29]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][28]\,
      Q => \s1_s2_dinb_reg[2][29]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][29]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][28]\,
      Q => \s1_s2_dinb_reg[2][29]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][29]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][28]\,
      Q => \s1_s2_dinb_reg[2][29]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][29]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][28]\,
      Q => \s1_s2_dinb_reg[2][29]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][1]\,
      Q => \s1_s2_dinb_reg_n_0_[2][2]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][1]\,
      Q => \s1_s2_dinb_reg[2][2]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][1]\,
      Q => \s1_s2_dinb_reg[2][2]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][1]\,
      Q => \s1_s2_dinb_reg[2][2]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][1]\,
      Q => \s1_s2_dinb_reg[2][2]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][1]\,
      Q => \s1_s2_dinb_reg[2][2]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][29]\,
      Q => \s1_s2_dinb_reg_n_0_[2][30]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][30]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][29]\,
      Q => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][30]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][29]\,
      Q => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][30]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][29]\,
      Q => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][30]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][29]\,
      Q => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][30]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][29]\,
      Q => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][30]_rep__3_n_0\,
      Q => \s1_s2_dinb_reg_n_0_[2][31]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][31]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][30]_rep__2_n_0\,
      Q => \s1_s2_dinb_reg[2][31]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][31]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][30]_rep__1_n_0\,
      Q => \s1_s2_dinb_reg[2][31]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][31]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][30]_rep__0_n_0\,
      Q => \s1_s2_dinb_reg[2][31]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][31]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][30]_rep_n_0\,
      Q => \s1_s2_dinb_reg[2][31]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][31]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][30]\,
      Q => \s1_s2_dinb_reg[2][31]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][31]\,
      Q => \s1_s2_dinb_reg_n_0_[2][32]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][32]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][31]\,
      Q => \s1_s2_dinb_reg[2][32]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][32]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][31]\,
      Q => \s1_s2_dinb_reg[2][32]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][32]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][31]\,
      Q => \s1_s2_dinb_reg[2][32]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][32]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][31]\,
      Q => \s1_s2_dinb_reg[2][32]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][32]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][31]\,
      Q => \s1_s2_dinb_reg[2][32]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][32]\,
      Q => \s1_s2_dinb_reg_n_0_[2][33]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][33]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][32]\,
      Q => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][33]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][32]\,
      Q => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][33]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][32]\,
      Q => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][33]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][32]\,
      Q => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][33]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][32]\,
      Q => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][33]_rep__3_n_0\,
      Q => \s1_s2_dinb_reg_n_0_[2][34]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][34]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][33]_rep__2_n_0\,
      Q => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][34]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][33]_rep__1_n_0\,
      Q => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][34]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][33]_rep__0_n_0\,
      Q => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][34]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][33]_rep_n_0\,
      Q => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][34]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][33]\,
      Q => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][34]_rep__3_n_0\,
      Q => \s1_s2_dinb_reg_n_0_[2][35]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][35]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][34]_rep__2_n_0\,
      Q => \s1_s2_dinb_reg[2][35]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][35]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][34]_rep__1_n_0\,
      Q => \s1_s2_dinb_reg[2][35]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][35]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][34]_rep__0_n_0\,
      Q => \s1_s2_dinb_reg[2][35]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][35]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg[2][34]_rep_n_0\,
      Q => \s1_s2_dinb_reg[2][35]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][35]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][34]\,
      Q => \s1_s2_dinb_reg[2][35]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][2]\,
      Q => \s1_s2_dinb_reg_n_0_[2][3]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][2]\,
      Q => \s1_s2_dinb_reg[2][3]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][2]\,
      Q => \s1_s2_dinb_reg[2][3]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][2]\,
      Q => \s1_s2_dinb_reg[2][3]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][2]\,
      Q => \s1_s2_dinb_reg[2][3]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][2]\,
      Q => \s1_s2_dinb_reg[2][3]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][3]\,
      Q => \s1_s2_dinb_reg_n_0_[2][4]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][3]\,
      Q => \s1_s2_dinb_reg[2][4]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][3]\,
      Q => \s1_s2_dinb_reg[2][4]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][3]\,
      Q => \s1_s2_dinb_reg[2][4]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][3]\,
      Q => \s1_s2_dinb_reg[2][4]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][3]\,
      Q => \s1_s2_dinb_reg[2][4]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][4]\,
      Q => \s1_s2_dinb_reg_n_0_[2][5]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][4]\,
      Q => \s1_s2_dinb_reg[2][5]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][4]\,
      Q => \s1_s2_dinb_reg[2][5]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][4]\,
      Q => \s1_s2_dinb_reg[2][5]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][4]\,
      Q => \s1_s2_dinb_reg[2][5]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][4]\,
      Q => \s1_s2_dinb_reg[2][5]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][5]\,
      Q => \s1_s2_dinb_reg_n_0_[2][6]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][5]\,
      Q => \s1_s2_dinb_reg[2][6]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][5]\,
      Q => \s1_s2_dinb_reg[2][6]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][5]\,
      Q => \s1_s2_dinb_reg[2][6]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][5]\,
      Q => \s1_s2_dinb_reg[2][6]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][5]\,
      Q => \s1_s2_dinb_reg[2][6]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][6]\,
      Q => \s1_s2_dinb_reg_n_0_[2][7]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][6]\,
      Q => \s1_s2_dinb_reg[2][7]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][6]\,
      Q => \s1_s2_dinb_reg[2][7]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][6]\,
      Q => \s1_s2_dinb_reg[2][7]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][6]\,
      Q => \s1_s2_dinb_reg[2][7]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][6]\,
      Q => \s1_s2_dinb_reg[2][7]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][7]\,
      Q => \s1_s2_dinb_reg_n_0_[2][8]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][7]\,
      Q => \s1_s2_dinb_reg[2][8]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][7]\,
      Q => \s1_s2_dinb_reg[2][8]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][8]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][7]\,
      Q => \s1_s2_dinb_reg[2][8]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][8]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][7]\,
      Q => \s1_s2_dinb_reg[2][8]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][8]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][7]\,
      Q => \s1_s2_dinb_reg[2][8]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][8]\,
      Q => \s1_s2_dinb_reg_n_0_[2][9]\,
      R => '0'
    );
\s1_s2_dinb_reg[2][9]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][8]\,
      Q => \s1_s2_dinb_reg[2][9]_rep_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][9]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][8]\,
      Q => \s1_s2_dinb_reg[2][9]_rep__0_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][9]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][8]\,
      Q => \s1_s2_dinb_reg[2][9]_rep__1_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][9]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][8]\,
      Q => \s1_s2_dinb_reg[2][9]_rep__2_n_0\,
      R => '0'
    );
\s1_s2_dinb_reg[2][9]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_dinb_reg_n_0_[2][8]\,
      Q => \s1_s2_dinb_reg[2][9]_rep__3_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_out_logic,
      D => i_input_bit_IBUF,
      Q => \s1_s2_wea_reg[1]_srl3_n_0\
    );
\s1_s2_wea_reg[1]_srl3_last\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_n_0\,
      Q => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => s1_s2_wea(2),
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__0_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__1_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__10_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__11_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__12_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__13_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__14_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__2_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__3_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__4_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__5_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__6_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__7_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__8_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__0_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__0_rep__9_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__10_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__11_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__12_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__13_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__14_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__15_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__16_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__17_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__18_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__19_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__0_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__1_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__10_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__11_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__12_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__13_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__14_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__2_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__3_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__4_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__5_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__6_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__7_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__8_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__1_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__1_rep__9_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__0_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__1_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__10_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__11_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__12_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__13_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__14_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__2_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__3_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__4_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__5_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__6_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__7_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__8_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__2_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__2_rep__9_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__0_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__1_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__10_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__11_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__12_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__13_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__14_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__2_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__3_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__4_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__5_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__6_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__7_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__8_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__3_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__3_rep__9_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__4_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__5_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__6_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__7_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__8_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep__9_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__0_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__1_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__10_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__11_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__12_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__13_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__14_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__2_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__3_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__4_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__5_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__6_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__7_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__8_n_0\,
      R => '0'
    );
\s1_s2_wea_reg[2]__0_rep_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_wea_reg[2]__0_rep_rep__9_n_0\,
      R => '0'
    );
\s1_s2_web_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_out_vga,
      D => i_input_bit_IBUF,
      Q => \s1_s2_web_reg[1]_srl3_n_0\
    );
\s1_s2_web_reg[1]_srl3_last\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_n_0\,
      Q => \s1_s2_web_reg[1]_srl3_last_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => s1_s2_web(2),
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__0_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__1_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__10_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__11_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__12_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__13_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__14_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__2_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__3_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__4_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__5_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__6_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__7_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__8_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__0_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__0_rep__9_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__10_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__11_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__12_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__13_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__14_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__15_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__16_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__17_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__18_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__19_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__0_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__1_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__10_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__11_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__12_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__13_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__14_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__2_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__3_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__4_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__5_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__6_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__7_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__8_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__1_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__1_rep__9_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__0_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__1_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__10_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__11_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__12_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__13_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__14_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__2_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__3_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__4_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__5_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__6_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__7_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__8_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__2_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__2_rep__9_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__0_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__1_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__10_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__11_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__12_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__13_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__14_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__2_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__3_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__4_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__5_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__6_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__7_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__8_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__3_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__3_rep__9_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__4_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__5_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__6_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__7_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__8_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep__9_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__0_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__1_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__10_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__11_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__12_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__13_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__14_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__2_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__3_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__4_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__5_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__6_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__7_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__8_n_0\,
      R => '0'
    );
\s1_s2_web_reg[2]__0_rep_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[1]_srl3_last_n_0\,
      Q => \s1_s2_web_reg[2]__0_rep_rep__9_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[2]__0_rep__3_n_0\,
      Q => \s_brama_addr_pline_reg_n_0_[2][0]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[2]__0_rep__2_n_0\,
      Q => \s_brama_addr_pline_reg[2][0]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[2]__0_rep__1_n_0\,
      Q => \s_brama_addr_pline_reg[2][0]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[2]__0_rep__0_n_0\,
      Q => \s_brama_addr_pline_reg[2][0]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s1_s2_wea_reg[2]__0_rep_n_0\,
      Q => \s_brama_addr_pline_reg[2][0]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => s1_s2_wea(2),
      Q => \s_brama_addr_pline_reg[2][0]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][0]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][1]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][0]\,
      Q => \s_brama_addr_pline_reg[2][1]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][0]\,
      Q => \s_brama_addr_pline_reg[2][1]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][0]\,
      Q => \s_brama_addr_pline_reg[2][1]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][0]\,
      Q => \s_brama_addr_pline_reg[2][1]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][0]\,
      Q => \s_brama_addr_pline_reg[2][1]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][1]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][2]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][1]\,
      Q => \s_brama_addr_pline_reg[2][2]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][1]\,
      Q => \s_brama_addr_pline_reg[2][2]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][1]\,
      Q => \s_brama_addr_pline_reg[2][2]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][1]\,
      Q => \s_brama_addr_pline_reg[2][2]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][1]\,
      Q => \s_brama_addr_pline_reg[2][2]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][2]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][3]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][2]\,
      Q => \s_brama_addr_pline_reg[2][3]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][2]\,
      Q => \s_brama_addr_pline_reg[2][3]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][2]\,
      Q => \s_brama_addr_pline_reg[2][3]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][2]\,
      Q => \s_brama_addr_pline_reg[2][3]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][2]\,
      Q => \s_brama_addr_pline_reg[2][3]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][3]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][4]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][3]\,
      Q => \s_brama_addr_pline_reg[2][4]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][3]\,
      Q => \s_brama_addr_pline_reg[2][4]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][3]\,
      Q => \s_brama_addr_pline_reg[2][4]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][3]\,
      Q => \s_brama_addr_pline_reg[2][4]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][3]\,
      Q => \s_brama_addr_pline_reg[2][4]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][4]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][5]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][4]\,
      Q => \s_brama_addr_pline_reg[2][5]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][4]\,
      Q => \s_brama_addr_pline_reg[2][5]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][4]\,
      Q => \s_brama_addr_pline_reg[2][5]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][4]\,
      Q => \s_brama_addr_pline_reg[2][5]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][4]\,
      Q => \s_brama_addr_pline_reg[2][5]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][5]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][6]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][5]\,
      Q => \s_brama_addr_pline_reg[2][6]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][5]\,
      Q => \s_brama_addr_pline_reg[2][6]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][5]\,
      Q => \s_brama_addr_pline_reg[2][6]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][5]\,
      Q => \s_brama_addr_pline_reg[2][6]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][5]\,
      Q => \s_brama_addr_pline_reg[2][6]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][6]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][7]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][6]\,
      Q => \s_brama_addr_pline_reg[2][7]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][6]\,
      Q => \s_brama_addr_pline_reg[2][7]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][6]\,
      Q => \s_brama_addr_pline_reg[2][7]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][6]\,
      Q => \s_brama_addr_pline_reg[2][7]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][6]\,
      Q => \s_brama_addr_pline_reg[2][7]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][7]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][8]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][7]\,
      Q => \s_brama_addr_pline_reg[2][8]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][7]\,
      Q => \s_brama_addr_pline_reg[2][8]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][8]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][7]\,
      Q => \s_brama_addr_pline_reg[2][8]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][8]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][7]\,
      Q => \s_brama_addr_pline_reg[2][8]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][8]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][7]\,
      Q => \s_brama_addr_pline_reg[2][8]_rep__3_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][8]\,
      Q => \s_brama_addr_pline_reg_n_0_[2][9]\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][9]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][8]\,
      Q => \s_brama_addr_pline_reg[2][9]_rep_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][9]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][8]\,
      Q => \s_brama_addr_pline_reg[2][9]_rep__0_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][9]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][8]\,
      Q => \s_brama_addr_pline_reg[2][9]_rep__1_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][9]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][8]\,
      Q => \s_brama_addr_pline_reg[2][9]_rep__2_n_0\,
      R => '0'
    );
\s_brama_addr_pline_reg[2][9]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][8]\,
      Q => \s_brama_addr_pline_reg[2][9]_rep__3_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_addr_pline_reg_n_0_[2][9]\,
      Q => \s_brama_sel_pline_reg[2]_1\(0),
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3]_3\(0),
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3][0]_rep_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3][0]_rep__0_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3][0]_rep__1_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3][0]_rep__2_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3][0]_rep__3_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3][0]_rep__4_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[2]_1\(0),
      Q => \s_brama_sel_pline_reg[3][0]_rep__5_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3]_3\(1),
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3][1]_rep_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3][1]_rep__0_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3][1]_rep__1_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3][1]_rep__2_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3][1]_rep__3_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3][1]_rep__4_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(0),
      Q => \s_brama_sel_pline_reg[3][1]_rep__5_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(1),
      Q => \s_brama_sel_pline_reg[3]_3\(2),
      R => '0'
    );
\s_brama_sel_pline_reg[3][2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(1),
      Q => \s_brama_sel_pline_reg[3][2]_rep_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(1),
      Q => \s_brama_sel_pline_reg[3][2]_rep__0_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(1),
      Q => \s_brama_sel_pline_reg[3][2]_rep__1_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(2),
      Q => \s_brama_sel_pline_reg[3]_3\(3),
      R => '0'
    );
\s_brama_sel_pline_reg[3][3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(2),
      Q => \s_brama_sel_pline_reg[3][3]_rep_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(2),
      Q => \s_brama_sel_pline_reg[3][3]_rep__0_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(3),
      Q => \s_brama_sel_pline_reg[3]_3\(4),
      R => '0'
    );
\s_brama_sel_pline_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(4),
      Q => \s_brama_sel_pline_reg[3]_3\(5),
      R => '0'
    );
\s_brama_sel_pline_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(5),
      Q => \s_brama_sel_pline_reg[3]_3\(6),
      R => '0'
    );
\s_brama_sel_pline_reg[3][6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(5),
      Q => \s_brama_sel_pline_reg[3][6]_rep_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(5),
      Q => \s_brama_sel_pline_reg[3][6]_rep__0_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(5),
      Q => \s_brama_sel_pline_reg[3][6]_rep__1_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(5),
      Q => \s_brama_sel_pline_reg[3][6]_rep__2_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(5),
      Q => \s_brama_sel_pline_reg[3][6]_rep__3_n_0\,
      R => '0'
    );
\s_brama_sel_pline_reg[3][6]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_logic,
      CE => '1',
      D => \s_brama_sel_pline_reg[3]_3\(5),
      Q => \s_brama_sel_pline_reg[3][6]_rep__4_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[2]__0_rep__3_n_0\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[2]__0_rep__2_n_0\,
      Q => \s_bramb_addr_pline_reg[2][0]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[2]__0_rep__1_n_0\,
      Q => \s_bramb_addr_pline_reg[2][0]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[2]__0_rep__0_n_0\,
      Q => \s_bramb_addr_pline_reg[2][0]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s1_s2_web_reg[2]__0_rep_n_0\,
      Q => \s_bramb_addr_pline_reg[2][0]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => s1_s2_web(2),
      Q => \s_bramb_addr_pline_reg[2][0]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      Q => \s_bramb_addr_pline_reg[2][1]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      Q => \s_bramb_addr_pline_reg[2][1]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      Q => \s_bramb_addr_pline_reg[2][1]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      Q => \s_bramb_addr_pline_reg[2][1]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][0]\,
      Q => \s_bramb_addr_pline_reg[2][1]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      Q => \s_bramb_addr_pline_reg[2][2]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      Q => \s_bramb_addr_pline_reg[2][2]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      Q => \s_bramb_addr_pline_reg[2][2]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      Q => \s_bramb_addr_pline_reg[2][2]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][1]\,
      Q => \s_bramb_addr_pline_reg[2][2]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      Q => \s_bramb_addr_pline_reg[2][3]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      Q => \s_bramb_addr_pline_reg[2][3]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      Q => \s_bramb_addr_pline_reg[2][3]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      Q => \s_bramb_addr_pline_reg[2][3]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][2]\,
      Q => \s_bramb_addr_pline_reg[2][3]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      Q => \s_bramb_addr_pline_reg[2][4]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      Q => \s_bramb_addr_pline_reg[2][4]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      Q => \s_bramb_addr_pline_reg[2][4]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      Q => \s_bramb_addr_pline_reg[2][4]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][3]\,
      Q => \s_bramb_addr_pline_reg[2][4]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      Q => \s_bramb_addr_pline_reg[2][5]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      Q => \s_bramb_addr_pline_reg[2][5]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      Q => \s_bramb_addr_pline_reg[2][5]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      Q => \s_bramb_addr_pline_reg[2][5]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][4]\,
      Q => \s_bramb_addr_pline_reg[2][5]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      Q => \s_bramb_addr_pline_reg[2][6]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      Q => \s_bramb_addr_pline_reg[2][6]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      Q => \s_bramb_addr_pline_reg[2][6]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      Q => \s_bramb_addr_pline_reg[2][6]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][5]\,
      Q => \s_bramb_addr_pline_reg[2][6]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      Q => \s_bramb_addr_pline_reg[2][7]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      Q => \s_bramb_addr_pline_reg[2][7]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      Q => \s_bramb_addr_pline_reg[2][7]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      Q => \s_bramb_addr_pline_reg[2][7]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][6]\,
      Q => \s_bramb_addr_pline_reg[2][7]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      Q => \s_bramb_addr_pline_reg[2][8]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      Q => \s_bramb_addr_pline_reg[2][8]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][8]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      Q => \s_bramb_addr_pline_reg[2][8]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][8]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      Q => \s_bramb_addr_pline_reg[2][8]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][8]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][7]\,
      Q => \s_bramb_addr_pline_reg[2][8]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      Q => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][9]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      Q => \s_bramb_addr_pline_reg[2][9]_rep_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][9]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      Q => \s_bramb_addr_pline_reg[2][9]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][9]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      Q => \s_bramb_addr_pline_reg[2][9]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][9]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      Q => \s_bramb_addr_pline_reg[2][9]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_addr_pline_reg[2][9]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][8]\,
      Q => \s_bramb_addr_pline_reg[2][9]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_addr_pline_reg_n_0_[2][9]\,
      Q => \s_bramb_sel_pline_reg[2]_0\(0),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3]_2\(0),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3][0]_rep_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3][0]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3][0]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3][0]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3][0]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3][0]_rep__4_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[2]_0\(0),
      Q => \s_bramb_sel_pline_reg[3][0]_rep__5_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3]_2\(1),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3][1]_rep_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3][1]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3][1]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3][1]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3][1]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3][1]_rep__4_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(0),
      Q => \s_bramb_sel_pline_reg[3][1]_rep__5_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(1),
      Q => \s_bramb_sel_pline_reg[3]_2\(2),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(1),
      Q => \s_bramb_sel_pline_reg[3][2]_rep_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(1),
      Q => \s_bramb_sel_pline_reg[3][2]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(1),
      Q => \s_bramb_sel_pline_reg[3][2]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(2),
      Q => \s_bramb_sel_pline_reg[3]_2\(3),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(2),
      Q => \s_bramb_sel_pline_reg[3][3]_rep_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(2),
      Q => \s_bramb_sel_pline_reg[3][3]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(3),
      Q => \s_bramb_sel_pline_reg[3]_2\(4),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(4),
      Q => \s_bramb_sel_pline_reg[3]_2\(5),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(5),
      Q => \s_bramb_sel_pline_reg[3]_2\(6),
      R => '0'
    );
\s_bramb_sel_pline_reg[3][6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(5),
      Q => \s_bramb_sel_pline_reg[3][6]_rep_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(5),
      Q => \s_bramb_sel_pline_reg[3][6]_rep__0_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(5),
      Q => \s_bramb_sel_pline_reg[3][6]_rep__1_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(5),
      Q => \s_bramb_sel_pline_reg[3][6]_rep__2_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(5),
      Q => \s_bramb_sel_pline_reg[3][6]_rep__3_n_0\,
      R => '0'
    );
\s_bramb_sel_pline_reg[3][6]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out_vga,
      CE => '1',
      D => \s_bramb_sel_pline_reg[3]_2\(5),
      Q => \s_bramb_sel_pline_reg[3][6]_rep__4_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity clk_wiz_1 is
  port (
    clk_out_vga : out STD_LOGIC;
    clk_out_logic : out STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end clk_wiz_1;

architecture STRUCTURE of clk_wiz_1 is
  signal NLW_inst_locked_UNCONNECTED : STD_LOGIC;
begin
  locked <= 'Z';
inst: entity work.clk_wiz_1_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out_logic => clk_out_logic,
      clk_out_vga => clk_out_vga,
      locked => NLW_inst_locked_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_dp_synth_wrapper is
  port (
    i_clk_100mhz : in STD_LOGIC;
    i_input_bit : in STD_LOGIC;
    o_output_bita : out STD_LOGIC;
    o_output_bitb : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bram_dp_synth_wrapper : entity is true;
  attribute ECO_CHECKSUM : string;
  attribute ECO_CHECKSUM of bram_dp_synth_wrapper : entity is "476c68b4";
  attribute POWER_OPT_BRAM_CDC : integer;
  attribute POWER_OPT_BRAM_CDC of bram_dp_synth_wrapper : entity is 0;
  attribute POWER_OPT_BRAM_SR_ADDR : integer;
  attribute POWER_OPT_BRAM_SR_ADDR of bram_dp_synth_wrapper : entity is 0;
  attribute POWER_OPT_LOOPED_NET_PERCENTAGE : integer;
  attribute POWER_OPT_LOOPED_NET_PERCENTAGE of bram_dp_synth_wrapper : entity is 0;
end bram_dp_synth_wrapper;

architecture STRUCTURE of bram_dp_synth_wrapper is
  signal i_input_bit_IBUF : STD_LOGIC;
  signal o_output_bita_OBUF : STD_LOGIC;
  signal o_output_bitb_OBUF : STD_LOGIC;
  signal s_clk_logic : STD_LOGIC;
  signal s_clk_vga : STD_LOGIC;
  signal NLW_clk_mmcm_inst_locked_UNCONNECTED : STD_LOGIC;
  attribute IMPORTED_FROM : string;
  attribute IMPORTED_FROM of clk_mmcm_inst : label is "c:/Users/Jim/Desktop/Code/VHDL/GOL/GOL_chunks/GOL_chunks.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp";
  attribute IMPORTED_TYPE : string;
  attribute IMPORTED_TYPE of clk_mmcm_inst : label is "CHECKPOINT";
  attribute IS_IMPORTED : boolean;
  attribute IS_IMPORTED of clk_mmcm_inst : label is std.standard.true;
  attribute syn_black_box : string;
  attribute syn_black_box of clk_mmcm_inst : label is "TRUE";
begin
bram_inst: entity work.bram_dp_custom
     port map (
      clk_out_logic => s_clk_logic,
      clk_out_vga => s_clk_vga,
      i_input_bit_IBUF => i_input_bit_IBUF,
      o_output_bita_OBUF => o_output_bita_OBUF,
      o_output_bitb_OBUF => o_output_bitb_OBUF
    );
clk_mmcm_inst: entity work.clk_wiz_1
     port map (
      clk_in1 => i_clk_100mhz,
      clk_out_logic => s_clk_logic,
      clk_out_vga => s_clk_vga,
      locked => NLW_clk_mmcm_inst_locked_UNCONNECTED
    );
i_input_bit_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => i_input_bit,
      O => i_input_bit_IBUF
    );
o_output_bita_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => o_output_bita_OBUF,
      O => o_output_bita
    );
o_output_bitb_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => o_output_bitb_OBUF,
      O => o_output_bitb
    );
end STRUCTURE;
