

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch'
================================================================
* Date:           Sun Feb 22 04:32:17 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convSNN_fc1
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.374 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32  |Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%reps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reps"   --->   Operation 4 'read' 'reps_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty = shl i32 %reps_read, i32 7"   --->   Operation 5 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty_8 = shl i32 %reps_read, i32 5"   --->   Operation 6 'shl' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul = add i32 %empty, i32 %empty_8"   --->   Operation 7 'add' 'mul' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty_9 = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1, i32 %mul, i8 %out_r, i16 %in_r"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1, i32 %mul, i8 %out_r, i16 %in_r"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln218 = ret" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:218]   --->   Operation 13 'ret' 'ret_ln218' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reps_read         (read         ) [ 0010]
empty             (shl          ) [ 0000]
empty_8           (shl          ) [ 0000]
mul               (add          ) [ 0001]
empty_9           (wait         ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln0          (call         ) [ 0000]
ret_ln218         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="reps_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="8" slack="0"/>
<pin id="36" dir="0" index="3" bw="16" slack="0"/>
<pin id="37" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="empty_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="1"/>
<pin id="43" dir="0" index="1" bw="4" slack="0"/>
<pin id="44" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="empty_8_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="1"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="mul_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="reps_read_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reps_read "/>
</bind>
</comp>

<comp id="64" class="1005" name="mul_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="55"><net_src comp="41" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="46" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="51" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="61"><net_src comp="26" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="63"><net_src comp="58" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="67"><net_src comp="51" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="32" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 3 }
 - Input state : 
	Port: Matrix_Vector_Activate_Batch : in_r | {2 3 }
	Port: Matrix_Vector_Activate_Batch : reps | {1 }
  - Chain level:
	State 1
	State 2
		call_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                         |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32 |   130   |   305   |
|----------|------------------------------------------------------------------|---------|---------|
|    add   |                             mul_fu_51                            |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|
|   read   |                       reps_read_read_fu_26                       |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|    shl   |                            empty_fu_41                           |    0    |    0    |
|          |                           empty_8_fu_46                          |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   Total  |                                                                  |   130   |   344   |
|----------|------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   mul_reg_64   |   32   |
|reps_read_reg_58|   32   |
+----------------+--------+
|      Total     |   64   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32 |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   64   ||  0.387  ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   130  |   344  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   194  |   353  |
+-----------+--------+--------+--------+
