--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise H:/EECS140/lab_9(3)/lab_9(3).ise -intstyle
ise -e 3 -s 5 -xml gatedDlatch gatedDlatch.ncd -o gatedDlatch.twr
gatedDlatch.pcf -ucf edge.ucf

Design file:              gateddlatch.ncd
Physical constraint file: gateddlatch.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.26 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Clk            |Q              |    7.457|
D              |Q              |    7.399|
---------------+---------------+---------+


Analysis completed Thu Apr 11 10:57:36 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 134 MB



