INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/i/s/isab8liu/6.111/Labs/lab4/lab4.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/i/s/isab8liu/6.111/Labs/lab4/lab4.srcs/sim_1/new/tb_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/i/s/isab8liu/6.111/Labs/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
