
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /mnt/applications/Xilinx/19.1/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/applications/Xilinx/19.1/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'mp3120' on host 'ee-beholder0.ee.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Mon Sep 20 15:25:51 BST 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/scratch/mp3120/fpgaconvnet-tutorial'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /mnt/applications/libevent/2.0.21/include:/mnt/applications/hdf5/1.8.16/include:/mnt/applications/leveldb/1.9.0/include:/mnt/applications/protobuf/google/include:/mnt/applications/lmdb/include:/mnt/applications/gflags/include:/mnt/applications/glog-0.3.3/include:/mnt/applications/flex/2.5.39/include:/mnt/applications/nvidia/cuda-9.0/include:/mnt/applications/opencv/2.4.10/include:/mnt/applications/metis/5.1.0/include:mnt/applications/graphviz/2.38.0/include:/wxWidgets/2.8.12/include:/mnt/application/readline/6.3/include:/mnt/applications/mpfr/3.1.2/include:/mnt/applications/gmp/6.0.0/include:/mnt/applications/scip/3.1.1/include:/mnt/applications/boost/include:/mnt/applications/opencl/1.2/include:::::::/::::.
Sourcing Tcl script '/scratch/mp3120/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/scripts/hls/create_partition_project.tcl'
project: partition_0
INFO: [HLS 200-10] Opening project '/scratch/mp3120/fpgaconvnet-tutorial/partition_0'.
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_conv3_Conv2D.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_conv3_Relu.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/lenet_top.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_conv1first_Relu.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_conv1first_Conv2D.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_conv2_Relu.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_pool1_MaxPool.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_conv2_Conv2D.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_conv4last_BiasAdd.cpp' to the project
INFO: [HLS 200-10] Adding design file 'partition_0/src/import_pool2_MaxPool.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/tb/lenet_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv4last_BiasAdd_weights_0.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv1first_Conv2D_weights_0.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv3_Conv2D_biases_0.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv2_Conv2D_weights_0.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv3_Conv2D_weights_0.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv1first_Conv2D_biases_0.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv4last_BiasAdd_biases_0.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'partition_0/data/import_conv2_Conv2D_biases_0.dat' to the project
INFO: [HLS 200-10] Opening solution '/scratch/mp3120/fpgaconvnet-tutorial/partition_0/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [Common 17-206] Exiting vivado_hls at Mon Sep 20 15:25:56 2021...
