Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  8 17:01:20 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20505 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.515    -7081.641                   3381                44705        0.006        0.000                      0                44689        3.000        0.000                       0                 20994  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_100mhz                                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                                                                        {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1                                                                      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -5.023    -4832.749                   2861                42101        0.080        0.000                      0                42101        3.750        0.000                       0                 19865  
  clk_out2_clk_wiz_0                                                                              0.087        0.000                      0                 1457        0.131        0.000                      0                 1457        7.192        0.000                       0                   642  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.430        0.000                      0                  928        0.070        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -5.022    -4830.505                   2861                42101        0.080        0.000                      0                42101        3.750        0.000                       0                 19865  
  clk_out2_clk_wiz_0_1                                                                            0.088        0.000                      0                 1457        0.131        0.000                      0                 1457        7.192        0.000                       0                   642  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               -4.066     -156.899                     47                   47        0.082        0.000                      0                   47  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.491        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -5.023    -4832.749                   2861                42101        0.006        0.000                      0                42101  
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -4.065     -156.836                     47                   47        0.083        0.000                      0                   47  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               -5.515    -2091.993                    473                  473        0.019        0.000                      0                  473  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               -5.515    -2091.993                    473                  473        0.019        0.000                      0                  473  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                0.087        0.000                      0                 1457        0.052        0.000                      0                 1457  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.678        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.678        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -5.023    -4832.749                   2861                42101        0.006        0.000                      0                42101  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -4.066     -156.899                     47                   47        0.082        0.000                      0                   47  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             31.491        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             -4.065     -156.836                     47                   47        0.083        0.000                      0                   47  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             -5.514    -2091.359                    473                  473        0.020        0.000                      0                  473  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              0.087        0.000                      0                 1457        0.052        0.000                      0                 1457  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             -5.514    -2091.359                    473                  473        0.020        0.000                      0                  473  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                6.341        0.000                      0                   91        0.353        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                6.341        0.000                      0                   91        0.279        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              6.341        0.000                      0                   91        0.279        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              6.342        0.000                      0                   91        0.353        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.037        0.000                      0                  100        0.357        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2861  Failing Endpoints,  Worst Slack       -5.023ns,  Total Violation    -4832.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.023ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.742ns (71.203%)  route 4.344ns (28.797%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X76Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.244 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.244    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.718     8.698    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X76Y157        FDRE (Setup_fdre_C_D)        0.109     9.221    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                 -5.023    

Slack (VIOLATED) :        -5.010ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.962ns  (logic 10.868ns (72.638%)  route 4.094ns (27.362%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.009    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_0
    SLICE_X9Y199         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1_n_7
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y199         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                 -5.010    

Slack (VIOLATED) :        -5.009ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 10.729ns (71.179%)  route 4.344ns (28.821%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.231 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.231    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.222    FM_stage_1/FM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 -5.009    

Slack (VIOLATED) :        -5.008ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.966ns  (logic 10.890ns (72.765%)  route 4.076ns (27.235%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.824 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.824    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.047 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.047    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 -5.008    

Slack (VIOLATED) :        -5.007ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.959ns  (logic 10.865ns (72.632%)  route 4.094ns (27.368%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.229 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.229    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_6
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                 -5.007    

Slack (VIOLATED) :        -5.005ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 10.887ns (72.760%)  route 4.076ns (27.240%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.044 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.044    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                 -5.005    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.065ns  (logic 10.721ns (71.163%)  route 4.344ns (28.837%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.223 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.223    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.222    FM_stage_1/FM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -4.986ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 10.844ns (72.594%)  route 4.094ns (27.406%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.208 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.208    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_4
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                 -4.986    

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.942ns  (logic 10.866ns (72.721%)  route 4.076ns (27.279%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.023 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.023    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.980ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.071ns  (logic 10.805ns (71.695%)  route 4.266ns (28.305%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 8.637 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.609    -0.931    AM_BP_sec_3/clk_in
    SLICE_X53Y145        FDSE                                         r  AM_BP_sec_3/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDSE (Prop_fdse_C_Q)         0.456    -0.475 r  AM_BP_sec_3/ii_reg[0]/Q
                         net (fo=4, routed)           0.804     0.328    AM_BP_sec_3/ii_reg[0]
    SLICE_X53Y147        LUT4 (Prop_lut4_I0_O)        0.124     0.452 r  AM_BP_sec_3/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.059     1.511    AM_BP_sec_3/y_sum2__1_i_52_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I2_O)        0.124     1.635 r  AM_BP_sec_3/y_sum2__3_i_45/O
                         net (fo=1, routed)           0.000     1.635    AM_BP_sec_3/y_sum2__3_i_45_n_0
    SLICE_X53Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     1.852 r  AM_BP_sec_3/y_sum2__3_i_14/O
                         net (fo=1, routed)           0.813     2.665    AM_BP_sec_3/y_sum2__3_i_14_n_0
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.211     6.876 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.878    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.396 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990     9.386    AM_BP_sec_3/p_2_in[34]
    SLICE_X57Y144        LUT2 (Prop_lut2_I0_O)        0.124     9.510 r  AM_BP_sec_3/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.510    AM_BP_sec_3/y_sum[16]_i_9_n_0
    SLICE_X57Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  AM_BP_sec_3/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.060    AM_BP_sec_3/y_sum_reg[16]_i_2_n_0
    SLICE_X57Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  AM_BP_sec_3/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.174    AM_BP_sec_3/y_sum_reg[20]_i_2_n_0
    SLICE_X57Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  AM_BP_sec_3/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    AM_BP_sec_3/y_sum_reg[24]_i_2_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  AM_BP_sec_3/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    AM_BP_sec_3/y_sum_reg[28]_i_2_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  AM_BP_sec_3/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    AM_BP_sec_3/y_sum_reg[32]_i_2_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  AM_BP_sec_3/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.631    AM_BP_sec_3/y_sum_reg[36]_i_2_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  AM_BP_sec_3/y_sum_reg[40]_i_2/O[0]
                         net (fo=2, routed)           0.598    11.451    AM_BP_sec_3/y_sum2__5[57]
    SLICE_X56Y150        LUT2 (Prop_lut2_I0_O)        0.299    11.750 r  AM_BP_sec_3/y_sum[40]_i_5/O
                         net (fo=1, routed)           0.000    11.750    AM_BP_sec_3/y_sum[40]_i_5_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.283 r  AM_BP_sec_3/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.283    AM_BP_sec_3/y_sum_reg[40]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.400 r  AM_BP_sec_3/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.400    AM_BP_sec_3/y_sum_reg[44]_i_1_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.517 r  AM_BP_sec_3/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    AM_BP_sec_3/y_sum_reg[48]_i_1_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.634 r  AM_BP_sec_3/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.634    AM_BP_sec_3/y_sum_reg[52]_i_1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.751 r  AM_BP_sec_3/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.751    AM_BP_sec_3/y_sum_reg[56]_i_1_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.868 r  AM_BP_sec_3/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.868    AM_BP_sec_3/y_sum_reg[60]_i_1_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.985 r  AM_BP_sec_3/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.985    AM_BP_sec_3/y_sum_reg[64]_i_1_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.102 r  AM_BP_sec_3/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    AM_BP_sec_3/y_sum_reg[68]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.219 r  AM_BP_sec_3/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.219    AM_BP_sec_3/y_sum_reg[72]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.336 r  AM_BP_sec_3/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    AM_BP_sec_3/y_sum_reg[76]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.453 r  AM_BP_sec_3/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    AM_BP_sec_3/y_sum_reg[80]_i_1_n_0
    SLICE_X56Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  AM_BP_sec_3/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    AM_BP_sec_3/y_sum_reg[84]_i_1_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.687 r  AM_BP_sec_3/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    AM_BP_sec_3/y_sum_reg[88]_i_1_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.804 r  AM_BP_sec_3/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.804    AM_BP_sec_3/y_sum_reg[92]_i_1_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.921 r  AM_BP_sec_3/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.921    AM_BP_sec_3/y_sum_reg[96]_i_1_n_0
    SLICE_X56Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.140 r  AM_BP_sec_3/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.140    AM_BP_sec_3/y_sum_reg[100]_i_1_n_7
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.657     8.637    AM_BP_sec_3/clk_in
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X56Y165        FDRE (Setup_fdre_C_D)        0.109     9.160    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                 -4.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.110%)  route 0.158ns (52.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X35Y64         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.299    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[34]
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.379    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.011 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_7
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/C
                         clock pessimism              0.504    -0.228    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.094    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y59         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.364    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[25]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.448    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X44Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.373    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.589    
    SLICE_X42Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.459    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/y_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.704%)  route 0.162ns (28.296%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AM_BP_sec_2/clk_in
    SLICE_X10Y148        FDRE                                         r  AM_BP_sec_2/y_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AM_BP_sec_2/y_sum_reg[3]/Q
                         net (fo=3, routed)           0.162    -0.269    AM_BP_sec_2/y_sum_reg[3]
    SLICE_X10Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.224 r  AM_BP_sec_2/y_sum[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.224    AM_BP_sec_2/y_sum[0]_i_3_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.115 r  AM_BP_sec_2/y_sum_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    AM_BP_sec_2/y_sum_reg[0]_i_2_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.075 r  AM_BP_sec_2/y_sum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.074    AM_BP_sec_2/y_sum_reg[4]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.021 r  AM_BP_sec_2/y_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.021    AM_BP_sec_2/y_sum_reg[8]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.927    -0.746    AM_BP_sec_2/clk_in
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134    -0.108    AM_BP_sec_2/y_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/aclk
    SLICE_X35Y82         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X34Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.405    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.002 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.002    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_5
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/C
                         clock pessimism              0.504    -0.228    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.094    FM_stage_1/FM_BP_sec_1/y_sum_reg[74]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[33]
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X30Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.451    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X45Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.304    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[6]
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.584    
    SLICE_X42Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.568    -0.596    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X39Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.355    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[8]
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/CLK
                         clock pessimism              0.250    -0.583    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.453    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y24     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y24     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y25     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y25     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y60     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y60     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y62     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y62     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 8.162ns (53.682%)  route 7.042ns (46.318%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.354    13.680 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.283    13.963    xvga1/rgb[1]_i_3_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.332    14.295 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.295    xvga1_n_59
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.079    14.350    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.032    14.382    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.129ns  (logic 7.926ns (52.388%)  route 7.203ns (47.612%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.326    13.652 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.444    14.096    xvga1/rgb[0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.220 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.220    xvga1_n_60
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.079    14.350    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.029    14.379    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 7.802ns (51.716%)  route 7.284ns (48.284%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.550    13.851    xvga1/plot/pixel_out_triggerline0
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.326    14.177 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.177    xvga1_n_55
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.077    14.424    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.933ns  (logic 7.926ns (53.076%)  route 7.007ns (46.925%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.659    13.900    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.024 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.024    xvga1_n_56
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.426    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.923ns  (logic 7.926ns (53.111%)  route 6.997ns (46.889%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.649    13.890    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.014 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.014    xvga1_n_57
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.426    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.801ns  (logic 7.926ns (53.551%)  route 6.875ns (46.449%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.526    13.768    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.892    xvga1_n_58
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.081    14.428    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.170ns  (logic 7.392ns (52.167%)  route 6.778ns (47.833%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.889 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.638    -0.902    my_buffer/clk_out2
    SLICE_X39Y92         FDRE                                         r  my_buffer/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.483 f  my_buffer/signal_out_reg[8]/Q
                         net (fo=2, routed)           1.324     0.841    plot/signal_in[8]
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.296     1.137 r  plot/scaled_signal_height1_i_18/O
                         net (fo=1, routed)           0.000     1.137    plot/scaled_signal_height1_i_18_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.669 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.669    plot/scaled_signal_height1_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.891 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          2.079     3.970    plot/A_0[22]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.986 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.144     9.130    plot/scaled_signal_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.254 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     9.835    plot/p_0_in[0]
    SLICE_X14Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.430 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.430    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.649 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.652    11.300    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.295    11.595 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    11.595    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.145 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.999    13.144    xvga1/pixel_out_function_reg[0][0]
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    13.268 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    13.268    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.525    13.889    plot/clk_out2
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.559    14.449    
                         clock uncertainty           -0.079    14.369    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.077    14.446    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 2.025ns (18.684%)  route 8.813ns (81.316%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.485     9.327    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.451 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.495     9.946    my_buffer/counter
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.514    13.878    my_buffer/clk_out2
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.153    my_buffer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.156    my_buffer/frame2_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.156    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X32Y102        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.065    -0.392    blank
    SLICE_X32Y102        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.837    -0.836    clk_65mhz
    SLICE_X32Y102        FDRE                                         r  b_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.075    -0.523    b_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.068    -0.389    vsync
    SLICE_X29Y104        FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.836    -0.837    clk_65mhz
    SLICE_X29Y104        FDRE                                         r  vs_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.075    -0.523    vs_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_buffer/FSM_sequential_state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    my_buffer/clk_out2
    SLICE_X35Y93         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  my_buffer/FSM_sequential_state_reg[0]_rep/Q
                         net (fo=114, routed)         0.089    -0.364    my_buffer/FSM_sequential_state_reg[0]_rep_0
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  my_buffer/past_signal3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    my_buffer/past_signal3[3]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121    -0.460    my_buffer/past_signal3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.568    -0.596    my_buffer/clk_out2
    SLICE_X39Y95         FDRE                                         r  my_buffer/past_signal15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_buffer/past_signal15_reg[7]/Q
                         net (fo=3, routed)           0.101    -0.354    my_buffer/past_signal15_reg[7]_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  my_buffer/past_signal16[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    my_buffer/past_signal16[7]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.120    -0.463    my_buffer/past_signal16_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.205%)  route 0.311ns (59.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.311    -0.119    my_buffer/past_signal19_reg[0]_3
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.074 r  my_buffer/past_signal6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    my_buffer/past_signal6[1]_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    my_buffer/past_signal6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.999%)  route 0.129ns (41.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.573    -0.591    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.321    my_buffer/past_signal11_reg[8]_0
    SLICE_X30Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.434    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.070    -0.365    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X14Y114        FDRE (Hold_fdre_C_D)         0.059    -0.540    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.125    -0.328    xvga1/hcount_out[0]
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.045    -0.283 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    xvga1/p_0_in[4]
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.120    -0.461    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.327%)  route 0.366ns (63.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.366    -0.064    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.019 r  my_buffer/past_signal7[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    my_buffer/past_signal7[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.200    my_buffer/past_signal7_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.201%)  route 0.368ns (63.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.368    -0.062    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.017 r  my_buffer/past_signal6[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    my_buffer/past_signal6[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.200    my_buffer/past_signal6_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X28Y102    rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X38Y101    rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X28Y102    rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X38Y101    rgb_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal15_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal16_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal17_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal18_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal4_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal5_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal6_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     my_buffer/signal_out[10]_i_1_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y95     my_buffer/signal_out[11]_i_2_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.695ns (25.801%)  route 4.875ns (74.199%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.837    10.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X70Y104        LUT3 (Prop_lut3_I1_O)        0.124    10.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.077    36.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.659    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                 26.430    

Slack (MET) :             26.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.695ns (25.880%)  route 4.854ns (74.120%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.817    10.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.401    36.659    
                         clock uncertainty           -0.035    36.624    
    SLICE_X66Y105        FDRE (Setup_fdre_C_D)        0.081    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.496    

Slack (MET) :             26.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.695ns (26.714%)  route 4.650ns (73.286%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.612     9.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X69Y104        LUT3 (Prop_lut3_I1_O)        0.124    10.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X69Y104        FDRE (Setup_fdre_C_D)        0.029    36.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.611    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 26.607    

Slack (MET) :             26.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 1.695ns (26.509%)  route 4.699ns (73.491%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.661     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X70Y104        LUT3 (Prop_lut3_I1_O)        0.124    10.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.079    36.661    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.661    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                 26.608    

Slack (MET) :             26.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 1.695ns (26.579%)  route 4.682ns (73.421%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.644     9.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X70Y104        LUT3 (Prop_lut3_I1_O)        0.124    10.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.079    36.661    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.661    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                 26.625    

Slack (MET) :             26.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.695ns (26.783%)  route 4.634ns (73.217%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.899     9.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124     9.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.452     9.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X66Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.376    36.634    
                         clock uncertainty           -0.035    36.599    
    SLICE_X66Y104        FDRE (Setup_fdre_C_D)        0.077    36.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 26.688    

Slack (MET) :             26.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.695ns (26.967%)  route 4.591ns (73.033%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.143     9.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.165     9.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.945    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.401    36.659    
                         clock uncertainty           -0.035    36.624    
    SLICE_X66Y105        FDRE (Setup_fdre_C_D)        0.077    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.701    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                 26.756    

Slack (MET) :             26.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 1.695ns (27.441%)  route 4.482ns (72.559%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.444     9.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X69Y104        LUT3 (Prop_lut3_I1_O)        0.124     9.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X69Y104        FDRE (Setup_fdre_C_D)        0.031    36.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.613    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 26.777    

Slack (MET) :             26.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.695ns (27.832%)  route 4.395ns (72.168%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     4.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.220     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.295     6.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.062     7.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.357     9.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X70Y104        LUT3 (Prop_lut3_I1_O)        0.124     9.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.081    36.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.663    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 26.914    

Slack (MET) :             27.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.952ns (17.603%)  route 4.456ns (82.397%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 36.254 - 33.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X68Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.456     4.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           1.571     5.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg_0
    SLICE_X80Y109        LUT4 (Prop_lut4_I0_O)        0.124     5.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_12/O
                         net (fo=1, routed)           0.980     6.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_4
    SLICE_X76Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_7/O
                         net (fo=1, routed)           1.097     8.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_4
    SLICE_X70Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           0.809     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X67Y112        LUT5 (Prop_lut5_I2_O)        0.124     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X67Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X67Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.359    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X67Y112        FDRE (Setup_fdre_C_D)        0.029    36.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.607    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 27.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.689%)  route 0.250ns (57.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/Q
                         net (fo=1, routed)           0.250     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[10]
    SLICE_X71Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1/O
                         net (fo=1, routed)           0.000     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1_n_0
    SLICE_X71Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/C
                         clock pessimism             -0.124     1.635    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.128     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.381     1.368    
    SLICE_X60Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.124     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X58Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.379     1.369    
    SLICE_X58Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X81Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.054     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[15]
    SLICE_X80Y116        LUT5 (Prop_lut5_I3_O)        0.045     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
                         net (fo=1, routed)           0.000     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
    SLICE_X80Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X80Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism             -0.381     1.402    
    SLICE_X80Y116        FDCE (Hold_fdce_C_D)         0.121     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDCE (Prop_fdce_C_Q)         0.141     1.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.394     1.391    
    SLICE_X83Y118        FDCE (Hold_fdce_C_D)         0.075     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X85Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.394     1.390    
    SLICE_X85Y119        FDPE (Hold_fdpe_C_D)         0.075     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X61Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.395     1.356    
    SLICE_X61Y111        FDPE (Hold_fdpe_C_D)         0.075     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     1.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X71Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.395     1.357    
    SLICE_X71Y112        FDRE (Hold_fdre_C_D)         0.075     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.128     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.074     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.381     1.368    
    SLICE_X60Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X58Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDCE (Prop_fdce_C_Q)         0.164     1.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.122     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X58Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.379     1.369    
    SLICE_X58Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X71Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2861  Failing Endpoints,  Worst Slack       -5.022ns,  Total Violation    -4830.505ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.022ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.742ns (71.203%)  route 4.344ns (28.797%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X76Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.244 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.244    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.718     8.698    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.186    
                         clock uncertainty           -0.073     9.113    
    SLICE_X76Y157        FDRE (Setup_fdre_C_D)        0.109     9.222    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                 -5.022    

Slack (VIOLATED) :        -5.009ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.962ns  (logic 10.868ns (72.638%)  route 4.094ns (27.362%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.009    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_0
    SLICE_X9Y199         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1_n_7
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.073     9.161    
    SLICE_X9Y199         FDRE (Setup_fdre_C_D)        0.062     9.223    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                 -5.009    

Slack (VIOLATED) :        -5.008ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 10.729ns (71.179%)  route 4.344ns (28.821%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.231 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.231    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.073     9.114    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.223    FM_stage_1/FM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 -5.008    

Slack (VIOLATED) :        -5.007ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.966ns  (logic 10.890ns (72.765%)  route 4.076ns (27.235%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.824 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.824    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.047 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.047    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.073     8.978    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.062     9.040    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 -5.007    

Slack (VIOLATED) :        -5.006ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.959ns  (logic 10.865ns (72.632%)  route 4.094ns (27.368%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.229 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.229    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_6
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.073     9.161    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.223    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                 -5.006    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 10.887ns (72.760%)  route 4.076ns (27.240%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.044 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.044    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.073     8.978    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.040    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.000ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.065ns  (logic 10.721ns (71.163%)  route 4.344ns (28.837%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.223 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.223    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.073     9.114    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.223    FM_stage_1/FM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.000    

Slack (VIOLATED) :        -4.985ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 10.844ns (72.594%)  route 4.094ns (27.406%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.208 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.208    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_4
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.073     9.161    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.223    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                 -4.985    

Slack (VIOLATED) :        -4.983ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.942ns  (logic 10.866ns (72.721%)  route 4.076ns (27.279%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.023 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.023    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.073     8.978    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.040    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 -4.983    

Slack (VIOLATED) :        -4.979ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.071ns  (logic 10.805ns (71.695%)  route 4.266ns (28.305%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 8.637 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.609    -0.931    AM_BP_sec_3/clk_in
    SLICE_X53Y145        FDSE                                         r  AM_BP_sec_3/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDSE (Prop_fdse_C_Q)         0.456    -0.475 r  AM_BP_sec_3/ii_reg[0]/Q
                         net (fo=4, routed)           0.804     0.328    AM_BP_sec_3/ii_reg[0]
    SLICE_X53Y147        LUT4 (Prop_lut4_I0_O)        0.124     0.452 r  AM_BP_sec_3/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.059     1.511    AM_BP_sec_3/y_sum2__1_i_52_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I2_O)        0.124     1.635 r  AM_BP_sec_3/y_sum2__3_i_45/O
                         net (fo=1, routed)           0.000     1.635    AM_BP_sec_3/y_sum2__3_i_45_n_0
    SLICE_X53Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     1.852 r  AM_BP_sec_3/y_sum2__3_i_14/O
                         net (fo=1, routed)           0.813     2.665    AM_BP_sec_3/y_sum2__3_i_14_n_0
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.211     6.876 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.878    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.396 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990     9.386    AM_BP_sec_3/p_2_in[34]
    SLICE_X57Y144        LUT2 (Prop_lut2_I0_O)        0.124     9.510 r  AM_BP_sec_3/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.510    AM_BP_sec_3/y_sum[16]_i_9_n_0
    SLICE_X57Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  AM_BP_sec_3/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.060    AM_BP_sec_3/y_sum_reg[16]_i_2_n_0
    SLICE_X57Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  AM_BP_sec_3/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.174    AM_BP_sec_3/y_sum_reg[20]_i_2_n_0
    SLICE_X57Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  AM_BP_sec_3/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    AM_BP_sec_3/y_sum_reg[24]_i_2_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  AM_BP_sec_3/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    AM_BP_sec_3/y_sum_reg[28]_i_2_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  AM_BP_sec_3/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    AM_BP_sec_3/y_sum_reg[32]_i_2_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  AM_BP_sec_3/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.631    AM_BP_sec_3/y_sum_reg[36]_i_2_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  AM_BP_sec_3/y_sum_reg[40]_i_2/O[0]
                         net (fo=2, routed)           0.598    11.451    AM_BP_sec_3/y_sum2__5[57]
    SLICE_X56Y150        LUT2 (Prop_lut2_I0_O)        0.299    11.750 r  AM_BP_sec_3/y_sum[40]_i_5/O
                         net (fo=1, routed)           0.000    11.750    AM_BP_sec_3/y_sum[40]_i_5_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.283 r  AM_BP_sec_3/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.283    AM_BP_sec_3/y_sum_reg[40]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.400 r  AM_BP_sec_3/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.400    AM_BP_sec_3/y_sum_reg[44]_i_1_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.517 r  AM_BP_sec_3/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    AM_BP_sec_3/y_sum_reg[48]_i_1_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.634 r  AM_BP_sec_3/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.634    AM_BP_sec_3/y_sum_reg[52]_i_1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.751 r  AM_BP_sec_3/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.751    AM_BP_sec_3/y_sum_reg[56]_i_1_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.868 r  AM_BP_sec_3/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.868    AM_BP_sec_3/y_sum_reg[60]_i_1_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.985 r  AM_BP_sec_3/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.985    AM_BP_sec_3/y_sum_reg[64]_i_1_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.102 r  AM_BP_sec_3/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    AM_BP_sec_3/y_sum_reg[68]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.219 r  AM_BP_sec_3/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.219    AM_BP_sec_3/y_sum_reg[72]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.336 r  AM_BP_sec_3/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    AM_BP_sec_3/y_sum_reg[76]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.453 r  AM_BP_sec_3/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    AM_BP_sec_3/y_sum_reg[80]_i_1_n_0
    SLICE_X56Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  AM_BP_sec_3/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    AM_BP_sec_3/y_sum_reg[84]_i_1_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.687 r  AM_BP_sec_3/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    AM_BP_sec_3/y_sum_reg[88]_i_1_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.804 r  AM_BP_sec_3/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.804    AM_BP_sec_3/y_sum_reg[92]_i_1_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.921 r  AM_BP_sec_3/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.921    AM_BP_sec_3/y_sum_reg[96]_i_1_n_0
    SLICE_X56Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.140 r  AM_BP_sec_3/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.140    AM_BP_sec_3/y_sum_reg[100]_i_1_n_7
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.657     8.637    AM_BP_sec_3/clk_in
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.125    
                         clock uncertainty           -0.073     9.052    
    SLICE_X56Y165        FDRE (Setup_fdre_C_D)        0.109     9.161    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                 -4.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.110%)  route 0.158ns (52.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X35Y64         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.299    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[34]
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.379    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.011 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_7
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/C
                         clock pessimism              0.504    -0.228    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.094    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y59         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.364    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[25]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.448    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X44Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.373    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.589    
    SLICE_X42Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.459    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/y_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.704%)  route 0.162ns (28.296%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AM_BP_sec_2/clk_in
    SLICE_X10Y148        FDRE                                         r  AM_BP_sec_2/y_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AM_BP_sec_2/y_sum_reg[3]/Q
                         net (fo=3, routed)           0.162    -0.269    AM_BP_sec_2/y_sum_reg[3]
    SLICE_X10Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.224 r  AM_BP_sec_2/y_sum[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.224    AM_BP_sec_2/y_sum[0]_i_3_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.115 r  AM_BP_sec_2/y_sum_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    AM_BP_sec_2/y_sum_reg[0]_i_2_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.075 r  AM_BP_sec_2/y_sum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.074    AM_BP_sec_2/y_sum_reg[4]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.021 r  AM_BP_sec_2/y_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.021    AM_BP_sec_2/y_sum_reg[8]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.927    -0.746    AM_BP_sec_2/clk_in
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134    -0.108    AM_BP_sec_2/y_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/aclk
    SLICE_X35Y82         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X34Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.405    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.002 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.002    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_5
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/C
                         clock pessimism              0.504    -0.228    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.094    FM_stage_1/FM_BP_sec_1/y_sum_reg[74]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[33]
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X30Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.451    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X45Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.304    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[6]
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.584    
    SLICE_X42Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.568    -0.596    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X39Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.355    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[8]
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/CLK
                         clock pessimism              0.250    -0.583    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.453    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y24     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y24     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y25     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y25     FM_stage_1/ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y60     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y60     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y63     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y61     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y62     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y62     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 8.162ns (53.682%)  route 7.042ns (46.318%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.354    13.680 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.283    13.963    xvga1/rgb[1]_i_3_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.332    14.295 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.295    xvga1_n_59
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.078    14.351    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.032    14.383    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.129ns  (logic 7.926ns (52.388%)  route 7.203ns (47.612%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.326    13.652 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.444    14.096    xvga1/rgb[0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.220 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.220    xvga1_n_60
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.078    14.351    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.029    14.380    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 7.802ns (51.716%)  route 7.284ns (48.284%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.550    13.851    xvga1/plot/pixel_out_triggerline0
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.326    14.177 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.177    xvga1_n_55
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.078    14.348    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.077    14.425    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.933ns  (logic 7.926ns (53.076%)  route 7.007ns (46.925%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.659    13.900    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.024 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.024    xvga1_n_56
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.078    14.348    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.427    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.923ns  (logic 7.926ns (53.111%)  route 6.997ns (46.889%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.649    13.890    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.014 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.014    xvga1_n_57
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.078    14.348    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.427    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.801ns  (logic 7.926ns (53.551%)  route 6.875ns (46.449%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.526    13.768    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.892    xvga1_n_58
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.078    14.348    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.081    14.429    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.170ns  (logic 7.392ns (52.167%)  route 6.778ns (47.833%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.889 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.638    -0.902    my_buffer/clk_out2
    SLICE_X39Y92         FDRE                                         r  my_buffer/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.483 f  my_buffer/signal_out_reg[8]/Q
                         net (fo=2, routed)           1.324     0.841    plot/signal_in[8]
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.296     1.137 r  plot/scaled_signal_height1_i_18/O
                         net (fo=1, routed)           0.000     1.137    plot/scaled_signal_height1_i_18_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.669 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.669    plot/scaled_signal_height1_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.891 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          2.079     3.970    plot/A_0[22]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.986 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.144     9.130    plot/scaled_signal_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.254 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     9.835    plot/p_0_in[0]
    SLICE_X14Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.430 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.430    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.649 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.652    11.300    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.295    11.595 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    11.595    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.145 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.999    13.144    xvga1/pixel_out_function_reg[0][0]
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    13.268 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    13.268    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.525    13.889    plot/clk_out2
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.559    14.449    
                         clock uncertainty           -0.078    14.371    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.077    14.448    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 2.025ns (18.684%)  route 8.813ns (81.316%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.485     9.327    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.451 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.495     9.946    my_buffer/counter
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.514    13.878    my_buffer/clk_out2
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.078    14.360    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.155    my_buffer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.078    14.363    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.158    my_buffer/frame2_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.078    14.363    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.158    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X32Y102        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.065    -0.392    blank
    SLICE_X32Y102        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.837    -0.836    clk_65mhz
    SLICE_X32Y102        FDRE                                         r  b_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.075    -0.523    b_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.068    -0.389    vsync
    SLICE_X29Y104        FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.836    -0.837    clk_65mhz
    SLICE_X29Y104        FDRE                                         r  vs_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.075    -0.523    vs_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_buffer/FSM_sequential_state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    my_buffer/clk_out2
    SLICE_X35Y93         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  my_buffer/FSM_sequential_state_reg[0]_rep/Q
                         net (fo=114, routed)         0.089    -0.364    my_buffer/FSM_sequential_state_reg[0]_rep_0
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  my_buffer/past_signal3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    my_buffer/past_signal3[3]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121    -0.460    my_buffer/past_signal3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.568    -0.596    my_buffer/clk_out2
    SLICE_X39Y95         FDRE                                         r  my_buffer/past_signal15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_buffer/past_signal15_reg[7]/Q
                         net (fo=3, routed)           0.101    -0.354    my_buffer/past_signal15_reg[7]_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  my_buffer/past_signal16[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    my_buffer/past_signal16[7]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.120    -0.463    my_buffer/past_signal16_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.205%)  route 0.311ns (59.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.311    -0.119    my_buffer/past_signal19_reg[0]_3
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.074 r  my_buffer/past_signal6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    my_buffer/past_signal6[1]_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092    -0.229    my_buffer/past_signal6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.999%)  route 0.129ns (41.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.573    -0.591    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.321    my_buffer/past_signal11_reg[8]_0
    SLICE_X30Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.434    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.070    -0.365    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X14Y114        FDRE (Hold_fdre_C_D)         0.059    -0.540    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.125    -0.328    xvga1/hcount_out[0]
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.045    -0.283 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    xvga1/p_0_in[4]
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.120    -0.461    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.327%)  route 0.366ns (63.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.366    -0.064    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.019 r  my_buffer/past_signal7[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    my_buffer/past_signal7[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.200    my_buffer/past_signal7_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.201%)  route 0.368ns (63.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.368    -0.062    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.017 r  my_buffer/past_signal6[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    my_buffer/past_signal6[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.200    my_buffer/past_signal6_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X28Y102    rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X38Y101    rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X28Y102    rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X38Y101    rgb_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal15_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal16_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal17_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal18_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y95     my_buffer/past_signal2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal4_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal5_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y95     my_buffer/past_signal6_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y93     my_buffer/signal_out[10]_i_1_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y95     my_buffer/signal_out[11]_i_2_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y102    rgb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y101    rgb_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -4.066ns,  Total Violation     -156.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.066ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.825%)  route 3.332ns (85.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          2.019   170.792    xvga1/hcount_out[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.916 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.313   172.229    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.229    
  -------------------------------------------------------------------
                         slack                                 -4.066    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.544ns  (logic 0.743ns (20.965%)  route 2.801ns (79.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.324   170.611 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.254   171.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768   167.961    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.961    
                         arrival time                        -171.866    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.735ns  (logic 0.580ns (15.527%)  route 3.155ns (84.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.905   170.682    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124   170.806 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.250   172.056    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.056    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.887ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.730ns  (logic 0.580ns (15.552%)  route 3.150ns (84.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.910   170.687    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.811 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.239   172.050    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.050    
  -------------------------------------------------------------------
                         slack                                 -3.887    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.695ns  (logic 0.642ns (17.375%)  route 3.053ns (82.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518   168.840 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.779   170.619    xvga1/hcount_out[4]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124   170.743 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.274   172.017    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.017    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.832ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.674ns  (logic 0.580ns (15.786%)  route 3.094ns (84.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.716   170.493    xvga1/hcount_out[7]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.124   170.617 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.378   171.995    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.995    
  -------------------------------------------------------------------
                         slack                                 -3.832    

Slack (VIOLATED) :        -3.790ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.632ns  (logic 0.642ns (17.674%)  route 2.990ns (82.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X14Y103        FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518   168.839 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          1.845   170.684    xvga1/hcount_out[5]
    SLICE_X40Y93         LUT6 (Prop_lut6_I3_O)        0.124   170.808 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.145   171.953    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.953    
  -------------------------------------------------------------------
                         slack                                 -3.790    

Slack (VIOLATED) :        -3.755ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.601ns  (logic 0.580ns (16.107%)  route 3.021ns (83.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X29Y105        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=33, routed)          1.659   170.432    xvga1/hcount_out[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.556 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.362   171.918    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.918    
  -------------------------------------------------------------------
                         slack                                 -3.755    

Slack (VIOLATED) :        -3.669ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        4.060ns  (logic 1.958ns (48.225%)  route 2.102ns (51.775%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 168.482 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 168.316 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.625   168.316    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.456   168.772 r  is_fast_reg/Q
                         net (fo=13, routed)          1.233   170.005    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.124   170.129 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000   170.129    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.642 r  adjust_frequency/center_frequency_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.642    adjust_frequency/center_frequency_out_reg[3]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.759 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.759    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.876 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.876    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.993 r  adjust_frequency/center_frequency_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.993    adjust_frequency/center_frequency_out_reg[15]_i_2_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   171.212 r  adjust_frequency/center_frequency_out_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.869   172.081    adjust_frequency/in6[16]
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.295   172.376 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.376    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.503   168.482    adjust_frequency/clk_out1
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.877    
                         clock uncertainty           -0.199   168.678    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)        0.029   168.707    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.707    
                         arrival time                        -172.376    
  -------------------------------------------------------------------
                         slack                                 -3.669    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.490ns  (logic 0.715ns (20.489%)  route 2.775ns (79.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT4 (Prop_lut4_I0_O)        0.296   170.583 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.228   171.811    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.811    
  -------------------------------------------------------------------
                         slack                                 -3.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.564%)  route 0.580ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.123    vsync_synchronize/vsync
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    vsync_synchronize/clk_out1
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X30Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.041    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.240%)  route 0.650ns (77.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.650     0.192    adjust_frequency/is_fast
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.045     0.237 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.015    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.135%)  route 0.899ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.469     0.012    xvga1/hcount_out[6]
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.057 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.430     0.487    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.147    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.361ns (32.871%)  route 0.737ns (67.129%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.472     0.014    adjust_frequency/is_fast
    SLICE_X12Y107        LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.059    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.123 r  adjust_frequency/center_frequency_out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.265     0.388    adjust_frequency/in6[7]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.111     0.499 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.499    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121     0.043    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.166%)  route 1.040ns (84.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.511     0.058    xvga1/hcount_out[8]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.103 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.529     0.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.147    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.361ns (32.680%)  route 0.744ns (67.320%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.464     0.006    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  adjust_frequency/center_frequency_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.051    adjust_frequency/center_frequency_out[3]_i_4_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.115 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.279     0.394    adjust_frequency/in6[3]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.111     0.505 r  adjust_frequency/center_frequency_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.505    adjust_frequency/center_frequency_out0_in[3]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.015    adjust_frequency/center_frequency_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.359ns (31.548%)  route 0.779ns (68.452%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.480     0.022    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.067 r  adjust_frequency/center_frequency_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.067    adjust_frequency/center_frequency_out[3]_i_5_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.132 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.299     0.431    adjust_frequency/in6[2]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.539 r  adjust_frequency/center_frequency_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.539    adjust_frequency/center_frequency_out0_in[2]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.043    adjust_frequency/center_frequency_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.189ns (15.806%)  route 1.007ns (84.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.569    -0.595    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          0.465     0.011    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.048     0.059 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.541     0.601    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.121     0.085    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.605%)  route 1.088ns (85.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          0.600     0.143    xvga1/hcount_out[3]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.188 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.488     0.675    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.147    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.399ns (33.647%)  route 0.787ns (66.353%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.504     0.046    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.091 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000     0.091    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.196 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.479    adjust_frequency/in6[1]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.587 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.587    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.120     0.042    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.545    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.491ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.242ns  (logic 0.478ns (38.483%)  route 0.764ns (61.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.764     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y110        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 31.491    

Slack (MET) :             31.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.412ns  (logic 0.518ns (36.695%)  route 0.894ns (63.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X84Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.894     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y118        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 31.493    

Slack (MET) :             31.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.048ns  (logic 0.478ns (45.616%)  route 0.570ns (54.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.570     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y118        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 31.685    

Slack (MET) :             31.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.729%)  route 0.591ns (55.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X84Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X84Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y116        FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 31.712    

Slack (MET) :             31.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.537%)  route 0.727ns (61.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.727     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y117        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 31.758    

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.201%)  route 0.628ns (54.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.628     1.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 31.807    

Slack (MET) :             31.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.120ns  (logic 0.518ns (46.232%)  route 0.602ns (53.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.602     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 31.837    

Slack (MET) :             31.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.797%)  route 0.585ns (56.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.914    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         2861  Failing Endpoints,  Worst Slack       -5.023ns,  Total Violation    -4832.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.023ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.742ns (71.203%)  route 4.344ns (28.797%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X76Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.244 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.244    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.718     8.698    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X76Y157        FDRE (Setup_fdre_C_D)        0.109     9.221    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                 -5.023    

Slack (VIOLATED) :        -5.010ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.962ns  (logic 10.868ns (72.638%)  route 4.094ns (27.362%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.009    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_0
    SLICE_X9Y199         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1_n_7
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y199         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                 -5.010    

Slack (VIOLATED) :        -5.009ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 10.729ns (71.179%)  route 4.344ns (28.821%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.231 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.231    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.222    FM_stage_1/FM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 -5.009    

Slack (VIOLATED) :        -5.008ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.966ns  (logic 10.890ns (72.765%)  route 4.076ns (27.235%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.824 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.824    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.047 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.047    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 -5.008    

Slack (VIOLATED) :        -5.007ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.959ns  (logic 10.865ns (72.632%)  route 4.094ns (27.368%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.229 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.229    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_6
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                 -5.007    

Slack (VIOLATED) :        -5.005ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 10.887ns (72.760%)  route 4.076ns (27.240%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.044 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.044    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                 -5.005    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.065ns  (logic 10.721ns (71.163%)  route 4.344ns (28.837%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.223 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.223    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.222    FM_stage_1/FM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -4.986ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 10.844ns (72.594%)  route 4.094ns (27.406%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.208 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.208    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_4
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                 -4.986    

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.942ns  (logic 10.866ns (72.721%)  route 4.076ns (27.279%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.023 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.023    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.980ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.071ns  (logic 10.805ns (71.695%)  route 4.266ns (28.305%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 8.637 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.609    -0.931    AM_BP_sec_3/clk_in
    SLICE_X53Y145        FDSE                                         r  AM_BP_sec_3/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDSE (Prop_fdse_C_Q)         0.456    -0.475 r  AM_BP_sec_3/ii_reg[0]/Q
                         net (fo=4, routed)           0.804     0.328    AM_BP_sec_3/ii_reg[0]
    SLICE_X53Y147        LUT4 (Prop_lut4_I0_O)        0.124     0.452 r  AM_BP_sec_3/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.059     1.511    AM_BP_sec_3/y_sum2__1_i_52_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I2_O)        0.124     1.635 r  AM_BP_sec_3/y_sum2__3_i_45/O
                         net (fo=1, routed)           0.000     1.635    AM_BP_sec_3/y_sum2__3_i_45_n_0
    SLICE_X53Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     1.852 r  AM_BP_sec_3/y_sum2__3_i_14/O
                         net (fo=1, routed)           0.813     2.665    AM_BP_sec_3/y_sum2__3_i_14_n_0
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.211     6.876 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.878    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.396 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990     9.386    AM_BP_sec_3/p_2_in[34]
    SLICE_X57Y144        LUT2 (Prop_lut2_I0_O)        0.124     9.510 r  AM_BP_sec_3/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.510    AM_BP_sec_3/y_sum[16]_i_9_n_0
    SLICE_X57Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  AM_BP_sec_3/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.060    AM_BP_sec_3/y_sum_reg[16]_i_2_n_0
    SLICE_X57Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  AM_BP_sec_3/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.174    AM_BP_sec_3/y_sum_reg[20]_i_2_n_0
    SLICE_X57Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  AM_BP_sec_3/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    AM_BP_sec_3/y_sum_reg[24]_i_2_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  AM_BP_sec_3/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    AM_BP_sec_3/y_sum_reg[28]_i_2_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  AM_BP_sec_3/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    AM_BP_sec_3/y_sum_reg[32]_i_2_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  AM_BP_sec_3/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.631    AM_BP_sec_3/y_sum_reg[36]_i_2_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  AM_BP_sec_3/y_sum_reg[40]_i_2/O[0]
                         net (fo=2, routed)           0.598    11.451    AM_BP_sec_3/y_sum2__5[57]
    SLICE_X56Y150        LUT2 (Prop_lut2_I0_O)        0.299    11.750 r  AM_BP_sec_3/y_sum[40]_i_5/O
                         net (fo=1, routed)           0.000    11.750    AM_BP_sec_3/y_sum[40]_i_5_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.283 r  AM_BP_sec_3/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.283    AM_BP_sec_3/y_sum_reg[40]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.400 r  AM_BP_sec_3/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.400    AM_BP_sec_3/y_sum_reg[44]_i_1_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.517 r  AM_BP_sec_3/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    AM_BP_sec_3/y_sum_reg[48]_i_1_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.634 r  AM_BP_sec_3/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.634    AM_BP_sec_3/y_sum_reg[52]_i_1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.751 r  AM_BP_sec_3/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.751    AM_BP_sec_3/y_sum_reg[56]_i_1_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.868 r  AM_BP_sec_3/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.868    AM_BP_sec_3/y_sum_reg[60]_i_1_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.985 r  AM_BP_sec_3/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.985    AM_BP_sec_3/y_sum_reg[64]_i_1_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.102 r  AM_BP_sec_3/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    AM_BP_sec_3/y_sum_reg[68]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.219 r  AM_BP_sec_3/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.219    AM_BP_sec_3/y_sum_reg[72]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.336 r  AM_BP_sec_3/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    AM_BP_sec_3/y_sum_reg[76]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.453 r  AM_BP_sec_3/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    AM_BP_sec_3/y_sum_reg[80]_i_1_n_0
    SLICE_X56Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  AM_BP_sec_3/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    AM_BP_sec_3/y_sum_reg[84]_i_1_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.687 r  AM_BP_sec_3/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    AM_BP_sec_3/y_sum_reg[88]_i_1_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.804 r  AM_BP_sec_3/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.804    AM_BP_sec_3/y_sum_reg[92]_i_1_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.921 r  AM_BP_sec_3/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.921    AM_BP_sec_3/y_sum_reg[96]_i_1_n_0
    SLICE_X56Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.140 r  AM_BP_sec_3/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.140    AM_BP_sec_3/y_sum_reg[100]_i_1_n_7
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.657     8.637    AM_BP_sec_3/clk_in
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X56Y165        FDRE (Setup_fdre_C_D)        0.109     9.160    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                 -4.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.110%)  route 0.158ns (52.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X35Y64         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.299    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[34]
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X30Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.305    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.011 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_7
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/C
                         clock pessimism              0.504    -0.228    
                         clock uncertainty            0.074    -0.154    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.020    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y59         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.364    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[25]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/CLK
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.374    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X44Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.373    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X42Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.385    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/y_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.704%)  route 0.162ns (28.296%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AM_BP_sec_2/clk_in
    SLICE_X10Y148        FDRE                                         r  AM_BP_sec_2/y_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AM_BP_sec_2/y_sum_reg[3]/Q
                         net (fo=3, routed)           0.162    -0.269    AM_BP_sec_2/y_sum_reg[3]
    SLICE_X10Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.224 r  AM_BP_sec_2/y_sum[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.224    AM_BP_sec_2/y_sum[0]_i_3_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.115 r  AM_BP_sec_2/y_sum_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    AM_BP_sec_2/y_sum_reg[0]_i_2_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.075 r  AM_BP_sec_2/y_sum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.074    AM_BP_sec_2/y_sum_reg[4]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.021 r  AM_BP_sec_2/y_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.021    AM_BP_sec_2/y_sum_reg[8]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.927    -0.746    AM_BP_sec_2/clk_in
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/C
                         clock pessimism              0.504    -0.242    
                         clock uncertainty            0.074    -0.168    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134    -0.034    AM_BP_sec_2/y_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/aclk
    SLICE_X35Y82         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.331    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.002 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.002    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_5
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/C
                         clock pessimism              0.504    -0.228    
                         clock uncertainty            0.074    -0.154    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.020    FM_stage_1/FM_BP_sec_1/y_sum_reg[74]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[33]
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X30Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.377    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X45Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.304    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[6]
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X42Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.568    -0.596    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X39Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.355    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[8]
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/CLK
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.379    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -4.065ns,  Total Violation     -156.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.825%)  route 3.332ns (85.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          2.019   170.792    xvga1/hcount_out[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.916 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.313   172.229    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.229    
  -------------------------------------------------------------------
                         slack                                 -4.065    

Slack (VIOLATED) :        -3.903ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.544ns  (logic 0.743ns (20.965%)  route 2.801ns (79.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.324   170.611 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.254   171.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768   167.962    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.962    
                         arrival time                        -171.866    
  -------------------------------------------------------------------
                         slack                                 -3.903    

Slack (VIOLATED) :        -3.892ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.735ns  (logic 0.580ns (15.527%)  route 3.155ns (84.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.905   170.682    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124   170.806 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.250   172.056    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.056    
  -------------------------------------------------------------------
                         slack                                 -3.892    

Slack (VIOLATED) :        -3.886ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.730ns  (logic 0.580ns (15.552%)  route 3.150ns (84.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.910   170.687    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.811 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.239   172.050    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.050    
  -------------------------------------------------------------------
                         slack                                 -3.886    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.695ns  (logic 0.642ns (17.375%)  route 3.053ns (82.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518   168.840 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.779   170.619    xvga1/hcount_out[4]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124   170.743 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.274   172.017    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.017    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.830ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.674ns  (logic 0.580ns (15.786%)  route 3.094ns (84.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.716   170.493    xvga1/hcount_out[7]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.124   170.617 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.378   171.995    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.995    
  -------------------------------------------------------------------
                         slack                                 -3.830    

Slack (VIOLATED) :        -3.789ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.632ns  (logic 0.642ns (17.674%)  route 2.990ns (82.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X14Y103        FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518   168.839 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          1.845   170.684    xvga1/hcount_out[5]
    SLICE_X40Y93         LUT6 (Prop_lut6_I3_O)        0.124   170.808 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.145   171.953    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.953    
  -------------------------------------------------------------------
                         slack                                 -3.789    

Slack (VIOLATED) :        -3.753ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.601ns  (logic 0.580ns (16.107%)  route 3.021ns (83.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X29Y105        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=33, routed)          1.659   170.432    xvga1/hcount_out[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.556 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.362   171.918    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.918    
  -------------------------------------------------------------------
                         slack                                 -3.753    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        4.060ns  (logic 1.958ns (48.225%)  route 2.102ns (51.775%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 168.482 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 168.316 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.625   168.316    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.456   168.772 r  is_fast_reg/Q
                         net (fo=13, routed)          1.233   170.005    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.124   170.129 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000   170.129    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.642 r  adjust_frequency/center_frequency_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.642    adjust_frequency/center_frequency_out_reg[3]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.759 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.759    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.876 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.876    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.993 r  adjust_frequency/center_frequency_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.993    adjust_frequency/center_frequency_out_reg[15]_i_2_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   171.212 r  adjust_frequency/center_frequency_out_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.869   172.081    adjust_frequency/in6[16]
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.295   172.376 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.376    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.503   168.482    adjust_frequency/clk_out1
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.877    
                         clock uncertainty           -0.198   168.679    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)        0.029   168.708    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.708    
                         arrival time                        -172.376    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.647ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.490ns  (logic 0.715ns (20.489%)  route 2.775ns (79.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT4 (Prop_lut4_I0_O)        0.296   170.583 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.228   171.811    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.811    
  -------------------------------------------------------------------
                         slack                                 -3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.564%)  route 0.580ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.123    vsync_synchronize/vsync
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    vsync_synchronize/clk_out1
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X30Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.040    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.240%)  route 0.650ns (77.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.650     0.192    adjust_frequency/is_fast
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.045     0.237 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.013    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.135%)  route 0.899ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.469     0.012    xvga1/hcount_out[6]
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.057 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.430     0.487    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.361ns (32.871%)  route 0.737ns (67.129%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.472     0.014    adjust_frequency/is_fast
    SLICE_X12Y107        LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.059    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.123 r  adjust_frequency/center_frequency_out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.265     0.388    adjust_frequency/in6[7]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.111     0.499 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.499    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121     0.041    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.166%)  route 1.040ns (84.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.511     0.058    xvga1/hcount_out[8]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.103 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.529     0.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.361ns (32.680%)  route 0.744ns (67.320%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.464     0.006    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  adjust_frequency/center_frequency_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.051    adjust_frequency/center_frequency_out[3]_i_4_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.115 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.279     0.394    adjust_frequency/in6[3]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.111     0.505 r  adjust_frequency/center_frequency_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.505    adjust_frequency/center_frequency_out0_in[3]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.013    adjust_frequency/center_frequency_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.359ns (31.548%)  route 0.779ns (68.452%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.480     0.022    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.067 r  adjust_frequency/center_frequency_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.067    adjust_frequency/center_frequency_out[3]_i_5_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.132 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.299     0.431    adjust_frequency/in6[2]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.539 r  adjust_frequency/center_frequency_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.539    adjust_frequency/center_frequency_out0_in[2]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.041    adjust_frequency/center_frequency_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.189ns (15.806%)  route 1.007ns (84.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.569    -0.595    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          0.465     0.011    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.048     0.059 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.541     0.601    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.121     0.084    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.605%)  route 1.088ns (85.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          0.600     0.143    xvga1/hcount_out[3]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.188 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.488     0.675    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.399ns (33.647%)  route 0.787ns (66.353%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.504     0.046    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.091 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000     0.091    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.196 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.479    adjust_frequency/in6[1]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.587 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.587    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.120     0.040    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.546    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          473  Failing Endpoints,  Worst Slack       -5.515ns,  Total Violation    -2091.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.515ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.984ns  (logic 3.099ns (51.792%)  route 2.885ns (48.208%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.072 r  adjust_frequency/current_freq_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.072    fft_histogram/current_freq_reg[18]_2[1]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.557    fft_histogram/current_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         29.557    
                         arrival time                         -35.072    
  -------------------------------------------------------------------
                         slack                                 -5.515    

Slack (VIOLATED) :        -5.411ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.880ns  (logic 2.995ns (50.939%)  route 2.885ns (49.061%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.968 r  adjust_frequency/current_freq_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.968    fft_histogram/current_freq_reg[18]_2[0]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.557    fft_histogram/current_freq_reg[17]
  -------------------------------------------------------------------
                         required time                         29.557    
                         arrival time                         -34.968    
  -------------------------------------------------------------------
                         slack                                 -5.411    

Slack (VIOLATED) :        -5.397ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.867ns  (logic 2.982ns (50.830%)  route 2.885ns (49.170%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.955 r  adjust_frequency/current_freq_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.955    fft_histogram/current_freq_reg[16]_0[1]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[14]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.955    
  -------------------------------------------------------------------
                         slack                                 -5.397    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.859ns  (logic 2.974ns (50.763%)  route 2.885ns (49.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.947 r  adjust_frequency/current_freq_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.947    fft_histogram/current_freq_reg[16]_0[3]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[16]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.947    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.770ns  (logic 2.761ns (47.852%)  route 3.009ns (52.148%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.251 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  fft_histogram/current_position_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.636    fft_histogram/current_position_reg[8]_i_1_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    34.859 r  fft_histogram/current_position_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.859    fft_histogram/current_position_reg[9]_i_1_n_7
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    29.251    fft_histogram/clk_out2
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/C
                         clock pessimism              0.395    29.647    
                         clock uncertainty           -0.199    29.447    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)        0.062    29.509    fft_histogram/current_position_reg[9]
  -------------------------------------------------------------------
                         required time                         29.509    
                         arrival time                         -34.859    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.346ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.767ns  (logic 2.758ns (47.825%)  route 3.009ns (52.175%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.856 r  fft_histogram/current_position_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.856    fft_histogram/current_position_reg[8]_i_1_n_6
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.510    fft_histogram/current_position_reg[6]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                         -34.856    
  -------------------------------------------------------------------
                         slack                                 -5.346    

Slack (VIOLATED) :        -5.325ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.746ns  (logic 2.737ns (47.634%)  route 3.009ns (52.366%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.835 r  fft_histogram/current_position_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.835    fft_histogram/current_position_reg[8]_i_1_n_4
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.510    fft_histogram/current_position_reg[8]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                         -34.835    
  -------------------------------------------------------------------
                         slack                                 -5.325    

Slack (VIOLATED) :        -5.313ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.783ns  (logic 2.898ns (50.116%)  route 2.885ns (49.884%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.871 r  adjust_frequency/current_freq_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.871    fft_histogram/current_freq_reg[16]_0[2]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[15]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.871    
  -------------------------------------------------------------------
                         slack                                 -5.313    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.763ns  (logic 2.878ns (49.943%)  route 2.885ns (50.057%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.851 r  adjust_frequency/current_freq_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.851    fft_histogram/current_freq_reg[16]_0[0]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[13]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.851    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.279ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.750ns  (logic 2.865ns (49.830%)  route 2.885ns (50.170%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 29.254 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.838 r  adjust_frequency/current_freq_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.838    fft_histogram/current_freq_reg[12]_0[1]
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    29.254    fft_histogram/clk_out2
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/C
                         clock pessimism              0.395    29.650    
                         clock uncertainty           -0.199    29.450    
    SLICE_X14Y110        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[10]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.838    
  -------------------------------------------------------------------
                         slack                                 -5.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_7_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.409ns (65.097%)  route 0.219ns (34.903%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    xvga1/clkb
    SLICE_X52Y94         FDRE                                         r  xvga1/pixel[0]_i_7_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/pixel[0]_i_7_psbram/Q
                         net (fo=2, routed)           0.164    -0.296    xvga1/doutb[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  xvga1/pixel[0]_i_7/O
                         net (fo=1, routed)           0.056    -0.195    xvga1/pixel[0]_i_7_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.048 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.048    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.028 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.028    fft_histogram/D[0]
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     0.009    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.308%)  route 0.553ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.553     0.094    encoder3_sw_db
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.075    -0.007    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.260%)  route 0.581ns (75.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.581     0.122    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.045     0.167 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.167    encoder3_sw_debounce_n_0
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.091     0.009    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.934%)  route 0.591ns (76.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y95         FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.591     0.139    my_trigger/sample_offset[10]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.184 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[10]_1
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092     0.017    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.959%)  route 0.590ns (76.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.572    -0.592    AD9220/clk_out1
    SLICE_X29Y93         FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.590     0.139    my_trigger/sample_offset[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.184 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[3]_1
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091     0.015    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.741%)  route 0.597ns (76.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.597     0.144    my_trigger/sample_offset[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/past_signal_reg[7]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.017    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.793%)  route 0.596ns (76.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.596     0.142    my_buffer/sample_offset[5]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  my_buffer/data_to_frame1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    my_buffer/data_to_frame10_in[5]
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.711%)  route 0.633ns (77.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.633     0.181    my_trigger/sample_offset[4]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[4]_1
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121     0.045    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.489%)  route 0.606ns (76.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    condition_AM_for_DAC/clk
    SLICE_X31Y96         FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.606     0.154    my_trigger/audio_out[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[8]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.017    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.384%)  route 0.609ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.609     0.157    my_buffer/sample_offset[4]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/data_to_frame10_in[4]
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          473  Failing Endpoints,  Worst Slack       -5.515ns,  Total Violation    -2091.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.515ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.984ns  (logic 3.099ns (51.792%)  route 2.885ns (48.208%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.072 r  adjust_frequency/current_freq_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.072    fft_histogram/current_freq_reg[18]_2[1]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.557    fft_histogram/current_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         29.557    
                         arrival time                         -35.072    
  -------------------------------------------------------------------
                         slack                                 -5.515    

Slack (VIOLATED) :        -5.411ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.880ns  (logic 2.995ns (50.939%)  route 2.885ns (49.061%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.968 r  adjust_frequency/current_freq_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.968    fft_histogram/current_freq_reg[18]_2[0]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.557    fft_histogram/current_freq_reg[17]
  -------------------------------------------------------------------
                         required time                         29.557    
                         arrival time                         -34.968    
  -------------------------------------------------------------------
                         slack                                 -5.411    

Slack (VIOLATED) :        -5.397ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.867ns  (logic 2.982ns (50.830%)  route 2.885ns (49.170%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.955 r  adjust_frequency/current_freq_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.955    fft_histogram/current_freq_reg[16]_0[1]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[14]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.955    
  -------------------------------------------------------------------
                         slack                                 -5.397    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.859ns  (logic 2.974ns (50.763%)  route 2.885ns (49.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.947 r  adjust_frequency/current_freq_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.947    fft_histogram/current_freq_reg[16]_0[3]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[16]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.947    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.770ns  (logic 2.761ns (47.852%)  route 3.009ns (52.148%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.251 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  fft_histogram/current_position_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.636    fft_histogram/current_position_reg[8]_i_1_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    34.859 r  fft_histogram/current_position_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.859    fft_histogram/current_position_reg[9]_i_1_n_7
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    29.251    fft_histogram/clk_out2
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/C
                         clock pessimism              0.395    29.647    
                         clock uncertainty           -0.199    29.447    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)        0.062    29.509    fft_histogram/current_position_reg[9]
  -------------------------------------------------------------------
                         required time                         29.509    
                         arrival time                         -34.859    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.346ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.767ns  (logic 2.758ns (47.825%)  route 3.009ns (52.175%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.856 r  fft_histogram/current_position_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.856    fft_histogram/current_position_reg[8]_i_1_n_6
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.510    fft_histogram/current_position_reg[6]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                         -34.856    
  -------------------------------------------------------------------
                         slack                                 -5.346    

Slack (VIOLATED) :        -5.325ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.746ns  (logic 2.737ns (47.634%)  route 3.009ns (52.366%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.835 r  fft_histogram/current_position_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.835    fft_histogram/current_position_reg[8]_i_1_n_4
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.199    29.448    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.510    fft_histogram/current_position_reg[8]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                         -34.835    
  -------------------------------------------------------------------
                         slack                                 -5.325    

Slack (VIOLATED) :        -5.313ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.783ns  (logic 2.898ns (50.116%)  route 2.885ns (49.884%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.871 r  adjust_frequency/current_freq_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.871    fft_histogram/current_freq_reg[16]_0[2]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[15]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.871    
  -------------------------------------------------------------------
                         slack                                 -5.313    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.763ns  (logic 2.878ns (49.943%)  route 2.885ns (50.057%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.851 r  adjust_frequency/current_freq_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.851    fft_histogram/current_freq_reg[16]_0[0]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.199    29.449    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[13]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.851    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.279ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.750ns  (logic 2.865ns (49.830%)  route 2.885ns (50.170%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 29.254 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.838 r  adjust_frequency/current_freq_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.838    fft_histogram/current_freq_reg[12]_0[1]
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    29.254    fft_histogram/clk_out2
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/C
                         clock pessimism              0.395    29.650    
                         clock uncertainty           -0.199    29.450    
    SLICE_X14Y110        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[10]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.838    
  -------------------------------------------------------------------
                         slack                                 -5.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_7_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.409ns (65.097%)  route 0.219ns (34.903%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    xvga1/clkb
    SLICE_X52Y94         FDRE                                         r  xvga1/pixel[0]_i_7_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/pixel[0]_i_7_psbram/Q
                         net (fo=2, routed)           0.164    -0.296    xvga1/doutb[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  xvga1/pixel[0]_i_7/O
                         net (fo=1, routed)           0.056    -0.195    xvga1/pixel[0]_i_7_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.048 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.048    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.028 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.028    fft_histogram/D[0]
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     0.009    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.308%)  route 0.553ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.553     0.094    encoder3_sw_db
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.075    -0.007    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.260%)  route 0.581ns (75.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.581     0.122    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.045     0.167 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.167    encoder3_sw_debounce_n_0
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.091     0.009    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.934%)  route 0.591ns (76.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y95         FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.591     0.139    my_trigger/sample_offset[10]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.184 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[10]_1
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092     0.017    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.959%)  route 0.590ns (76.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.572    -0.592    AD9220/clk_out1
    SLICE_X29Y93         FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.590     0.139    my_trigger/sample_offset[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.184 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[3]_1
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091     0.015    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.741%)  route 0.597ns (76.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.597     0.144    my_trigger/sample_offset[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/past_signal_reg[7]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.017    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.793%)  route 0.596ns (76.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.596     0.142    my_buffer/sample_offset[5]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  my_buffer/data_to_frame1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    my_buffer/data_to_frame10_in[5]
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.711%)  route 0.633ns (77.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.633     0.181    my_trigger/sample_offset[4]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[4]_1
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121     0.045    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.489%)  route 0.606ns (76.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    condition_AM_for_DAC/clk
    SLICE_X31Y96         FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.606     0.154    my_trigger/audio_out[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[8]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.199    -0.075    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.017    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.384%)  route 0.609ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.609     0.157    my_buffer/sample_offset[4]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/data_to_frame10_in[4]
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 8.162ns (53.682%)  route 7.042ns (46.318%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.354    13.680 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.283    13.963    xvga1/rgb[1]_i_3_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.332    14.295 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.295    xvga1_n_59
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.079    14.350    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.032    14.382    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.129ns  (logic 7.926ns (52.388%)  route 7.203ns (47.612%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.326    13.652 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.444    14.096    xvga1/rgb[0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.220 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.220    xvga1_n_60
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.079    14.350    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.029    14.379    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 7.802ns (51.716%)  route 7.284ns (48.284%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.550    13.851    xvga1/plot/pixel_out_triggerline0
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.326    14.177 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.177    xvga1_n_55
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.077    14.424    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.933ns  (logic 7.926ns (53.076%)  route 7.007ns (46.925%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.659    13.900    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.024 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.024    xvga1_n_56
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.426    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.923ns  (logic 7.926ns (53.111%)  route 6.997ns (46.889%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.649    13.890    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.014 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.014    xvga1_n_57
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.426    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.801ns  (logic 7.926ns (53.551%)  route 6.875ns (46.449%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.526    13.768    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.892    xvga1_n_58
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.081    14.428    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.170ns  (logic 7.392ns (52.167%)  route 6.778ns (47.833%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.889 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.638    -0.902    my_buffer/clk_out2
    SLICE_X39Y92         FDRE                                         r  my_buffer/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.483 f  my_buffer/signal_out_reg[8]/Q
                         net (fo=2, routed)           1.324     0.841    plot/signal_in[8]
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.296     1.137 r  plot/scaled_signal_height1_i_18/O
                         net (fo=1, routed)           0.000     1.137    plot/scaled_signal_height1_i_18_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.669 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.669    plot/scaled_signal_height1_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.891 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          2.079     3.970    plot/A_0[22]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.986 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.144     9.130    plot/scaled_signal_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.254 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     9.835    plot/p_0_in[0]
    SLICE_X14Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.430 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.430    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.649 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.652    11.300    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.295    11.595 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    11.595    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.145 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.999    13.144    xvga1/pixel_out_function_reg[0][0]
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    13.268 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    13.268    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.525    13.889    plot/clk_out2
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.559    14.449    
                         clock uncertainty           -0.079    14.369    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.077    14.446    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 2.025ns (18.684%)  route 8.813ns (81.316%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.485     9.327    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.451 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.495     9.946    my_buffer/counter
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.514    13.878    my_buffer/clk_out2
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.153    my_buffer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.156    my_buffer/frame2_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.156    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X32Y102        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.065    -0.392    blank
    SLICE_X32Y102        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.837    -0.836    clk_65mhz
    SLICE_X32Y102        FDRE                                         r  b_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.079    -0.519    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.075    -0.444    b_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.068    -0.389    vsync
    SLICE_X29Y104        FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.836    -0.837    clk_65mhz
    SLICE_X29Y104        FDRE                                         r  vs_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.079    -0.519    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.075    -0.444    vs_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_buffer/FSM_sequential_state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    my_buffer/clk_out2
    SLICE_X35Y93         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  my_buffer/FSM_sequential_state_reg[0]_rep/Q
                         net (fo=114, routed)         0.089    -0.364    my_buffer/FSM_sequential_state_reg[0]_rep_0
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  my_buffer/past_signal3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    my_buffer/past_signal3[3]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.079    -0.502    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121    -0.381    my_buffer/past_signal3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.568    -0.596    my_buffer/clk_out2
    SLICE_X39Y95         FDRE                                         r  my_buffer/past_signal15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_buffer/past_signal15_reg[7]/Q
                         net (fo=3, routed)           0.101    -0.354    my_buffer/past_signal15_reg[7]_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  my_buffer/past_signal16[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    my_buffer/past_signal16[7]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.120    -0.384    my_buffer/past_signal16_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.205%)  route 0.311ns (59.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.311    -0.119    my_buffer/past_signal19_reg[0]_3
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.074 r  my_buffer/past_signal6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    my_buffer/past_signal6[1]_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.079    -0.242    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092    -0.150    my_buffer/past_signal6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.999%)  route 0.129ns (41.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.573    -0.591    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.321    my_buffer/past_signal11_reg[8]_0
    SLICE_X30Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.355    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.070    -0.365    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.079    -0.520    
    SLICE_X14Y114        FDRE (Hold_fdre_C_D)         0.059    -0.461    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.125    -0.328    xvga1/hcount_out[0]
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.045    -0.283 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    xvga1/p_0_in[4]
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.079    -0.502    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.120    -0.382    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.327%)  route 0.366ns (63.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.366    -0.064    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.019 r  my_buffer/past_signal7[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    my_buffer/past_signal7[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.079    -0.242    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.121    my_buffer/past_signal7_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.201%)  route 0.368ns (63.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.368    -0.062    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.017 r  my_buffer/past_signal6[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    my_buffer/past_signal6[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.079    -0.242    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.121    my_buffer/past_signal6_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.279ns  (logic 0.518ns (40.508%)  route 0.761ns (59.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.761     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y118        FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.284%)  route 0.621ns (59.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.681%)  route 0.637ns (60.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y110        FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.902%)  route 0.747ns (62.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.747     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y119        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.266%)  route 0.578ns (52.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X60Y110        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.578     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y110        FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.620     1.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y110        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.432%)  route 0.619ns (57.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.619     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y118        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.061%)  route 0.453ns (51.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X61Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y109        FDCE (Setup_fdce_C_D)       -0.219     9.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  8.909    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.279ns  (logic 0.518ns (40.508%)  route 0.761ns (59.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y117        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.761     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y118        FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.284%)  route 0.621ns (59.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.681%)  route 0.637ns (60.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y110        FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.902%)  route 0.747ns (62.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.747     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y119        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.266%)  route 0.578ns (52.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X60Y110        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.578     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y110        FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.620     1.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y110        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.432%)  route 0.619ns (57.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.619     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y118        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.061%)  route 0.453ns (51.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X61Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y109        FDCE (Setup_fdce_C_D)       -0.219     9.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  8.909    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2861  Failing Endpoints,  Worst Slack       -5.023ns,  Total Violation    -4832.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.023ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 10.742ns (71.203%)  route 4.344ns (28.797%))
  Logic Levels:           28  (CARRY4=23 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X76Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.244 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.244    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.718     8.698    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y157        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X76Y157        FDRE (Setup_fdre_C_D)        0.109     9.221    FM_stage_1/FM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                 -5.023    

Slack (VIOLATED) :        -5.010ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.962ns  (logic 10.868ns (72.638%)  route 4.094ns (27.362%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.009 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.009    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_0
    SLICE_X9Y199         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.232 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.232    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]_i_1__1_n_7
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y199         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[100]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y199         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                 -5.010    

Slack (VIOLATED) :        -5.009ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 10.729ns (71.179%)  route 4.344ns (28.821%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.231 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.231    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.222    FM_stage_1/FM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 -5.009    

Slack (VIOLATED) :        -5.008ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.966ns  (logic 10.890ns (72.765%)  route 4.076ns (27.235%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.824 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.824    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.047 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.047    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y148        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                 -5.008    

Slack (VIOLATED) :        -5.007ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.959ns  (logic 10.865ns (72.632%)  route 4.094ns (27.368%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.229 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.229    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_6
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[97]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                 -5.007    

Slack (VIOLATED) :        -5.005ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 10.887ns (72.760%)  route 4.076ns (27.240%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.044 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.044    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                 -5.005    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.065ns  (logic 10.721ns (71.163%)  route 4.344ns (28.837%))
  Logic Levels:           27  (CARRY4=22 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.698    -0.842    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X75Y138        FDRE                                         r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.423 r  FM_stage_1/FM_BP_sec_1/ii_reg[2]/Q
                         net (fo=15, routed)          0.845     0.422    FM_stage_1/FM_BP_sec_1/ii_reg[2]
    SLICE_X75Y136        LUT6 (Prop_lut6_I4_O)        0.297     0.719 r  FM_stage_1/FM_BP_sec_1/x_sum2_i_43/O
                         net (fo=125, routed)         1.044     1.763    FM_stage_1/FM_BP_sec_1/sel0[2]
    SLICE_X77Y132        MUXF7 (Prop_muxf7_S_O)       0.276     2.039 r  FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16/O
                         net (fo=1, routed)           0.688     2.728    FM_stage_1/FM_BP_sec_1/y_sum2__3_i_16_n_0
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.211     6.939 r  FM_stage_1/FM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.941    FM_stage_1/FM_BP_sec_1/y_sum2__3_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.459 r  FM_stage_1/FM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.945     9.404    FM_stage_1/FM_BP_sec_1/p_2_in[34]
    SLICE_X77Y136        LUT2 (Prop_lut2_I0_O)        0.124     9.528 r  FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.528    FM_stage_1/FM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.078 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    FM_stage_1/FM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.192 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    FM_stage_1/FM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    FM_stage_1/FM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    FM_stage_1/FM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    FM_stage_1/FM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X77Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.756 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_2/O[0]
                         net (fo=2, routed)           0.819    11.575    FM_stage_1/FM_BP_sec_1/y_sum2__5[53]
    SLICE_X76Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695    12.270 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    FM_stage_1/FM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X76Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    FM_stage_1/FM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X76Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    FM_stage_1/FM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X76Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    FM_stage_1/FM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X76Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    FM_stage_1/FM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X76Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    FM_stage_1/FM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X76Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    FM_stage_1/FM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.206    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X76Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    FM_stage_1/FM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X76Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    FM_stage_1/FM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X76Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    FM_stage_1/FM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X76Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    FM_stage_1/FM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X76Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    FM_stage_1/FM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X76Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.223 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.223    FM_stage_1/FM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.719     8.699    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y156        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.109     9.222    FM_stage_1/FM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -4.986ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_4/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 10.844ns (72.594%)  route 4.094ns (27.406%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.810    -0.730    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X15Y187        FDRE                                         r  FM_stage_1/FM_BP_sec_4/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  FM_stage_1/FM_BP_sec_4/index_reg[2]/Q
                         net (fo=18, routed)          0.879     0.569    FM_stage_1/FM_BP_sec_4/index[2]
    SLICE_X15Y187        LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  FM_stage_1/FM_BP_sec_4/x_sum2_i_26__1/O
                         net (fo=125, routed)         0.930     1.794    FM_stage_1/FM_BP_sec_4/sel0[2]
    SLICE_X12Y192        MUXF7 (Prop_muxf7_S_O)       0.292     2.086 r  FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1/O
                         net (fo=1, routed)           0.611     2.697    FM_stage_1/FM_BP_sec_4/y_sum2__3_i_5__1_n_0
    DSP48_X0Y76          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.209     6.906 r  FM_stage_1/FM_BP_sec_4/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.908    FM_stage_1/FM_BP_sec_4/y_sum2__3_n_106
    DSP48_X0Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.426 r  FM_stage_1/FM_BP_sec_4/y_sum2__4/P[17]
                         net (fo=2, routed)           1.060     9.486    FM_stage_1/FM_BP_sec_4/p_2_in[34]
    SLICE_X11Y180        LUT2 (Prop_lut2_I0_O)        0.124     9.610 r  FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1/O
                         net (fo=1, routed)           0.000     9.610    FM_stage_1/FM_BP_sec_4/y_sum[16]_i_9__1_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.160 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    FM_stage_1/FM_BP_sec_4/y_sum_reg[16]_i_2__1_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.274    FM_stage_1/FM_BP_sec_4/y_sum_reg[20]_i_2__1_n_0
    SLICE_X11Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.388    FM_stage_1/FM_BP_sec_4/y_sum_reg[24]_i_2__1_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.502    FM_stage_1/FM_BP_sec_4/y_sum_reg[28]_i_2__1_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.724 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_2__1/O[0]
                         net (fo=2, routed)           0.612    11.336    FM_stage_1/FM_BP_sec_4/y_sum2__5[49]
    SLICE_X9Y182         LUT2 (Prop_lut2_I0_O)        0.299    11.635 r  FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1/O
                         net (fo=1, routed)           0.000    11.635    FM_stage_1/FM_BP_sec_4/y_sum[32]_i_5__1_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.185 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.185    FM_stage_1/FM_BP_sec_4/y_sum_reg[32]_i_1__1_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.299    FM_stage_1/FM_BP_sec_4/y_sum_reg[36]_i_1__1_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.413 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.413    FM_stage_1/FM_BP_sec_4/y_sum_reg[40]_i_1__1_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.527 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.527    FM_stage_1/FM_BP_sec_4/y_sum_reg[44]_i_1__1_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    FM_stage_1/FM_BP_sec_4/y_sum_reg[48]_i_1__1_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.755    FM_stage_1/FM_BP_sec_4/y_sum_reg[52]_i_1__1_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.869    FM_stage_1/FM_BP_sec_4/y_sum_reg[56]_i_1__1_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.983    FM_stage_1/FM_BP_sec_4/y_sum_reg[60]_i_1__1_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.097    FM_stage_1/FM_BP_sec_4/y_sum_reg[64]_i_1__1_n_0
    SLICE_X9Y191         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.211    FM_stage_1/FM_BP_sec_4/y_sum_reg[68]_i_1__1_n_0
    SLICE_X9Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.325 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.325    FM_stage_1/FM_BP_sec_4/y_sum_reg[72]_i_1__1_n_0
    SLICE_X9Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.439 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.439    FM_stage_1/FM_BP_sec_4/y_sum_reg[76]_i_1__1_n_0
    SLICE_X9Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.553    FM_stage_1/FM_BP_sec_4/y_sum_reg[80]_i_1__1_n_0
    SLICE_X9Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.667 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.667    FM_stage_1/FM_BP_sec_4/y_sum_reg[84]_i_1__1_n_0
    SLICE_X9Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.781 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.781    FM_stage_1/FM_BP_sec_4/y_sum_reg[88]_i_1__1_n_0
    SLICE_X9Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.895 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.895    FM_stage_1/FM_BP_sec_4/y_sum_reg[92]_i_1__1_n_0
    SLICE_X9Y198         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.208 r  FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.208    FM_stage_1/FM_BP_sec_4/y_sum_reg[96]_i_1__1_n_4
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.686     8.666    FM_stage_1/FM_BP_sec_4/clk
    SLICE_X9Y198         FDRE                                         r  FM_stage_1/FM_BP_sec_4/y_sum_reg[99]/C
                         clock pessimism              0.569     9.234    
                         clock uncertainty           -0.074     9.160    
    SLICE_X9Y198         FDRE (Setup_fdre_C_D)        0.062     9.222    FM_stage_1/FM_BP_sec_4/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                 -4.986    

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.942ns  (logic 10.866ns (72.721%)  route 4.076ns (27.279%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.621    -0.919    AM_BP_sec_1/clk_in
    SLICE_X12Y132        FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.635     0.234    AM_BP_sec_1/index[0]
    SLICE_X12Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.358 r  AM_BP_sec_1/y_sum2__1_i_53/O
                         net (fo=101, routed)         1.144     1.503    AM_BP_sec_1/y_sum2__1_i_53_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I4_O)        0.124     1.627 r  AM_BP_sec_1/y_sum2__3_i_36/O
                         net (fo=1, routed)           0.000     1.627    AM_BP_sec_1/y_sum2__3_i_36_n_0
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     1.868 r  AM_BP_sec_1/y_sum2__3_i_10/O
                         net (fo=1, routed)           0.702     2.570    AM_BP_sec_1/y_sum2__3_i_10_n_0
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.210     6.780 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.782    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.300 r  AM_BP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           0.999     9.299    AM_BP_sec_1/p_2_in[34]
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.423 r  AM_BP_sec_1/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.423    AM_BP_sec_1/y_sum[16]_i_9_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.956 r  AM_BP_sec_1/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.956    AM_BP_sec_1/y_sum_reg[16]_i_2_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.073 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.190 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.190    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.307 r  AM_BP_sec_1/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.307    AM_BP_sec_1/y_sum_reg[28]_i_2_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.424 r  AM_BP_sec_1/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.424    AM_BP_sec_1/y_sum_reg[32]_i_2_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  AM_BP_sec_1/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.541    AM_BP_sec_1/y_sum_reg[36]_i_2_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  AM_BP_sec_1/y_sum_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.658    AM_BP_sec_1/y_sum_reg[40]_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  AM_BP_sec_1/y_sum_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.775    AM_BP_sec_1/y_sum_reg[44]_i_2_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  AM_BP_sec_1/y_sum_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.892    AM_BP_sec_1/y_sum_reg[48]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  AM_BP_sec_1/y_sum_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.009    AM_BP_sec_1/y_sum_reg[52]_i_2_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  AM_BP_sec_1/y_sum_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.126    AM_BP_sec_1/y_sum_reg[56]_i_2_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.243 r  AM_BP_sec_1/y_sum_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.243    AM_BP_sec_1/y_sum_reg[60]_i_2_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.360 r  AM_BP_sec_1/y_sum_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.360    AM_BP_sec_1/y_sum_reg[64]_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  AM_BP_sec_1/y_sum_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.477    AM_BP_sec_1/y_sum_reg[68]_i_2_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  AM_BP_sec_1/y_sum_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.594    AM_BP_sec_1/y_sum_reg[72]_i_2_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  AM_BP_sec_1/y_sum_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.711    AM_BP_sec_1/y_sum_reg[76]_i_2_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.930 r  AM_BP_sec_1/y_sum_reg[80]_i_2/O[0]
                         net (fo=2, routed)           0.593    12.523    AM_BP_sec_1/y_sum2__5[97]
    SLICE_X11Y143        LUT2 (Prop_lut2_I0_O)        0.295    12.818 r  AM_BP_sec_1/y_sum[80]_i_5/O
                         net (fo=1, routed)           0.000    12.818    AM_BP_sec_1/y_sum[80]_i_5_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.368 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.368    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.482 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.482    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.596 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.596    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X11Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.710 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.710    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X11Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.023 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.023    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.512     8.491    AM_BP_sec_1/clk_in
    SLICE_X11Y147        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.062     9.039    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.980ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.071ns  (logic 10.805ns (71.695%)  route 4.266ns (28.305%))
  Logic Levels:           30  (CARRY4=23 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 8.637 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.609    -0.931    AM_BP_sec_3/clk_in
    SLICE_X53Y145        FDSE                                         r  AM_BP_sec_3/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDSE (Prop_fdse_C_Q)         0.456    -0.475 r  AM_BP_sec_3/ii_reg[0]/Q
                         net (fo=4, routed)           0.804     0.328    AM_BP_sec_3/ii_reg[0]
    SLICE_X53Y147        LUT4 (Prop_lut4_I0_O)        0.124     0.452 r  AM_BP_sec_3/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.059     1.511    AM_BP_sec_3/y_sum2__1_i_52_n_0
    SLICE_X53Y144        LUT6 (Prop_lut6_I2_O)        0.124     1.635 r  AM_BP_sec_3/y_sum2__3_i_45/O
                         net (fo=1, routed)           0.000     1.635    AM_BP_sec_3/y_sum2__3_i_45_n_0
    SLICE_X53Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     1.852 r  AM_BP_sec_3/y_sum2__3_i_14/O
                         net (fo=1, routed)           0.813     2.665    AM_BP_sec_3/y_sum2__3_i_14_n_0
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.211     6.876 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.878    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.396 r  AM_BP_sec_3/y_sum2__4/P[17]
                         net (fo=2, routed)           0.990     9.386    AM_BP_sec_3/p_2_in[34]
    SLICE_X57Y144        LUT2 (Prop_lut2_I0_O)        0.124     9.510 r  AM_BP_sec_3/y_sum[16]_i_9/O
                         net (fo=1, routed)           0.000     9.510    AM_BP_sec_3/y_sum[16]_i_9_n_0
    SLICE_X57Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.060 r  AM_BP_sec_3/y_sum_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.060    AM_BP_sec_3/y_sum_reg[16]_i_2_n_0
    SLICE_X57Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  AM_BP_sec_3/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.174    AM_BP_sec_3/y_sum_reg[20]_i_2_n_0
    SLICE_X57Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  AM_BP_sec_3/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    AM_BP_sec_3/y_sum_reg[24]_i_2_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  AM_BP_sec_3/y_sum_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    AM_BP_sec_3/y_sum_reg[28]_i_2_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  AM_BP_sec_3/y_sum_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    AM_BP_sec_3/y_sum_reg[32]_i_2_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  AM_BP_sec_3/y_sum_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.631    AM_BP_sec_3/y_sum_reg[36]_i_2_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  AM_BP_sec_3/y_sum_reg[40]_i_2/O[0]
                         net (fo=2, routed)           0.598    11.451    AM_BP_sec_3/y_sum2__5[57]
    SLICE_X56Y150        LUT2 (Prop_lut2_I0_O)        0.299    11.750 r  AM_BP_sec_3/y_sum[40]_i_5/O
                         net (fo=1, routed)           0.000    11.750    AM_BP_sec_3/y_sum[40]_i_5_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.283 r  AM_BP_sec_3/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.283    AM_BP_sec_3/y_sum_reg[40]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.400 r  AM_BP_sec_3/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.400    AM_BP_sec_3/y_sum_reg[44]_i_1_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.517 r  AM_BP_sec_3/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    AM_BP_sec_3/y_sum_reg[48]_i_1_n_0
    SLICE_X56Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.634 r  AM_BP_sec_3/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.634    AM_BP_sec_3/y_sum_reg[52]_i_1_n_0
    SLICE_X56Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.751 r  AM_BP_sec_3/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.751    AM_BP_sec_3/y_sum_reg[56]_i_1_n_0
    SLICE_X56Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.868 r  AM_BP_sec_3/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.868    AM_BP_sec_3/y_sum_reg[60]_i_1_n_0
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.985 r  AM_BP_sec_3/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.985    AM_BP_sec_3/y_sum_reg[64]_i_1_n_0
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.102 r  AM_BP_sec_3/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.102    AM_BP_sec_3/y_sum_reg[68]_i_1_n_0
    SLICE_X56Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.219 r  AM_BP_sec_3/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.219    AM_BP_sec_3/y_sum_reg[72]_i_1_n_0
    SLICE_X56Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.336 r  AM_BP_sec_3/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.336    AM_BP_sec_3/y_sum_reg[76]_i_1_n_0
    SLICE_X56Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.453 r  AM_BP_sec_3/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    AM_BP_sec_3/y_sum_reg[80]_i_1_n_0
    SLICE_X56Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.570 r  AM_BP_sec_3/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.570    AM_BP_sec_3/y_sum_reg[84]_i_1_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.687 r  AM_BP_sec_3/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    AM_BP_sec_3/y_sum_reg[88]_i_1_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.804 r  AM_BP_sec_3/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.804    AM_BP_sec_3/y_sum_reg[92]_i_1_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.921 r  AM_BP_sec_3/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.921    AM_BP_sec_3/y_sum_reg[96]_i_1_n_0
    SLICE_X56Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.140 r  AM_BP_sec_3/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.140    AM_BP_sec_3/y_sum_reg[100]_i_1_n_7
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.657     8.637    AM_BP_sec_3/clk_in
    SLICE_X56Y165        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.488     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X56Y165        FDRE (Setup_fdre_C_D)        0.109     9.160    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                 -4.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.110%)  route 0.158ns (52.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X35Y64         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.299    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[34]
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y65         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X30Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.305    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][34]_srl32
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.011 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_7
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]/C
                         clock pessimism              0.504    -0.228    
                         clock uncertainty            0.074    -0.154    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.020    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y59         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.364    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[25]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/CLK
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.374    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X44Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.373    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[6]
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X42Y81         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X42Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.385    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/y_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.704%)  route 0.162ns (28.296%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AM_BP_sec_2/clk_in
    SLICE_X10Y148        FDRE                                         r  AM_BP_sec_2/y_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AM_BP_sec_2/y_sum_reg[3]/Q
                         net (fo=3, routed)           0.162    -0.269    AM_BP_sec_2/y_sum_reg[3]
    SLICE_X10Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.224 r  AM_BP_sec_2/y_sum[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.224    AM_BP_sec_2/y_sum[0]_i_3_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.115 r  AM_BP_sec_2/y_sum_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    AM_BP_sec_2/y_sum_reg[0]_i_2_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.075 r  AM_BP_sec_2/y_sum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.074    AM_BP_sec_2/y_sum_reg[4]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.021 r  AM_BP_sec_2/y_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.021    AM_BP_sec_2/y_sum_reg[8]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.927    -0.746    AM_BP_sec_2/clk_in
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_2/y_sum_reg[8]/C
                         clock pessimism              0.504    -0.242    
                         clock uncertainty            0.074    -0.168    
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.134    -0.034    AM_BP_sec_2/y_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/aclk
    SLICE_X35Y82         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[2].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.316    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y80         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.331    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.592    -0.572    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y148        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[67]/Q
                         net (fo=2, routed)           0.149    -0.259    FM_stage_1/FM_BP_sec_1/y_sum_reg[67]
    SLICE_X76Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    FM_stage_1/FM_BP_sec_1/y_sum[64]_i_3_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.105    FM_stage_1/FM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    FM_stage_1/FM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.002 r  FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.002    FM_stage_1/FM_BP_sec_1/y_sum_reg[72]_i_1_n_5
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.941    -0.732    FM_stage_1/FM_BP_sec_1/clk_in
    SLICE_X76Y150        FDRE                                         r  FM_stage_1/FM_BP_sec_1/y_sum_reg[74]/C
                         clock pessimism              0.504    -0.228    
                         clock uncertainty            0.074    -0.154    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134    -0.020    FM_stage_1/FM_BP_sec_1/y_sum_reg[74]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.567    -0.597    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[33]
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y62         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X30Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.377    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X45Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.304    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[6]
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y87         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X42Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.568    -0.596    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X39Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.355    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/first_q[8]
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/aclk
    SLICE_X38Y96         SRLC32E                                      r  fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17/CLK
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.379    fft_mag_i/cordic_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl17
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -4.066ns,  Total Violation     -156.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.066ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.825%)  route 3.332ns (85.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          2.019   170.792    xvga1/hcount_out[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.916 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.313   172.229    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.229    
  -------------------------------------------------------------------
                         slack                                 -4.066    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.544ns  (logic 0.743ns (20.965%)  route 2.801ns (79.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.324   170.611 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.254   171.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768   167.961    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.961    
                         arrival time                        -171.866    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.735ns  (logic 0.580ns (15.527%)  route 3.155ns (84.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.905   170.682    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124   170.806 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.250   172.056    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.056    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.887ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.730ns  (logic 0.580ns (15.552%)  route 3.150ns (84.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.910   170.687    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.811 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.239   172.050    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.050    
  -------------------------------------------------------------------
                         slack                                 -3.887    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.695ns  (logic 0.642ns (17.375%)  route 3.053ns (82.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518   168.840 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.779   170.619    xvga1/hcount_out[4]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124   170.743 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.274   172.017    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -172.017    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.832ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.674ns  (logic 0.580ns (15.786%)  route 3.094ns (84.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.716   170.493    xvga1/hcount_out[7]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.124   170.617 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.378   171.995    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.995    
  -------------------------------------------------------------------
                         slack                                 -3.832    

Slack (VIOLATED) :        -3.790ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.632ns  (logic 0.642ns (17.674%)  route 2.990ns (82.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X14Y103        FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518   168.839 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          1.845   170.684    xvga1/hcount_out[5]
    SLICE_X40Y93         LUT6 (Prop_lut6_I3_O)        0.124   170.808 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.145   171.953    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.953    
  -------------------------------------------------------------------
                         slack                                 -3.790    

Slack (VIOLATED) :        -3.755ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.601ns  (logic 0.580ns (16.107%)  route 3.021ns (83.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X29Y105        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=33, routed)          1.659   170.432    xvga1/hcount_out[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.556 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.362   171.918    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.918    
  -------------------------------------------------------------------
                         slack                                 -3.755    

Slack (VIOLATED) :        -3.669ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        4.060ns  (logic 1.958ns (48.225%)  route 2.102ns (51.775%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 168.482 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 168.316 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.625   168.316    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.456   168.772 r  is_fast_reg/Q
                         net (fo=13, routed)          1.233   170.005    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.124   170.129 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000   170.129    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.642 r  adjust_frequency/center_frequency_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.642    adjust_frequency/center_frequency_out_reg[3]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.759 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.759    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.876 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.876    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.993 r  adjust_frequency/center_frequency_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.993    adjust_frequency/center_frequency_out_reg[15]_i_2_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   171.212 r  adjust_frequency/center_frequency_out_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.869   172.081    adjust_frequency/in6[16]
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.295   172.376 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.376    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.503   168.482    adjust_frequency/clk_out1
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.877    
                         clock uncertainty           -0.199   168.678    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)        0.029   168.707    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.707    
                         arrival time                        -172.376    
  -------------------------------------------------------------------
                         slack                                 -3.669    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.490ns  (logic 0.715ns (20.489%)  route 2.775ns (79.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT4 (Prop_lut4_I0_O)        0.296   170.583 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.228   171.811    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.199   168.729    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.163    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.163    
                         arrival time                        -171.811    
  -------------------------------------------------------------------
                         slack                                 -3.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.564%)  route 0.580ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.123    vsync_synchronize/vsync
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    vsync_synchronize/clk_out1
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.199    -0.076    
    SLICE_X30Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.041    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.240%)  route 0.650ns (77.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.650     0.192    adjust_frequency/is_fast
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.045     0.237 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.015    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.135%)  route 0.899ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.469     0.012    xvga1/hcount_out[6]
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.057 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.430     0.487    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.147    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.361ns (32.871%)  route 0.737ns (67.129%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.472     0.014    adjust_frequency/is_fast
    SLICE_X12Y107        LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.059    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.123 r  adjust_frequency/center_frequency_out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.265     0.388    adjust_frequency/in6[7]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.111     0.499 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.499    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121     0.043    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.166%)  route 1.040ns (84.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.511     0.058    xvga1/hcount_out[8]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.103 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.529     0.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.147    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.361ns (32.680%)  route 0.744ns (67.320%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.464     0.006    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  adjust_frequency/center_frequency_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.051    adjust_frequency/center_frequency_out[3]_i_4_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.115 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.279     0.394    adjust_frequency/in6[3]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.111     0.505 r  adjust_frequency/center_frequency_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.505    adjust_frequency/center_frequency_out0_in[3]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.015    adjust_frequency/center_frequency_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.359ns (31.548%)  route 0.779ns (68.452%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.480     0.022    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.067 r  adjust_frequency/center_frequency_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.067    adjust_frequency/center_frequency_out[3]_i_5_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.132 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.299     0.431    adjust_frequency/in6[2]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.539 r  adjust_frequency/center_frequency_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.539    adjust_frequency/center_frequency_out0_in[2]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.043    adjust_frequency/center_frequency_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.189ns (15.806%)  route 1.007ns (84.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.569    -0.595    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          0.465     0.011    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.048     0.059 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.541     0.601    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.121     0.085    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.605%)  route 1.088ns (85.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          0.600     0.143    xvga1/hcount_out[3]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.188 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.488     0.675    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.199    -0.036    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.147    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.399ns (33.647%)  route 0.787ns (66.353%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.504     0.046    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.091 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000     0.091    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.196 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.479    adjust_frequency/in6[1]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.587 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.587    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.199    -0.078    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.120     0.042    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.545    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.491ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.242ns  (logic 0.478ns (38.483%)  route 0.764ns (61.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.764     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y110        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 31.491    

Slack (MET) :             31.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.412ns  (logic 0.518ns (36.695%)  route 0.894ns (63.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X84Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.894     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y118        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 31.493    

Slack (MET) :             31.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.048ns  (logic 0.478ns (45.616%)  route 0.570ns (54.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.570     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y118        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 31.685    

Slack (MET) :             31.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.729%)  route 0.591ns (55.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X84Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X84Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y116        FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 31.712    

Slack (MET) :             31.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.537%)  route 0.727ns (61.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.727     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y117        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 31.758    

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.201%)  route 0.628ns (54.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.628     1.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 31.807    

Slack (MET) :             31.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.120ns  (logic 0.518ns (46.232%)  route 0.602ns (53.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.602     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 31.837    

Slack (MET) :             31.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.797%)  route 0.585ns (56.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y110        FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 31.914    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -4.065ns,  Total Violation     -156.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.825%)  route 3.332ns (85.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          2.019   170.792    xvga1/hcount_out[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.916 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.313   172.229    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.229    
  -------------------------------------------------------------------
                         slack                                 -4.065    

Slack (VIOLATED) :        -3.903ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.544ns  (logic 0.743ns (20.965%)  route 2.801ns (79.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.324   170.611 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.254   171.866    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768   167.962    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.962    
                         arrival time                        -171.866    
  -------------------------------------------------------------------
                         slack                                 -3.903    

Slack (VIOLATED) :        -3.892ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.735ns  (logic 0.580ns (15.527%)  route 3.155ns (84.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.905   170.682    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124   170.806 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.250   172.056    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.056    
  -------------------------------------------------------------------
                         slack                                 -3.892    

Slack (VIOLATED) :        -3.886ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.730ns  (logic 0.580ns (15.552%)  route 3.150ns (84.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.910   170.687    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.811 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.239   172.050    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.050    
  -------------------------------------------------------------------
                         slack                                 -3.886    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.695ns  (logic 0.642ns (17.375%)  route 3.053ns (82.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518   168.840 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          1.779   170.619    xvga1/hcount_out[4]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124   170.743 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.274   172.017    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -172.017    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.830ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.674ns  (logic 0.580ns (15.786%)  route 3.094ns (84.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.456   168.777 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.716   170.493    xvga1/hcount_out[7]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.124   170.617 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.378   171.995    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.995    
  -------------------------------------------------------------------
                         slack                                 -3.830    

Slack (VIOLATED) :        -3.789ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.632ns  (logic 0.642ns (17.674%)  route 2.990ns (82.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 168.321 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.630   168.321    xvga1/clk_out2
    SLICE_X14Y103        FDRE                                         r  xvga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518   168.839 r  xvga1/hcount_out_reg[5]/Q
                         net (fo=24, routed)          1.845   170.684    xvga1/hcount_out[5]
    SLICE_X40Y93         LUT6 (Prop_lut6_I3_O)        0.124   170.808 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.145   171.953    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.953    
  -------------------------------------------------------------------
                         slack                                 -3.789    

Slack (VIOLATED) :        -3.753ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.601ns  (logic 0.580ns (16.107%)  route 3.021ns (83.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 168.317 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.626   168.317    xvga1/clk_out2
    SLICE_X29Y105        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   168.773 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=33, routed)          1.659   170.432    xvga1/hcount_out[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124   170.556 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.362   171.918    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.918    
  -------------------------------------------------------------------
                         slack                                 -3.753    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        4.060ns  (logic 1.958ns (48.225%)  route 2.102ns (51.775%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 168.482 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 168.316 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.625   168.316    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.456   168.772 r  is_fast_reg/Q
                         net (fo=13, routed)          1.233   170.005    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.124   170.129 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000   170.129    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.642 r  adjust_frequency/center_frequency_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.642    adjust_frequency/center_frequency_out_reg[3]_i_2_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.759 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.759    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.876 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.876    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.993 r  adjust_frequency/center_frequency_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.993    adjust_frequency/center_frequency_out_reg[15]_i_2_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   171.212 r  adjust_frequency/center_frequency_out_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.869   172.081    adjust_frequency/in6[16]
    SLICE_X15Y114        LUT3 (Prop_lut3_I0_O)        0.295   172.376 r  adjust_frequency/center_frequency_out[16]_i_1/O
                         net (fo=1, routed)           0.000   172.376    adjust_frequency/center_frequency_out0_in[16]
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.503   168.482    adjust_frequency/clk_out1
    SLICE_X15Y114        FDRE                                         r  adjust_frequency/center_frequency_out_reg[16]/C
                         clock pessimism              0.395   168.877    
                         clock uncertainty           -0.198   168.679    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)        0.029   168.708    adjust_frequency/center_frequency_out_reg[16]
  -------------------------------------------------------------------
                         required time                        168.708    
                         arrival time                        -172.376    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.647ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.490ns  (logic 0.715ns (20.489%)  route 2.775ns (79.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 168.533 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 168.322 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631   168.322    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.419   168.741 r  xvga1/hcount_out_reg[9]/Q
                         net (fo=17, routed)          1.547   170.287    xvga1/hcount[9]
    SLICE_X41Y95         LUT4 (Prop_lut4_I0_O)        0.296   170.583 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.228   171.811    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.554   168.533    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.928    
                         clock uncertainty           -0.198   168.730    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566   168.164    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.164    
                         arrival time                        -171.811    
  -------------------------------------------------------------------
                         slack                                 -3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.564%)  route 0.580ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.580     0.123    vsync_synchronize/vsync
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.841    -0.832    vsync_synchronize/clk_out1
    SLICE_X30Y91         SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X30Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.040    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.240%)  route 0.650ns (77.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.650     0.192    adjust_frequency/is_fast
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.045     0.237 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.013    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.135%)  route 0.899ns (82.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          0.469     0.012    xvga1/hcount_out[6]
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.057 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.430     0.487    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.361ns (32.871%)  route 0.737ns (67.129%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.472     0.014    adjust_frequency/is_fast
    SLICE_X12Y107        LUT2 (Prop_lut2_I0_O)        0.045     0.059 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000     0.059    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.123 r  adjust_frequency/center_frequency_out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.265     0.388    adjust_frequency/in6[7]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.111     0.499 r  adjust_frequency/center_frequency_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.499    adjust_frequency/center_frequency_out0_in[7]
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y108         FDRE                                         r  adjust_frequency/center_frequency_out_reg[7]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.121     0.041    adjust_frequency/center_frequency_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.186ns (15.166%)  route 1.040ns (84.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.511     0.058    xvga1/hcount_out[8]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.103 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.529     0.632    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.361ns (32.680%)  route 0.744ns (67.320%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.464     0.006    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  adjust_frequency/center_frequency_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.051    adjust_frequency/center_frequency_out[3]_i_4_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.115 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.279     0.394    adjust_frequency/in6[3]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.111     0.505 r  adjust_frequency/center_frequency_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.505    adjust_frequency/center_frequency_out0_in[3]
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.840    -0.833    adjust_frequency/clk_out1
    SLICE_X9Y106         FDRE                                         r  adjust_frequency/center_frequency_out_reg[3]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     0.013    adjust_frequency/center_frequency_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.359ns (31.548%)  route 0.779ns (68.452%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.480     0.022    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.067 r  adjust_frequency/center_frequency_out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.067    adjust_frequency/center_frequency_out[3]_i_5_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.132 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.299     0.431    adjust_frequency/in6[2]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.539 r  adjust_frequency/center_frequency_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.539    adjust_frequency/center_frequency_out0_in[2]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[2]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.121     0.041    adjust_frequency/center_frequency_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.189ns (15.806%)  route 1.007ns (84.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.569    -0.595    xvga1/clk_out2
    SLICE_X15Y103        FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          0.465     0.011    xvga1/hcount_out[7]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.048     0.059 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.541     0.601    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.121     0.084    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.605%)  route 1.088ns (85.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X28Y105        FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          0.600     0.143    xvga1/hcount_out[3]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.188 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.488     0.675    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.881    -0.792    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.198    -0.037    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.146    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.399ns (33.647%)  route 0.787ns (66.353%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  is_fast_reg/Q
                         net (fo=13, routed)          0.504     0.046    adjust_frequency/is_fast
    SLICE_X12Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.091 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000     0.091    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.196 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.479    adjust_frequency/in6[1]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.108     0.587 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.587    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.839    -0.834    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.198    -0.080    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.120     0.040    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.546    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          473  Failing Endpoints,  Worst Slack       -5.514ns,  Total Violation    -2091.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.984ns  (logic 3.099ns (51.792%)  route 2.885ns (48.208%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.072 r  adjust_frequency/current_freq_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.072    fft_histogram/current_freq_reg[18]_2[1]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -35.072    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.410ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.880ns  (logic 2.995ns (50.939%)  route 2.885ns (49.061%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.968 r  adjust_frequency/current_freq_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.968    fft_histogram/current_freq_reg[18]_2[0]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[17]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.968    
  -------------------------------------------------------------------
                         slack                                 -5.410    

Slack (VIOLATED) :        -5.396ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.867ns  (logic 2.982ns (50.830%)  route 2.885ns (49.170%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.955 r  adjust_frequency/current_freq_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.955    fft_histogram/current_freq_reg[16]_0[1]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[14]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.955    
  -------------------------------------------------------------------
                         slack                                 -5.396    

Slack (VIOLATED) :        -5.388ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.859ns  (logic 2.974ns (50.763%)  route 2.885ns (49.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.947 r  adjust_frequency/current_freq_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.947    fft_histogram/current_freq_reg[16]_0[3]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[16]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.947    
  -------------------------------------------------------------------
                         slack                                 -5.388    

Slack (VIOLATED) :        -5.348ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.770ns  (logic 2.761ns (47.852%)  route 3.009ns (52.148%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.251 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  fft_histogram/current_position_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.636    fft_histogram/current_position_reg[8]_i_1_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    34.859 r  fft_histogram/current_position_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.859    fft_histogram/current_position_reg[9]_i_1_n_7
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    29.251    fft_histogram/clk_out2
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/C
                         clock pessimism              0.395    29.647    
                         clock uncertainty           -0.198    29.448    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)        0.062    29.510    fft_histogram/current_position_reg[9]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                         -34.859    
  -------------------------------------------------------------------
                         slack                                 -5.348    

Slack (VIOLATED) :        -5.344ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.767ns  (logic 2.758ns (47.825%)  route 3.009ns (52.175%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.856 r  fft_histogram/current_position_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.856    fft_histogram/current_position_reg[8]_i_1_n_6
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.511    fft_histogram/current_position_reg[6]
  -------------------------------------------------------------------
                         required time                         29.511    
                         arrival time                         -34.856    
  -------------------------------------------------------------------
                         slack                                 -5.344    

Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.746ns  (logic 2.737ns (47.634%)  route 3.009ns (52.366%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.835 r  fft_histogram/current_position_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.835    fft_histogram/current_position_reg[8]_i_1_n_4
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.511    fft_histogram/current_position_reg[8]
  -------------------------------------------------------------------
                         required time                         29.511    
                         arrival time                         -34.835    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.312ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.783ns  (logic 2.898ns (50.116%)  route 2.885ns (49.884%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.871 r  adjust_frequency/current_freq_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.871    fft_histogram/current_freq_reg[16]_0[2]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[15]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.871    
  -------------------------------------------------------------------
                         slack                                 -5.312    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.763ns  (logic 2.878ns (49.943%)  route 2.885ns (50.057%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.851 r  adjust_frequency/current_freq_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.851    fft_histogram/current_freq_reg[16]_0[0]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[13]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.851    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.278ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.750ns  (logic 2.865ns (49.830%)  route 2.885ns (50.170%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 29.254 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.838 r  adjust_frequency/current_freq_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.838    fft_histogram/current_freq_reg[12]_0[1]
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    29.254    fft_histogram/clk_out2
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/C
                         clock pessimism              0.395    29.650    
                         clock uncertainty           -0.198    29.451    
    SLICE_X14Y110        FDRE (Setup_fdre_C_D)        0.109    29.560    fft_histogram/current_freq_reg[10]
  -------------------------------------------------------------------
                         required time                         29.560    
                         arrival time                         -34.838    
  -------------------------------------------------------------------
                         slack                                 -5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_7_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.409ns (65.097%)  route 0.219ns (34.903%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    xvga1/clkb
    SLICE_X52Y94         FDRE                                         r  xvga1/pixel[0]_i_7_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/pixel[0]_i_7_psbram/Q
                         net (fo=2, routed)           0.164    -0.296    xvga1/doutb[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  xvga1/pixel[0]_i_7/O
                         net (fo=1, routed)           0.056    -0.195    xvga1/pixel[0]_i_7_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.048 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.048    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.028 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.028    fft_histogram/D[0]
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.083    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     0.008    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.308%)  route 0.553ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.553     0.094    encoder3_sw_db
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.075    -0.009    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.260%)  route 0.581ns (75.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.581     0.122    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.045     0.167 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.167    encoder3_sw_debounce_n_0
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.091     0.007    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.934%)  route 0.591ns (76.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y95         FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.591     0.139    my_trigger/sample_offset[10]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.184 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[10]_1
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.959%)  route 0.590ns (76.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.572    -0.592    AD9220/clk_out1
    SLICE_X29Y93         FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.590     0.139    my_trigger/sample_offset[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.184 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[3]_1
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091     0.014    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.741%)  route 0.597ns (76.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.597     0.144    my_trigger/sample_offset[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/past_signal_reg[7]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.793%)  route 0.596ns (76.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.596     0.142    my_buffer/sample_offset[5]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  my_buffer/data_to_frame1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    my_buffer/data_to_frame10_in[5]
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.078    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.711%)  route 0.633ns (77.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.633     0.181    my_trigger/sample_offset[4]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[4]_1
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121     0.044    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.489%)  route 0.606ns (76.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    condition_AM_for_DAC/clk
    SLICE_X31Y96         FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.606     0.154    my_trigger/audio_out[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[8]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.384%)  route 0.609ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.609     0.157    my_buffer/sample_offset[4]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/data_to_frame10_in[4]
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.078    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 8.162ns (53.682%)  route 7.042ns (46.318%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.354    13.680 r  xvga1/rgb[1]_i_3/O
                         net (fo=1, routed)           0.283    13.963    xvga1/rgb[1]_i_3_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.332    14.295 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.295    xvga1_n_59
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.079    14.350    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.032    14.382    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.129ns  (logic 7.926ns (52.388%)  route 7.203ns (47.612%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.025    13.326    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.326    13.652 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.444    14.096    xvga1/rgb[0]_i_2_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I4_O)        0.124    14.220 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.220    xvga1_n_60
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    13.870    clk_65mhz
    SLICE_X28Y102        FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.560    14.430    
                         clock uncertainty           -0.079    14.350    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.029    14.379    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 7.802ns (51.716%)  route 7.284ns (48.284%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           1.550    13.851    xvga1/plot/pixel_out_triggerline0
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.326    14.177 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.177    xvga1_n_55
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.077    14.424    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.933ns  (logic 7.926ns (53.076%)  route 7.007ns (46.925%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.659    13.900    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.024 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.024    xvga1_n_56
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.426    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.923ns  (logic 7.926ns (53.111%)  route 6.997ns (46.889%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.649    13.890    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.124    14.014 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.014    xvga1_n_57
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.079    14.426    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.801ns  (logic 7.926ns (53.551%)  route 6.875ns (46.449%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.631    -0.909    my_trigger/clk_out2
    SLICE_X10Y105        FDSE                                         r  my_trigger/height_out_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDSE (Prop_fdse_C_Q)         0.478    -0.431 f  my_trigger/height_out_signal_reg[8]/Q
                         net (fo=45, routed)          1.487     1.055    my_trigger/height_out_signal_reg[8]_0
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.295     1.350 r  my_trigger/scaled_trigger_height1_i_10/O
                         net (fo=1, routed)           0.000     1.350    plot/scaled_trigger_height1_3[0]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.882 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.882    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.104 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.733     2.837    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.853 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           1.150     8.003    plot/scaled_trigger_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.127 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.608     8.735    plot/rgb[11]_i_38_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.330 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.330    plot/rgb_reg[11]_i_27_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.549 r  plot/rgb_reg[11]_i_26/O[0]
                         net (fo=1, routed)           0.623    10.172    xvga1/rgb_reg[11]_i_9_1[4]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.295    10.467 r  xvga1/rgb[11]_i_19/O
                         net (fo=1, routed)           0.000    10.467    xvga1/rgb[11]_i_19_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.017 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.134    12.151    xvga1/plot/pixel_out_triggerline2
    SLICE_X15Y102        LUT2 (Prop_lut2_I1_O)        0.150    12.301 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.615    12.915    xvga1/plot/pixel_out_triggerline0
    SLICE_X28Y102        LUT3 (Prop_lut3_I1_O)        0.326    13.241 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.526    13.768    xvga1/rgb[11]_i_3_n_0
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    13.892    xvga1_n_58
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    13.867    clk_65mhz
    SLICE_X38Y101        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.427    
                         clock uncertainty           -0.079    14.347    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.081    14.428    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.170ns  (logic 7.392ns (52.167%)  route 6.778ns (47.833%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 13.889 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.638    -0.902    my_buffer/clk_out2
    SLICE_X39Y92         FDRE                                         r  my_buffer/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.483 f  my_buffer/signal_out_reg[8]/Q
                         net (fo=2, routed)           1.324     0.841    plot/signal_in[8]
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.296     1.137 r  plot/scaled_signal_height1_i_18/O
                         net (fo=1, routed)           0.000     1.137    plot/scaled_signal_height1_i_18_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.669 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.669    plot/scaled_signal_height1_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.891 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          2.079     3.970    plot/A_0[22]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.986 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.144     9.130    plot/scaled_signal_height1_n_94
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.254 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.580     9.835    plot/p_0_in[0]
    SLICE_X14Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.430 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.430    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.649 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.652    11.300    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X15Y92         LUT6 (Prop_lut6_I2_O)        0.295    11.595 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    11.595    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.145 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.999    13.144    xvga1/pixel_out_function_reg[0][0]
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    13.268 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    13.268    plot/pixel_out_function_reg[0]_0
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.525    13.889    plot/clk_out2
    SLICE_X14Y98         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.559    14.449    
                         clock uncertainty           -0.079    14.369    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.077    14.446    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 2.025ns (18.684%)  route 8.813ns (81.316%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.485     9.327    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.451 r  my_buffer/counter[11]_i_2/O
                         net (fo=12, routed)          0.495     9.946    my_buffer/counter
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.514    13.878    my_buffer/clk_out2
    SLICE_X32Y84         FDRE                                         r  my_buffer/counter_reg[0]/C
                         clock pessimism              0.559    14.438    
                         clock uncertainty           -0.079    14.358    
    SLICE_X32Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.153    my_buffer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[2]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.156    my_buffer/frame2_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 2.025ns (18.690%)  route 8.809ns (81.310%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.648    -0.892    my_trigger/clk_out2
    SLICE_X10Y98         FDRE                                         r  my_trigger/height_out_audio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  my_trigger/height_out_audio_reg[6]/Q
                         net (fo=44, routed)          1.595     1.221    my_trigger/height_out_audio_reg[6]_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     1.345 r  my_trigger/scaled_trigger_height1__0_i_6/O
                         net (fo=24, routed)          2.712     4.057    my_trigger/trigger_adjust[5]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  my_trigger/FSM_sequential_state[3]_i_301/O
                         net (fo=1, routed)           0.000     4.181    my_trigger/FSM_sequential_state[3]_i_301_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.582 r  my_trigger/FSM_sequential_state_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000     4.582    my_trigger/FSM_sequential_state_reg[3]_i_221_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.739 r  my_trigger/FSM_sequential_state_reg[3]_i_126/CO[1]
                         net (fo=1, routed)           1.111     5.850    my_buffer/FSM_sequential_state[3]_i_13_3[0]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.329     6.179 f  my_buffer/FSM_sequential_state[3]_i_45/O
                         net (fo=1, routed)           2.105     8.284    AD9220/write_frame2_i_3_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.408 f  AD9220/FSM_sequential_state[3]_i_13/O
                         net (fo=3, routed)           0.309     8.717    AD9220/FSM_sequential_state[3]_i_45
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.841 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.608     9.449    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.573 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.370     9.943    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.517    13.881    my_buffer/clk_out2
    SLICE_X33Y88         FDRE                                         r  my_buffer/frame2_addr_reg[3]/C
                         clock pessimism              0.559    14.441    
                         clock uncertainty           -0.079    14.361    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.156    my_buffer/frame2_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X32Y102        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.065    -0.392    blank
    SLICE_X32Y102        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.837    -0.836    clk_65mhz
    SLICE_X32Y102        FDRE                                         r  b_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.079    -0.519    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.075    -0.444    b_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.566    -0.598    xvga1/clk_out2
    SLICE_X29Y104        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.068    -0.389    vsync
    SLICE_X29Y104        FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.836    -0.837    clk_65mhz
    SLICE_X29Y104        FDRE                                         r  vs_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.079    -0.519    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.075    -0.444    vs_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_buffer/FSM_sequential_state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    my_buffer/clk_out2
    SLICE_X35Y93         FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  my_buffer/FSM_sequential_state_reg[0]_rep/Q
                         net (fo=114, routed)         0.089    -0.364    my_buffer/FSM_sequential_state_reg[0]_rep_0
    SLICE_X34Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  my_buffer/past_signal3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    my_buffer/past_signal3[3]_i_1_n_0
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal3_reg[3]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.079    -0.502    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121    -0.381    my_buffer/past_signal3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.568    -0.596    my_buffer/clk_out2
    SLICE_X39Y95         FDRE                                         r  my_buffer/past_signal15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  my_buffer/past_signal15_reg[7]/Q
                         net (fo=3, routed)           0.101    -0.354    my_buffer/past_signal15_reg[7]_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  my_buffer/past_signal16[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    my_buffer/past_signal16[7]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X38Y95         FDRE                                         r  my_buffer/past_signal16_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.120    -0.384    my_buffer/past_signal16_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.205%)  route 0.311ns (59.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.311    -0.119    my_buffer/past_signal19_reg[0]_3
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.074 r  my_buffer/past_signal6[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    my_buffer/past_signal6[1]_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal6_reg[1]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.079    -0.242    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092    -0.150    my_buffer/past_signal6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.999%)  route 0.129ns (41.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.573    -0.591    my_buffer/clk_out2
    SLICE_X29Y99         FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.321    my_buffer/past_signal11_reg[8]_0
    SLICE_X30Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.355    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_histogram/current_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/current_freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.565    -0.599    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_histogram/current_freq_reg[0]/Q
                         net (fo=4, routed)           0.070    -0.365    fft_histogram/current_freq_reg[17]_0[0]
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X14Y114        FDRE                                         r  fft_histogram/current_freq_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.079    -0.520    
    SLICE_X14Y114        FDRE (Hold_fdre_C_D)         0.059    -0.461    fft_histogram/current_freq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    xvga1/clk_out2
    SLICE_X15Y101        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=28, routed)          0.125    -0.328    xvga1/hcount_out[0]
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.045    -0.283 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    xvga1/p_0_in[4]
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    xvga1/clk_out2
    SLICE_X14Y101        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.079    -0.502    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.120    -0.382    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.327%)  route 0.366ns (63.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.366    -0.064    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.019 r  my_buffer/past_signal7[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    my_buffer/past_signal7[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal7_reg[3]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.079    -0.242    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.121    my_buffer/past_signal7_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 is_audio_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.201%)  route 0.368ns (63.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.570    -0.594    clk_65mhz
    SLICE_X10Y100        FDRE                                         r  is_audio_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  is_audio_reg_rep/Q
                         net (fo=127, routed)         0.368    -0.062    my_buffer/past_signal19_reg[0]_3
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.017 r  my_buffer/past_signal6[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    my_buffer/past_signal6[3]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.843    -0.830    my_buffer/clk_out2
    SLICE_X30Y99         FDRE                                         r  my_buffer/past_signal6_reg[3]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.079    -0.242    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.121    my_buffer/past_signal6_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          473  Failing Endpoints,  Worst Slack       -5.514ns,  Total Violation    -2091.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.984ns  (logic 3.099ns (51.792%)  route 2.885ns (48.208%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.072 r  adjust_frequency/current_freq_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.072    fft_histogram/current_freq_reg[18]_2[1]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[18]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -35.072    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.410ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.880ns  (logic 2.995ns (50.939%)  route 2.885ns (49.061%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.749 r  adjust_frequency/current_freq_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.749    adjust_frequency/current_freq_reg[13]_i_1_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.968 r  adjust_frequency/current_freq_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.968    fft_histogram/current_freq_reg[18]_2[0]
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X14Y112        FDRE                                         r  fft_histogram/current_freq_reg[17]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X14Y112        FDRE (Setup_fdre_C_D)        0.109    29.558    fft_histogram/current_freq_reg[17]
  -------------------------------------------------------------------
                         required time                         29.558    
                         arrival time                         -34.968    
  -------------------------------------------------------------------
                         slack                                 -5.410    

Slack (VIOLATED) :        -5.396ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.867ns  (logic 2.982ns (50.830%)  route 2.885ns (49.170%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.955 r  adjust_frequency/current_freq_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.955    fft_histogram/current_freq_reg[16]_0[1]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[14]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[14]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.955    
  -------------------------------------------------------------------
                         slack                                 -5.396    

Slack (VIOLATED) :        -5.388ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.859ns  (logic 2.974ns (50.763%)  route 2.885ns (49.237%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.947 r  adjust_frequency/current_freq_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.947    fft_histogram/current_freq_reg[16]_0[3]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[16]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[16]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.947    
  -------------------------------------------------------------------
                         slack                                 -5.388    

Slack (VIOLATED) :        -5.348ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.770ns  (logic 2.761ns (47.852%)  route 3.009ns (52.148%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.251 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  fft_histogram/current_position_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.636    fft_histogram/current_position_reg[8]_i_1_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    34.859 r  fft_histogram/current_position_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.859    fft_histogram/current_position_reg[9]_i_1_n_7
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.503    29.251    fft_histogram/clk_out2
    SLICE_X15Y113        FDRE                                         r  fft_histogram/current_position_reg[9]/C
                         clock pessimism              0.395    29.647    
                         clock uncertainty           -0.198    29.448    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)        0.062    29.510    fft_histogram/current_position_reg[9]
  -------------------------------------------------------------------
                         required time                         29.510    
                         arrival time                         -34.859    
  -------------------------------------------------------------------
                         slack                                 -5.348    

Slack (VIOLATED) :        -5.344ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.767ns  (logic 2.758ns (47.825%)  route 3.009ns (52.175%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.856 r  fft_histogram/current_position_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.856    fft_histogram/current_position_reg[8]_i_1_n_6
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[6]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.511    fft_histogram/current_position_reg[6]
  -------------------------------------------------------------------
                         required time                         29.511    
                         arrival time                         -34.856    
  -------------------------------------------------------------------
                         slack                                 -5.344    

Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_position_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.746ns  (logic 2.737ns (47.634%)  route 3.009ns (52.366%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.252 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.647    33.866    fft_histogram/current_position1
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.124    33.990 r  fft_histogram/current_position[4]_i_5/O
                         net (fo=1, routed)           0.000    33.990    fft_histogram/current_position[4]_i_5_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.522 r  fft_histogram/current_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.522    fft_histogram/current_position_reg[4]_i_1_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.835 r  fft_histogram/current_position_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.835    fft_histogram/current_position_reg[8]_i_1_n_4
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.504    29.252    fft_histogram/clk_out2
    SLICE_X15Y112        FDRE                                         r  fft_histogram/current_position_reg[8]/C
                         clock pessimism              0.395    29.648    
                         clock uncertainty           -0.198    29.449    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.062    29.511    fft_histogram/current_position_reg[8]
  -------------------------------------------------------------------
                         required time                         29.511    
                         arrival time                         -34.835    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.312ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.783ns  (logic 2.898ns (50.116%)  route 2.885ns (49.884%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.871 r  adjust_frequency/current_freq_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.871    fft_histogram/current_freq_reg[16]_0[2]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[15]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[15]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.871    
  -------------------------------------------------------------------
                         slack                                 -5.312    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.763ns  (logic 2.878ns (49.943%)  route 2.885ns (50.057%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.253 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.632 r  adjust_frequency/current_freq_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.632    adjust_frequency/current_freq_reg[9]_i_1_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.851 r  adjust_frequency/current_freq_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.851    fft_histogram/current_freq_reg[16]_0[0]
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.505    29.253    fft_histogram/clk_out2
    SLICE_X14Y111        FDRE                                         r  fft_histogram/current_freq_reg[13]/C
                         clock pessimism              0.395    29.649    
                         clock uncertainty           -0.198    29.450    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)        0.109    29.559    fft_histogram/current_freq_reg[13]
  -------------------------------------------------------------------
                         required time                         29.559    
                         arrival time                         -34.851    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.278ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/current_freq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.750ns  (logic 2.865ns (49.830%)  route 2.885ns (50.170%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 29.254 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 29.089 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.629    29.089    adjust_frequency/clk_out1
    SLICE_X8Y107         FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.518    29.607 r  adjust_frequency/center_frequency_out_reg[1]/Q
                         net (fo=11, routed)          0.551    30.158    adjust_frequency/center_frequency_out[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.665 r  adjust_frequency/current_freq_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.665    adjust_frequency/current_freq_reg[0]_i_20_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.978 f  adjust_frequency/current_freq_reg[0]_i_16/O[3]
                         net (fo=2, routed)           0.991    31.969    adjust_frequency/fft_histogram/current_position3[7]
    SLICE_X13Y108        LUT6 (Prop_lut6_I5_O)        0.306    32.275 f  adjust_frequency/current_freq[0]_i_7/O
                         net (fo=2, routed)           0.820    33.095    adjust_frequency/current_freq[0]_i_7_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.124    33.219 r  adjust_frequency/current_freq[0]_i_2/O
                         net (fo=26, routed)          0.522    33.741    adjust_frequency/current_position1
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.124    33.865 r  adjust_frequency/current_freq[1]_i_5/O
                         net (fo=1, routed)           0.000    33.865    adjust_frequency/current_freq[1]_i_5_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.398 r  adjust_frequency/current_freq_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.398    adjust_frequency/current_freq_reg[1]_i_1_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.515 r  adjust_frequency/current_freq_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.515    adjust_frequency/current_freq_reg[5]_i_1_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.838 r  adjust_frequency/current_freq_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.838    fft_histogram/current_freq_reg[12]_0[1]
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         1.506    29.254    fft_histogram/clk_out2
    SLICE_X14Y110        FDRE                                         r  fft_histogram/current_freq_reg[10]/C
                         clock pessimism              0.395    29.650    
                         clock uncertainty           -0.198    29.451    
    SLICE_X14Y110        FDRE (Setup_fdre_C_D)        0.109    29.560    fft_histogram/current_freq_reg[10]
  -------------------------------------------------------------------
                         required time                         29.560    
                         arrival time                         -34.838    
  -------------------------------------------------------------------
                         slack                                 -5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_7_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.409ns (65.097%)  route 0.219ns (34.903%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    xvga1/clkb
    SLICE_X52Y94         FDRE                                         r  xvga1/pixel[0]_i_7_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/pixel[0]_i_7_psbram/Q
                         net (fo=2, routed)           0.164    -0.296    xvga1/doutb[3]
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  xvga1/pixel[0]_i_7/O
                         net (fo=1, routed)           0.056    -0.195    xvga1/pixel[0]_i_7_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.048 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.048    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.028 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.028    fft_histogram/D[0]
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    fft_histogram/clk_out2
    SLICE_X51Y95         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.083    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     0.008    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.308%)  route 0.553ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.553     0.094    encoder3_sw_db
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.075    -0.009    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_fast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.260%)  route 0.581ns (75.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.564    -0.600    encoder3_sw_debounce/clk_out1
    SLICE_X33Y108        FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.581     0.122    encoder3_sw_debounce/encoder3_sw_db
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.045     0.167 r  encoder3_sw_debounce/is_fast_i_1/O
                         net (fo=1, routed)           0.000     0.167    encoder3_sw_debounce_n_0
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.835    -0.838    clk_65mhz
    SLICE_X28Y108        FDRE                                         r  is_fast_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.091     0.007    is_fast_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.934%)  route 0.591ns (76.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y95         FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.591     0.139    my_trigger/sample_offset[10]
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.184 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[10]_1
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X33Y94         FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.959%)  route 0.590ns (76.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.572    -0.592    AD9220/clk_out1
    SLICE_X29Y93         FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.590     0.139    my_trigger/sample_offset[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.184 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.184    my_buffer/past_signal_reg[3]_1
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X32Y92         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091     0.014    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.741%)  route 0.597ns (76.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[7]/Q
                         net (fo=9, routed)           0.597     0.144    my_trigger/sample_offset[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.189 r  my_trigger/past_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.189    my_buffer/past_signal_reg[7]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[7]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/past_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.793%)  route 0.596ns (76.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X31Y92         FDRE                                         r  AD9220/sample_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[5]/Q
                         net (fo=9, routed)           0.596     0.142    my_buffer/sample_offset[5]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  my_buffer/data_to_frame1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    my_buffer/data_to_frame10_in[5]
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X32Y89         FDRE                                         r  my_buffer/data_to_frame1_reg[5]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.078    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.711%)  route 0.633ns (77.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.633     0.181    my_trigger/sample_offset[4]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  my_trigger/past_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.226    my_buffer/past_signal_reg[4]_1
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.841    -0.832    my_buffer/clk_out2
    SLICE_X34Y93         FDRE                                         r  my_buffer/past_signal_reg[4]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.198    -0.077    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121     0.044    my_buffer/past_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.489%)  route 0.606ns (76.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    condition_AM_for_DAC/clk
    SLICE_X31Y96         FDRE                                         r  condition_AM_for_DAC/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  condition_AM_for_DAC/audio_out_reg[4]/Q
                         net (fo=10, routed)          0.606     0.154    my_trigger/audio_out[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  my_trigger/past_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[8]_1
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.842    -0.831    my_buffer/clk_out2
    SLICE_X32Y93         FDRE                                         r  my_buffer/past_signal_reg[8]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.198    -0.076    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.016    my_buffer/past_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.384%)  route 0.609ns (76.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.571    -0.593    AD9220/clk_out1
    SLICE_X31Y94         FDRE                                         r  AD9220/sample_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AD9220/sample_offset_reg[4]/Q
                         net (fo=9, routed)           0.609     0.157    my_buffer/sample_offset[4]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  my_buffer/data_to_frame1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.202    my_buffer/data_to_frame10_in[4]
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=641, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X36Y90         FDRE                                         r  my_buffer/data_to_frame1_reg[4]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.078    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.092     0.014    my_buffer/data_to_frame1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.456ns (14.091%)  route 2.780ns (85.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.780     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y114        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.456ns (17.580%)  route 2.138ns (82.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.138     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X80Y114        FDCE (Recov_fdce_C_CLR)     -0.319     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.063     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.591     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.560     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X82Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.456ns (18.570%)  route 2.000ns (81.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.000     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X81Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.356%)  route 0.200ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.456ns (14.091%)  route 2.780ns (85.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.780     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y114        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.456ns (17.580%)  route 2.138ns (82.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.138     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X80Y114        FDCE (Recov_fdce_C_CLR)     -0.319     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.063     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.591     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.560     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X82Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.456ns (18.570%)  route 2.000ns (81.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.000     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X81Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.356%)  route 0.200ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.456ns (14.091%)  route 2.780ns (85.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.780     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y114        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.456ns (17.580%)  route 2.138ns (82.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.138     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X80Y114        FDCE (Recov_fdce_C_CLR)     -0.319     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.063     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.591     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.560     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X82Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.456ns (18.570%)  route 2.000ns (81.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.000     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X81Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.356%)  route 0.200ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.456ns (14.091%)  route 2.780ns (85.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.780     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.073     9.055    
    SLICE_X82Y114        FDCE (Recov_fdce_C_CLR)     -0.405     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.073     9.055    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.073     9.055    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.073     9.055    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.456ns (16.113%)  route 2.374ns (83.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.374     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.589     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.073     9.055    
    SLICE_X82Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.456ns (17.580%)  route 2.138ns (82.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.138     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.073     9.048    
    SLICE_X80Y114        FDCE (Recov_fdce_C_CLR)     -0.319     8.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.456ns (18.102%)  route 2.063ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.063     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.591     8.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.560     9.130    
                         clock uncertainty           -0.073     9.057    
    SLICE_X82Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.456ns (18.570%)  route 2.000ns (81.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.612    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X71Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.000     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.582     8.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.073     9.048    
    SLICE_X81Y113        FDCE (Recov_fdce_C_CLR)     -0.405     8.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.073     8.976    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.718ns (31.370%)  route 1.571ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.613    -0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X64Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X64Y112        LUT2 (Prop_lut2_I1_O)        0.299     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.722     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       1.493     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.577     9.049    
                         clock uncertainty           -0.073     8.976    
    SLICE_X64Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.594    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.864    -0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X86Y117        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.502%)  route 0.191ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.191    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X62Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.356%)  route 0.200ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19864, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.037ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.828ns (18.490%)  route 3.650ns (81.510%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.788     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X67Y111        FDCE (Recov_fdce_C_CLR)     -0.405    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.174    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 28.037    

Slack (MET) :             28.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.828ns (18.490%)  route 3.650ns (81.510%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.788     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X66Y111        FDCE (Recov_fdce_C_CLR)     -0.319    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 28.123    

Slack (MET) :             28.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.828ns (18.490%)  route 3.650ns (81.510%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.788     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X66Y111        FDCE (Recov_fdce_C_CLR)     -0.319    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 28.123    

Slack (MET) :             28.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.828ns (18.490%)  route 3.650ns (81.510%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.788     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X66Y111        FDCE (Recov_fdce_C_CLR)     -0.319    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 28.123    

Slack (MET) :             28.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.828ns (18.490%)  route 3.650ns (81.510%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.788     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.496    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.359    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X66Y111        FDCE (Recov_fdce_C_CLR)     -0.319    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 28.123    

Slack (MET) :             28.366ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.828ns (19.756%)  route 3.363ns (80.244%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 36.254 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.359    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X66Y112        FDCE (Recov_fdce_C_CLR)     -0.361    36.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.217    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 28.366    

Slack (MET) :             28.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.828ns (19.756%)  route 3.363ns (80.244%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 36.254 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.359    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X66Y112        FDCE (Recov_fdce_C_CLR)     -0.319    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.259    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 28.408    

Slack (MET) :             28.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.828ns (19.756%)  route 3.363ns (80.244%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 36.254 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.359    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X66Y112        FDCE (Recov_fdce_C_CLR)     -0.319    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.259    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 28.408    

Slack (MET) :             28.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.828ns (19.756%)  route 3.363ns (80.244%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 36.254 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.359    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X66Y112        FDCE (Recov_fdce_C_CLR)     -0.319    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.259    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 28.408    

Slack (MET) :             28.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.828ns (19.756%)  route 3.363ns (80.244%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 36.254 - 33.000 ) 
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.619     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.456     4.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X71Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.107     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X66Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.668    34.668    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.359    36.613    
                         clock uncertainty           -0.035    36.578    
    SLICE_X66Y112        FDCE (Recov_fdce_C_CLR)     -0.319    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.259    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 28.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDPE (Prop_fdpe_C_Q)         0.164     1.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.380     1.404    
    SLICE_X84Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDPE (Prop_fdpe_C_Q)         0.164     1.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.380     1.404    
    SLICE_X84Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDPE (Prop_fdpe_C_Q)         0.164     1.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.380     1.404    
    SLICE_X84Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDPE (Prop_fdpe_C_Q)         0.164     1.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.380     1.404    
    SLICE_X84Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDPE (Prop_fdpe_C_Q)         0.164     1.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.380     1.404    
    SLICE_X84Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.714%)  route 0.214ns (60.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.214     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X62Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.358     1.393    
    SLICE_X62Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.714%)  route 0.214ns (60.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.214     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X62Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.358     1.393    
    SLICE_X62Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.714%)  route 0.214ns (60.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.214     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X62Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.358     1.393    
    SLICE_X62Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.733%)  route 0.197ns (58.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X58Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.733%)  route 0.197ns (58.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.770     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.891     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X58Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.389    





