#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  1 11:51:42 2025
# Process ID: 16704
# Current directory: C:/Users/kccistc/Desktop/Test by_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15364 C:\Users\kccistc\Desktop\Test by_1\project_1\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/Test by_1/project_1/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Test by_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_module
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.160 ; gain = 244.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
WARNING: [Synth 8-7071] port 'mode_sw' of module 'down_counter' is unconnected for instance 'down_counter_inst' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:56]
WARNING: [Synth 8-7023] instance 'down_counter_inst' of module 'down_counter' has 5 connections declared, but only 4 given [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:56]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.883 ; gain = 334.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.883 ; gain = 334.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.883 ; gain = 334.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1521.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1761.391 ; gain = 574.055
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1761.391 ; gain = 655.641
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.547 ; gain = 21.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1838.215 ; gain = 54.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.141 ; gain = 76.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.141 ; gain = 76.977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1875.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1875.324 ; gain = 91.160
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:53:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:53:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1875.324 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:57:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:57:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3516.414 ; gain = 116.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3521.887 ; gain = 121.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3545.781 ; gain = 145.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3545.781 ; gain = 145.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3560.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3560.398 ; gain = 160.074
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
