
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003831                       # Number of seconds simulated (Second)
simTicks                                   3830752000                       # Number of ticks simulated (Tick)
finalTick                                  3830752000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.28                       # Real time elapsed on the host (Second)
hostTickRate                                 82782233                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     14492282                       # Number of instructions simulated (Count)
simOps                                       16505805                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   313176                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     356688                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          7661505                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        17113916                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      389                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       16989978                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2444                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               608499                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            470761                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 129                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7520521                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.259149                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.467500                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3325992     44.23%     44.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    453883      6.04%     50.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    512036      6.81%     57.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    745664      9.92%     66.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    817616     10.87%     77.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    688729      9.16%     87.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    467370      6.21%     93.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    317146      4.22%     97.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    192085      2.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7520521                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   21005     29.08%     29.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1224      1.69%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.02%     30.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.02%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     30.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  35066     48.54%     79.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14915     20.65%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       873514      5.14%      5.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      10859540     63.92%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7636      0.04%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2705      0.02%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       872433      5.13%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          204      0.00%     74.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     74.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     74.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       872465      5.14%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       872338      5.13%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2354543     13.86%     98.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       274481      1.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       16989978                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.217577                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               72242                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004252                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 30968381                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12449339                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11588389                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 10606782                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 5273553                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         5238080                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11752487                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     4436219                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          16963410                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2342639                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     26568                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 438                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2615546                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1908298                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       272907                       # Number of stores executed (Count)
system.cpu.numRate                           2.214109                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1484                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          140984                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    14492282                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      16505805                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.528661                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.528661                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.891571                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.891571                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   16600541                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   8095341                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   11346789                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     6827436                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6822174                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   9575781                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      201                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2273156                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        280074                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9264                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13396                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2037734                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1962294                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             17217                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               772201                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 9632                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  769337                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996291                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17531                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 39                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6688                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1334                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5354                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          669                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          603290                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             260                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17262                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7426924                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.222444                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.215323                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4184566     56.34%     56.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          595454      8.02%     64.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          560058      7.54%     71.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          131760      1.77%     73.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          202853      2.73%     76.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           83251      1.12%     77.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           34353      0.46%     77.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          115744      1.56%     79.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1518885     20.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7426924                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             14492400                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               16505923                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2401820                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2158858                       # Number of loads committed (Count)
system.cpu.commit.amos                            100                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         108                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1855085                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          5230207                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    12252899                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11002                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       871323      5.28%      5.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     10609125     64.27%     69.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7068      0.04%     69.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2567      0.02%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       871275      5.28%     74.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          151      0.00%     74.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     74.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       871299      5.28%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       871200      5.28%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2158858     13.08%     98.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       242962      1.47%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     16505923                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1518885                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2309619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2309619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2309619                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2309619                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       146906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          146906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       146906                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         146906                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10836971490                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10836971490                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10836971490                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10836971490                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2456525                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2456525                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2456525                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2456525                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.059802                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.059802                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.059802                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.059802                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 73768.065906                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 73768.065906                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 73768.065906                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 73768.065906                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       656312                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          417                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         9230                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      71.106392                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    46.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        56473                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             56473                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        53112                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         53112                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        53112                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        53112                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        93794                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        93794                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        93794                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        93794                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7213222207                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7213222207                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7213222207                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7213222207                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.038182                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.038182                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.038182                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.038182                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 76904.942822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76904.942822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 76904.942822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76904.942822                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  92775                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2126274                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2126274                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        87375                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         87375                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5581064500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5581064500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2213649                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2213649                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.039471                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.039471                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 63874.844063                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 63874.844063                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        49662                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        49662                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        37713                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        37713                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2214068500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2214068500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.017037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.017037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 58708.363164                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 58708.363164                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           95                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              95                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       324500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       324500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.050000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.050000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        64900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        64900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       319500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       319500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.050000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.050000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        63900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        63900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       183345                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         183345                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        59400                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        59400                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   5251732082                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   5251732082                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       242745                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       242745                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.244701                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.244701                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 88412.998013                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 88412.998013                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        55950                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        55950                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4995109799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4995109799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.230489                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.230489                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 89278.101859                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 89278.101859                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1014.225037                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2403513                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              93799                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              25.624079                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1014.225037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.990454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.990454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          797                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9920299                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9920299                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1329062                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3508611                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2534765                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                130262                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17821                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               745140                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   841                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               17269792                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2846                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1472381                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       15353249                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2037734                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             788202                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6022802                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   37276                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  898                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5770                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1423071                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4946                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7520521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.324617                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.349372                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4691034     62.38%     62.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    53014      0.70%     63.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   383950      5.11%     68.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   172020      2.29%     70.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   256643      3.41%     73.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   148170      1.97%     75.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    34600      0.46%     76.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    78386      1.04%     77.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1702704     22.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7520521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.265970                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.003947                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1420444                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1420444                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1420444                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1420444                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2627                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2627                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2627                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2627                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    177082499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    177082499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    177082499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    177082499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1423071                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1423071                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1423071                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1423071                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001846                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001846                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001846                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001846                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67408.640655                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67408.640655                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67408.640655                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67408.640655                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          643                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1801                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1801                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          569                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          569                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2058                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2058                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2058                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2058                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    140831000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    140831000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    140831000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    140831000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001446                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001446                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001446                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001446                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68431.000972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68431.000972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68431.000972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68431.000972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1801                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1420444                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1420444                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2627                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2627                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    177082499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    177082499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1423071                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1423071                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001846                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001846                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67408.640655                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67408.640655                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2058                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2058                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    140831000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    140831000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001446                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001446                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68431.000972                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68431.000972                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           254.975212                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1422501                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2057                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             691.541565                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   254.975212                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.995997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.995997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          109                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            5694341                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           5694341                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17821                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1163022                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    48263                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               17114743                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 9234                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2273156                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  280074                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   383                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     17401                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26854                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7874                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11868                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19742                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 16837633                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                16826469                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  12380262                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  20518827                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.196235                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.603361                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24435                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  114298                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  88                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37112                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9257                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   8983                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2158858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.924713                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            45.777464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2029710     94.02%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 9351      0.43%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                19585      0.91%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3053      0.14%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1655      0.08%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  894      0.04%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2442      0.11%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2243      0.10%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1445      0.07%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1999      0.09%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1927      0.09%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2733      0.13%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3331      0.15%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6567      0.30%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              27551      1.28%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3641      0.17%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3971      0.18%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5901      0.27%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3072      0.14%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3569      0.17%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               6305      0.29%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1451      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1167      0.05%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                721      0.03%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1148      0.05%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1526      0.07%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                954      0.04%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                963      0.04%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                634      0.03%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                594      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             8755      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2086                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2158858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17821                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1390296                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3056869                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          37285                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2596615                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                421635                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               17213501                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 69967                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 182980                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103822                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  50535                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            22205708                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    39352180                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 16932865                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  6127203                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              21478074                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   727634                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     377                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    774378                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         23010869                       # The number of ROB reads (Count)
system.cpu.rob.writes                        34312891                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 14492282                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   16505805                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    53                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    419                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  14670                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     15089                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   419                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 14670                       # number of overall hits (Count)
system.l2.overallHits::total                    15089                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1639                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                78983                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   80622                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1639                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               78983                       # number of overall misses (Count)
system.l2.overallMisses::total                  80622                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       133231500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      6910761500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7043993000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      133231500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     6910761500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7043993000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2058                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              93653                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 95711                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2058                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             93653                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                95711                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.796404                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.843358                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.842348                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.796404                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.843358                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.842348                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81288.285540                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 87496.822101                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87370.606038                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81288.285540                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 87496.822101                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87370.606038                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                53477                       # number of writebacks (Count)
system.l2.writebacks::total                     53477                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1639                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            78983                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               80622                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1639                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           78983                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              80622                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    116851500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6120931500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6237783000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    116851500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6120931500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6237783000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.796404                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.843358                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.842348                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.796404                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.843358                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.842348                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71294.386821                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77496.822101                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77370.730074                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71294.386821                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77496.822101                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77370.730074                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          77220                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          202                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            202                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             419                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                419                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1639                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1639                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    133231500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    133231500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2058                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2058                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.796404                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.796404                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81288.285540                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81288.285540                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1639                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1639                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    116851500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    116851500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.796404                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.796404                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71294.386821                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71294.386821                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            55301                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               55301                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   4901145000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     4901145000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          55940                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             55940                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.988577                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.988577                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 88626.697528                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88626.697528                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        55301                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           55301                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   4348135000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   4348135000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.988577                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.988577                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 78626.697528                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78626.697528                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          14031                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             14031                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        23682                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           23682                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2009616500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2009616500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        37713                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         37713                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.627953                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.627953                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84858.394561                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 84858.394561                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        23682                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        23682                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1772796500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1772796500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.627953                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.627953                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74858.394561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 74858.394561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1800                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1800                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1800                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1800                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        56473                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            56473                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        56473                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        56473                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3991.059456                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       190084                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      81317                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.337568                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      40.631121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       144.790636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3805.637699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.035349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.929111                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.974380                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2095                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1791                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1604773                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1604773                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     53476.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     78965.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000149488750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3288                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3288                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              201873                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              50308                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       80621                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      53476                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     80621                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    53476                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 80621                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                53476                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   49841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   23844                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4422                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3681                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3574                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      24.513990                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.141303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     67.912499                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          3258     99.09%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           24      0.73%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.12%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.257908                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.238906                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.830161                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             2921     88.84%     88.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              135      4.11%     92.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               59      1.79%     94.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              107      3.25%     97.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               58      1.76%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.18%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5159744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3422464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1346927182.96564221                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              893418315.77716327                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3830727500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      28566.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       104832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5053760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3421184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 27365906.224156510085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1319260552.497264146805                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 893084177.728028297424                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        78983                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        53476                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     49363750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2848716250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  92215238000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30136.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     36067.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1724422.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       104832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5054912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5159744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       104832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       104832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3422464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3422464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        78983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           80621                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        53476                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          53476                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       27365906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1319561277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1346927183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     27365906                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      27365906                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    893418316                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        893418316                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    893418316                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      27365906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1319561277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2240345499                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                80603                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               53456                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         4995                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         4760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         4894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         4858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         4906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1386773750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             403015000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2898080000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17204.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35954.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               69900                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              47728                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.28                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        16419                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   522.387965                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   346.974830                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   378.586419                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2846     17.33%     17.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2731     16.63%     33.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1670     10.17%     44.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1227      7.47%     51.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          979      5.96%     57.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          965      5.88%     63.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1069      6.51%     69.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          839      5.11%     75.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4093     24.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        16419                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               5158592                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            3421184                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1346.626459                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              893.084178                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   17.50                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.52                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.98                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        58498020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        31069665                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      290647980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     139734180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 301788240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1460263620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    241313280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2523314985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   658.699646                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    610053250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    127660000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3093038750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        58819320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        31240440                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      284857440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     139306140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 301788240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1472576190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    230944800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2519532570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   657.712264                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    585230500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    127660000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3117861500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               25320                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         53476                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             23114                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              55301                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             55301                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          25320                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       237977                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  237977                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      8582208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8582208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              80766                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    80766    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                80766                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           385898500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          424486500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         157356                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        76590                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              39770                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       109950                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1801                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            60045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             55940                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            55940                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2058                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         37713                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5916                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       280373                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 286289                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       246912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9608064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9854976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           77220                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3422528                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            173077                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004807                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.069167                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  172245     99.52%     99.52% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     832      0.48%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              173077                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3830752000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          153490500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3086498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         140552500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        190433                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        94576                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             831                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          831                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
