
04_ToggleLed_U7L1A1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000248  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000378  08000380  00010380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000378  08000378  00010380  2**0
                  CONTENTS
  4 .ARM          00000000  08000378  08000378  00010380  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000378  08000380  00010380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000378  08000378  00010378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800037c  0800037c  0001037c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000380  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000380  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010380  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000103a9  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000152  00000000  00000000  000103ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000000c8  00000000  00000000  0001053e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000060  00000000  00000000  00010608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000003f  00000000  00000000  00010668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000fd7  00000000  00000000  000106a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000558  00000000  00000000  0001167e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003e92  00000000  00000000  00011bd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000000c0  00000000  00000000  00015a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  00015b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000360 	.word	0x08000360

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000360 	.word	0x08000360

08000170 <main>:
void vCLOCK_init(void);
void vGPIO_init(void);
void vWaitMs(uint32 itr);

int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	vCLOCK_init();
 8000174:	f000 f82a 	bl	80001cc <vCLOCK_init>
	vGPIO_init();
 8000178:	f000 f83c 	bl	80001f4 <vGPIO_init>
	while(1)
	{
		if(((GPIOA_IDR &(1<<1))>>1) == 0)
 800017c:	4b11      	ldr	r3, [pc, #68]	; (80001c4 <main+0x54>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	f003 0302 	and.w	r3, r3, #2
 8000184:	2b00      	cmp	r3, #0
 8000186:	d10c      	bne.n	80001a2 <main+0x32>
		{
			GPIOB_ODR ^= 1<<1;
 8000188:	4b0f      	ldr	r3, [pc, #60]	; (80001c8 <main+0x58>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4a0e      	ldr	r2, [pc, #56]	; (80001c8 <main+0x58>)
 800018e:	f083 0302 	eor.w	r3, r3, #2
 8000192:	6013      	str	r3, [r2, #0]
			while (((( GPIOA_IDR & (1<<1))>> 1) == 0)); // Single Pressing
 8000194:	bf00      	nop
 8000196:	4b0b      	ldr	r3, [pc, #44]	; (80001c4 <main+0x54>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	f003 0302 	and.w	r3, r3, #2
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d0f9      	beq.n	8000196 <main+0x26>
		}

		if(((GPIOA_IDR & (1<<13))>> 13) == 1) // Multi Pressing
 80001a2:	4b08      	ldr	r3, [pc, #32]	; (80001c4 <main+0x54>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	0b5b      	lsrs	r3, r3, #13
 80001a8:	f003 0301 	and.w	r3, r3, #1
 80001ac:	2b01      	cmp	r3, #1
 80001ae:	d105      	bne.n	80001bc <main+0x4c>
		{
			GPIOB_ODR ^= 1<<13;
 80001b0:	4b05      	ldr	r3, [pc, #20]	; (80001c8 <main+0x58>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	4a04      	ldr	r2, [pc, #16]	; (80001c8 <main+0x58>)
 80001b6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80001ba:	6013      	str	r3, [r2, #0]
		}
		vWaitMs(1);
 80001bc:	2001      	movs	r0, #1
 80001be:	f000 f863 	bl	8000288 <vWaitMs>
		if(((GPIOA_IDR &(1<<1))>>1) == 0)
 80001c2:	e7db      	b.n	800017c <main+0xc>
 80001c4:	40010808 	.word	0x40010808
 80001c8:	40010c0c 	.word	0x40010c0c

080001cc <vCLOCK_init>:

	return 0;
}

void vCLOCK_init(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
	// Enable IO Port A Clock
	RCC_APB2ENR |= RCC_IOPAEN;
 80001d0:	4b07      	ldr	r3, [pc, #28]	; (80001f0 <vCLOCK_init+0x24>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	4a06      	ldr	r2, [pc, #24]	; (80001f0 <vCLOCK_init+0x24>)
 80001d6:	f043 0304 	orr.w	r3, r3, #4
 80001da:	6013      	str	r3, [r2, #0]
	// Enable IO Port B Clock
	RCC_APB2ENR |= RCC_IOPBEN;
 80001dc:	4b04      	ldr	r3, [pc, #16]	; (80001f0 <vCLOCK_init+0x24>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a03      	ldr	r2, [pc, #12]	; (80001f0 <vCLOCK_init+0x24>)
 80001e2:	f043 0308 	orr.w	r3, r3, #8
 80001e6:	6013      	str	r3, [r2, #0]
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bc80      	pop	{r7}
 80001ee:	4770      	bx	lr
 80001f0:	40021018 	.word	0x40021018

080001f4 <vGPIO_init>:

void vGPIO_init(void)
{
 80001f4:	b480      	push	{r7}
 80001f6:	af00      	add	r7, sp, #0
	GPIOA_CRL = 0;
 80001f8:	4b1e      	ldr	r3, [pc, #120]	; (8000274 <vGPIO_init+0x80>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	601a      	str	r2, [r3, #0]
	GPIOA_CRH = 0;
 80001fe:	4b1e      	ldr	r3, [pc, #120]	; (8000278 <vGPIO_init+0x84>)
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
	GPIOA_ODR  = 0;
 8000204:	4b1d      	ldr	r3, [pc, #116]	; (800027c <vGPIO_init+0x88>)
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]

	// input mode
	GPIOA_CRL &= ~(0b11 << 4);
 800020a:	4b1a      	ldr	r3, [pc, #104]	; (8000274 <vGPIO_init+0x80>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	4a19      	ldr	r2, [pc, #100]	; (8000274 <vGPIO_init+0x80>)
 8000210:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000214:	6013      	str	r3, [r2, #0]
	// floating input
	GPIOA_CRL |= (0b01<<6);
 8000216:	4b17      	ldr	r3, [pc, #92]	; (8000274 <vGPIO_init+0x80>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a16      	ldr	r2, [pc, #88]	; (8000274 <vGPIO_init+0x80>)
 800021c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000220:	6013      	str	r3, [r2, #0]

	// push pull mode
	// output mode max speed 10 MHz
	GPIOB_CRL |= (0b01 << 4);
 8000222:	4b17      	ldr	r3, [pc, #92]	; (8000280 <vGPIO_init+0x8c>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4a16      	ldr	r2, [pc, #88]	; (8000280 <vGPIO_init+0x8c>)
 8000228:	f043 0310 	orr.w	r3, r3, #16
 800022c:	6013      	str	r3, [r2, #0]
	// General purpose output push pull
	GPIOB_CRL &= ~(0b11 << 6);
 800022e:	4b14      	ldr	r3, [pc, #80]	; (8000280 <vGPIO_init+0x8c>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a13      	ldr	r2, [pc, #76]	; (8000280 <vGPIO_init+0x8c>)
 8000234:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000238:	6013      	str	r3, [r2, #0]

	// input mode
	GPIOA_CRH &= ~(0b11 << 20);
 800023a:	4b0f      	ldr	r3, [pc, #60]	; (8000278 <vGPIO_init+0x84>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4a0e      	ldr	r2, [pc, #56]	; (8000278 <vGPIO_init+0x84>)
 8000240:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000244:	6013      	str	r3, [r2, #0]
	// floating input
	GPIOA_CRH |= (0b01 << 22);
 8000246:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <vGPIO_init+0x84>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a0b      	ldr	r2, [pc, #44]	; (8000278 <vGPIO_init+0x84>)
 800024c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000250:	6013      	str	r3, [r2, #0]

	// open drain
	// output mode max speed 10 MHz
	GPIOB_CRH |= (0b01 << 20);
 8000252:	4b0c      	ldr	r3, [pc, #48]	; (8000284 <vGPIO_init+0x90>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4a0b      	ldr	r2, [pc, #44]	; (8000284 <vGPIO_init+0x90>)
 8000258:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800025c:	6013      	str	r3, [r2, #0]
	// output push pull
	GPIOB_CRH &= ~(0b11 << 22);
 800025e:	4b09      	ldr	r3, [pc, #36]	; (8000284 <vGPIO_init+0x90>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4a08      	ldr	r2, [pc, #32]	; (8000284 <vGPIO_init+0x90>)
 8000264:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000268:	6013      	str	r3, [r2, #0]

}
 800026a:	bf00      	nop
 800026c:	46bd      	mov	sp, r7
 800026e:	bc80      	pop	{r7}
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	40010800 	.word	0x40010800
 8000278:	40010804 	.word	0x40010804
 800027c:	4001080c 	.word	0x4001080c
 8000280:	40010c00 	.word	0x40010c00
 8000284:	40010c04 	.word	0x40010c04

08000288 <vWaitMs>:

void vWaitMs(uint32 itr)
{
 8000288:	b480      	push	{r7}
 800028a:	b085      	sub	sp, #20
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
	uint32 i,j;
	for(i =0;i<itr;i++)
 8000290:	2300      	movs	r3, #0
 8000292:	60fb      	str	r3, [r7, #12]
 8000294:	e00b      	b.n	80002ae <vWaitMs+0x26>
	{
		for(j=0;j<255;j++);
 8000296:	2300      	movs	r3, #0
 8000298:	60bb      	str	r3, [r7, #8]
 800029a:	e002      	b.n	80002a2 <vWaitMs+0x1a>
 800029c:	68bb      	ldr	r3, [r7, #8]
 800029e:	3301      	adds	r3, #1
 80002a0:	60bb      	str	r3, [r7, #8]
 80002a2:	68bb      	ldr	r3, [r7, #8]
 80002a4:	2bfe      	cmp	r3, #254	; 0xfe
 80002a6:	d9f9      	bls.n	800029c <vWaitMs+0x14>
	for(i =0;i<itr;i++)
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	3301      	adds	r3, #1
 80002ac:	60fb      	str	r3, [r7, #12]
 80002ae:	68fa      	ldr	r2, [r7, #12]
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d3ef      	bcc.n	8000296 <vWaitMs+0xe>
	}
}
 80002b6:	bf00      	nop
 80002b8:	bf00      	nop
 80002ba:	3714      	adds	r7, #20
 80002bc:	46bd      	mov	sp, r7
 80002be:	bc80      	pop	{r7}
 80002c0:	4770      	bx	lr
	...

080002c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c4:	480d      	ldr	r0, [pc, #52]	; (80002fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002cc:	480c      	ldr	r0, [pc, #48]	; (8000300 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ce:	490d      	ldr	r1, [pc, #52]	; (8000304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002d0:	4a0d      	ldr	r2, [pc, #52]	; (8000308 <LoopForever+0xe>)
  movs r3, #0
 80002d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002d4:	e002      	b.n	80002dc <LoopCopyDataInit>

080002d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002da:	3304      	adds	r3, #4

080002dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002e0:	d3f9      	bcc.n	80002d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002e2:	4a0a      	ldr	r2, [pc, #40]	; (800030c <LoopForever+0x12>)
  ldr r4, =_ebss
 80002e4:	4c0a      	ldr	r4, [pc, #40]	; (8000310 <LoopForever+0x16>)
  movs r3, #0
 80002e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e8:	e001      	b.n	80002ee <LoopFillZerobss>

080002ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002ec:	3204      	adds	r2, #4

080002ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002f0:	d3fb      	bcc.n	80002ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002f2:	f000 f811 	bl	8000318 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002f6:	f7ff ff3b 	bl	8000170 <main>

080002fa <LoopForever>:

LoopForever:
  b LoopForever
 80002fa:	e7fe      	b.n	80002fa <LoopForever>
  ldr   r0, =_estack
 80002fc:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000304:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000308:	08000380 	.word	0x08000380
  ldr r2, =_sbss
 800030c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000310:	2000001c 	.word	0x2000001c

08000314 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000314:	e7fe      	b.n	8000314 <ADC1_2_IRQHandler>
	...

08000318 <__libc_init_array>:
 8000318:	b570      	push	{r4, r5, r6, lr}
 800031a:	2600      	movs	r6, #0
 800031c:	4d0c      	ldr	r5, [pc, #48]	; (8000350 <__libc_init_array+0x38>)
 800031e:	4c0d      	ldr	r4, [pc, #52]	; (8000354 <__libc_init_array+0x3c>)
 8000320:	1b64      	subs	r4, r4, r5
 8000322:	10a4      	asrs	r4, r4, #2
 8000324:	42a6      	cmp	r6, r4
 8000326:	d109      	bne.n	800033c <__libc_init_array+0x24>
 8000328:	f000 f81a 	bl	8000360 <_init>
 800032c:	2600      	movs	r6, #0
 800032e:	4d0a      	ldr	r5, [pc, #40]	; (8000358 <__libc_init_array+0x40>)
 8000330:	4c0a      	ldr	r4, [pc, #40]	; (800035c <__libc_init_array+0x44>)
 8000332:	1b64      	subs	r4, r4, r5
 8000334:	10a4      	asrs	r4, r4, #2
 8000336:	42a6      	cmp	r6, r4
 8000338:	d105      	bne.n	8000346 <__libc_init_array+0x2e>
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000340:	4798      	blx	r3
 8000342:	3601      	adds	r6, #1
 8000344:	e7ee      	b.n	8000324 <__libc_init_array+0xc>
 8000346:	f855 3b04 	ldr.w	r3, [r5], #4
 800034a:	4798      	blx	r3
 800034c:	3601      	adds	r6, #1
 800034e:	e7f2      	b.n	8000336 <__libc_init_array+0x1e>
 8000350:	08000378 	.word	0x08000378
 8000354:	08000378 	.word	0x08000378
 8000358:	08000378 	.word	0x08000378
 800035c:	0800037c 	.word	0x0800037c

08000360 <_init>:
 8000360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000362:	bf00      	nop
 8000364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000366:	bc08      	pop	{r3}
 8000368:	469e      	mov	lr, r3
 800036a:	4770      	bx	lr

0800036c <_fini>:
 800036c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036e:	bf00      	nop
 8000370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000372:	bc08      	pop	{r3}
 8000374:	469e      	mov	lr, r3
 8000376:	4770      	bx	lr
