Version 4
SHEET 1 1072 680
WIRE 208 -64 96 -64
WIRE 320 48 272 48
WIRE 320 64 320 48
WIRE 208 96 208 -64
WIRE 208 96 160 96
WIRE 272 96 272 48
WIRE 272 96 208 96
WIRE 288 96 272 96
WIRE 512 96 432 96
WIRE 480 128 432 128
WIRE 288 144 160 144
WIRE 480 160 432 160
WIRE 480 192 432 192
WIRE 16 224 16 176
WIRE 64 224 64 176
WIRE 400 272 400 224
FLAG 96 16 0
SYMBOL test3 32 128 R0
SYMATTR InstName X1
SYMBOL bgr8 352 96 R0
SYMATTR InstName X2
SYMBOL voltage 96 -80 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value 5
TEXT 808 -32 Left 2 ;D*2: A=1 B=28k
TEXT 824 -8 Left 2 ;D*3:A=1 B=42k
TEXT 784 48 Left 2 !.dc temp -50 150 0.1
TEXT 736 -96 Left 2 !.include "./models/OR1_mos"
TEXT 744 -64 Left 2 !;step param VDD 3.5 5 0.5
