verilog xil_defaultlib --include "/media/richard/ext4hdd/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../cache.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cache.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/753f/hdl/functional_memory_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/753f/src/functional_memory.v" \
"../../../bd/design_1/ipshared/753f/hdl/functional_memory_v1_0.v" \
"../../../bd/design_1/ip/design_1_functional_memory_0_0/sim/design_1_functional_memory_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
