library ieee;
use ieee.std_logic_1164.all;

entity main_block is

	port 
	(
		
	);

end main_block;

architecture rtl of main_block is

begin

end rtl;
