

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Thu Aug  2 20:56:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.723|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  320401|  19664641|  320401|  19664641|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |                   |      Latency      |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |  320400|  19664640| 1602 ~ 10242 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV2RGB_LOOP_Y  |    1600|     10240|             8|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      0|       0|    338|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     68|
|Register         |        -|      -|     195|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     195|    406|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |yuv_filter_ama_adeOg_U15  |yuv_filter_ama_adeOg  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_mufYi_U16  |yuv_filter_mac_mufYi  |     i0 + i1 * i2    |
    |yuv_filter_mac_mug8j_U17  |yuv_filter_mac_mug8j  |     i0 * i1 + i2    |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_13_fu_315_p2     |     *    |      0|  0|  51|           9|           8|
    |tmp2_fu_466_p2       |     +    |      0|  0|  25|          18|          18|
    |tmp_14_fu_383_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_18_fu_475_p2     |     +    |      0|  0|  26|          19|          19|
    |tmp_6_fu_286_p2      |     +    |      0|  0|  30|          23|          23|
    |tmp_s_fu_255_p2      |     +    |      0|  0|  30|          23|          23|
    |x_1_fu_225_p2        |     +    |      0|  0|  23|          16|           1|
    |y_1_fu_276_p2        |     +    |      0|  0|  23|          16|           1|
    |exitcond1_fu_220_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_271_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp1_fu_491_p2      |   icmp   |      0|  0|   9|           3|           1|
    |icmp9_fu_398_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_fu_333_p2       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_11_fu_363_p2     |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_430_p2     |    or    |      0|  0|   2|           1|           1|
    |tmp_21_fu_523_p2     |    or    |      0|  0|   2|           1|           1|
    |B_fu_529_p3          |  select  |      0|  0|   8|           1|           8|
    |G_fu_436_p3          |  select  |      0|  0|   8|           1|           8|
    |R_fu_369_p3          |  select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_422_p3  |  select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_515_p3  |  select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_355_p3   |  select  |      0|  0|   2|           1|           2|
    |D_fu_299_p2          |    xor   |      0|  0|   9|           8|           9|
    |E_fu_305_p2          |    xor   |      0|  0|   9|           8|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 338|         206|         197|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  50|         11|    1|         11|
    |x_reg_198  |   9|          2|   16|         32|
    |y_reg_209  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  68|         15|   33|         75|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |B_reg_661            |   8|   0|    8|          0|
    |D_reg_627            |   8|   0|    8|          0|
    |E_reg_634            |   8|   0|    8|          0|
    |G_reg_656            |   8|   0|    8|          0|
    |R_reg_651            |   8|   0|    8|          0|
    |Y_reg_622            |   8|   0|    8|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |tmp_13_reg_646       |  17|   0|   17|          0|
    |tmp_21_cast_reg_598  |  23|   0|   64|         41|
    |tmp_3_reg_639        |  18|   0|   18|          0|
    |tmp_s_reg_585        |  15|   0|   23|          8|
    |x_1_reg_580          |  16|   0|   16|          0|
    |x_reg_198            |  16|   0|   16|          0|
    |y_1_reg_593          |  16|   0|   16|          0|
    |y_reg_209            |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 195|   0|  244|         49|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)"   --->   Operation 11 'read' 'in_height_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)"   --->   Operation 12 'read' 'in_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x = phi i16 [ 0, %0 ], [ %x_1, %4 ]"   --->   Operation 14 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %x, %in_width_read_1" [yuv_filter.c:85]   --->   Operation 15 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%x_1 = add i16 %x, 1" [yuv_filter.c:85]   --->   Operation 16 'add' 'x_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %2" [yuv_filter.c:85]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [yuv_filter.c:85]   --->   Operation 18 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [yuv_filter.c:85]   --->   Operation 19 'specregionbegin' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:86]   --->   Operation 20 'speclooptripcount' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %x to i13" [yuv_filter.c:85]   --->   Operation 21 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)" [yuv_filter.c:85]   --->   Operation 22 'bitconcatenate' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i16 %x to i15" [yuv_filter.c:85]   --->   Operation 23 'trunc' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_5, i8 0)" [yuv_filter.c:90]   --->   Operation 24 'bitconcatenate' 'p_shl3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.28ns)   --->   "%tmp_s = add i23 %p_shl2_cast, %p_shl3_cast" [yuv_filter.c:90]   --->   Operation 25 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %3" [yuv_filter.c:88]   --->   Operation 26 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0" [yuv_filter.c:104]   --->   Operation 27 'insertvalue' 'mrv' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1" [yuv_filter.c:104]   --->   Operation 28 'insertvalue' 'mrv_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:104]   --->   Operation 29 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%y = phi i16 [ 0, %2 ], [ %y_1, %_ifconv ]"   --->   Operation 30 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %y, %in_height_read_1" [yuv_filter.c:88]   --->   Operation 31 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.07ns)   --->   "%y_1 = add i16 %y, 1" [yuv_filter.c:88]   --->   Operation 32 'add' 'y_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %_ifconv" [yuv_filter.c:88]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %y to i23" [yuv_filter.c:90]   --->   Operation 34 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.28ns)   --->   "%tmp_6 = add i23 %tmp_cast, %tmp_s" [yuv_filter.c:90]   --->   Operation 35 'add' 'tmp_6' <Predicate = (!exitcond)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i23 %tmp_6 to i64" [yuv_filter.c:90]   --->   Operation 36 'zext' 'tmp_21_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_21_cast" [yuv_filter.c:90]   --->   Operation 37 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 38 'load' 'Y' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)" [yuv_filter.c:103]   --->   Operation 39 'specregionend' 'empty_16' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 40 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_21_cast" [yuv_filter.c:91]   --->   Operation 41 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_21_cast" [yuv_filter.c:92]   --->   Operation 42 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [3/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 43 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 44 [4/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 44 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 45 [4/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 45 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 46 [2/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 46 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 47 [3/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 47 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 48 [3/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 48 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 49 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 50 [2/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 50 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 51 [2/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 51 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 7 <SV = 6> <Delay = 8.59>
ST_7 : Operation 52 [1/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 52 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 53 [1/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 53 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i8 %Y to i9" [yuv_filter.c:93]   --->   Operation 54 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%C = add i9 -16, %tmp_3_cast" [yuv_filter.c:93]   --->   Operation 55 'add' 'C' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 56 [1/1] (0.99ns)   --->   "%D = xor i8 %U, -128" [yuv_filter.c:94]   --->   Operation 56 'xor' 'D' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.99ns)   --->   "%E = xor i8 %V, -128" [yuv_filter.c:95]   --->   Operation 57 'xor' 'E' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i9 %C to i18" [yuv_filter.c:96]   --->   Operation 58 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (3.36ns)   --->   "%tmp_7 = mul i18 298, %tmp_6_cast" [yuv_filter.c:96]   --->   Operation 59 'mul' 'tmp_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8_cast5 = sext i8 %E to i17" [yuv_filter.c:97]   --->   Operation 60 'sext' 'tmp_8_cast5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (3.02ns)   --->   "%tmp_3 = add i18 128, %tmp_7" [yuv_filter.c:96]   --->   Operation 61 'add' 'tmp_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (4.35ns)   --->   "%tmp_13 = mul i17 -208, %tmp_8_cast5" [yuv_filter.c:97]   --->   Operation 62 'mul' 'tmp_13' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.7>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i8 %E to i18" [yuv_filter.c:96]   --->   Operation 63 'sext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (3.36ns)   --->   "%tmp_9 = mul i18 409, %tmp_8_cast" [yuv_filter.c:96]   --->   Operation 64 'mul' 'tmp_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [1/1] (3.02ns)   --->   "%tmp_4 = add i18 %tmp_3, %tmp_9" [yuv_filter.c:96]   --->   Operation 65 'add' 'tmp_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_4, i32 16, i32 17)" [yuv_filter.c:96]   --->   Operation 66 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.95ns)   --->   "%icmp = icmp eq i2 %tmp_8, 1" [yuv_filter.c:96]   --->   Operation 67 'icmp' 'icmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_4, i32 17)" [yuv_filter.c:96]   --->   Operation 68 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_4, i32 8, i32 15)" [yuv_filter.c:96]   --->   Operation 69 'partselect' 'phitmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%p_phitmp = select i1 %icmp, i8 -1, i8 0" [yuv_filter.c:96]   --->   Operation 70 'select' 'p_phitmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_11 = or i1 %icmp, %tmp_10" [yuv_filter.c:96]   --->   Operation 71 'or' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %tmp_11, i8 %p_phitmp, i8 %phitmp" [yuv_filter.c:96]   --->   Operation 72 'select' 'R' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_16_cast4_cast = sext i8 %D to i16" [yuv_filter.c:97]   --->   Operation 73 'sext' 'tmp_16_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (3.36ns)   --->   "%tmp_12 = mul i16 -100, %tmp_16_cast4_cast" [yuv_filter.c:97]   --->   Operation 74 'mul' 'tmp_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i16 %tmp_12 to i17" [yuv_filter.c:97]   --->   Operation 75 'sext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (3.02ns)   --->   "%tmp1 = add i17 %tmp_12_cast, %tmp_13" [yuv_filter.c:97]   --->   Operation 76 'add' 'tmp1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i17 %tmp1 to i18" [yuv_filter.c:97]   --->   Operation 77 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (2.13ns)   --->   "%tmp_14 = add i18 %tmp1_cast, %tmp_3" [yuv_filter.c:97]   --->   Operation 78 'add' 'tmp_14' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_14, i32 16, i32 17)" [yuv_filter.c:97]   --->   Operation 79 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.95ns)   --->   "%icmp9 = icmp eq i2 %tmp_15, 1" [yuv_filter.c:97]   --->   Operation 80 'icmp' 'icmp9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_14, i32 17)" [yuv_filter.c:97]   --->   Operation 81 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_14, i32 8, i32 15)" [yuv_filter.c:97]   --->   Operation 82 'partselect' 'phitmp2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%p_phitmp2 = select i1 %icmp9, i8 -1, i8 0" [yuv_filter.c:97]   --->   Operation 83 'select' 'p_phitmp2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_17 = or i1 %icmp9, %tmp_16" [yuv_filter.c:97]   --->   Operation 84 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %tmp_17, i8 %p_phitmp2, i8 %phitmp2" [yuv_filter.c:97]   --->   Operation 85 'select' 'G' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)" [yuv_filter.c:98]   --->   Operation 86 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i17 %p_shl to i19" [yuv_filter.c:98]   --->   Operation 87 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)" [yuv_filter.c:98]   --->   Operation 88 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i10 %p_shl1 to i18" [yuv_filter.c:98]   --->   Operation 89 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (2.13ns)   --->   "%tmp2 = add i18 %p_shl1_cast, %tmp_3" [yuv_filter.c:98]   --->   Operation 90 'add' 'tmp2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i18 %tmp2 to i19" [yuv_filter.c:98]   --->   Operation 91 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.13ns)   --->   "%tmp_18 = add i19 %tmp2_cast, %p_shl_cast" [yuv_filter.c:98]   --->   Operation 92 'add' 'tmp_18' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_18, i32 16, i32 18)" [yuv_filter.c:98]   --->   Operation 93 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.13ns)   --->   "%icmp1 = icmp sgt i3 %tmp_19, 0" [yuv_filter.c:98]   --->   Operation 94 'icmp' 'icmp1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_18, i32 18)" [yuv_filter.c:98]   --->   Operation 95 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_18, i32 8, i32 15)" [yuv_filter.c:98]   --->   Operation 96 'partselect' 'phitmp3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%p_phitmp3 = select i1 %icmp1, i8 -1, i8 0" [yuv_filter.c:98]   --->   Operation 97 'select' 'p_phitmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_21 = or i1 %icmp1, %tmp_20" [yuv_filter.c:98]   --->   Operation 98 'or' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %tmp_21, i8 %p_phitmp3, i8 %phitmp3" [yuv_filter.c:98]   --->   Operation 99 'select' 'B' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_21_cast" [yuv_filter.c:99]   --->   Operation 100 'getelementptr' 'out_channels_ch1_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_21_cast" [yuv_filter.c:100]   --->   Operation 101 'getelementptr' 'out_channels_ch2_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_21_cast" [yuv_filter.c:101]   --->   Operation 102 'getelementptr' 'out_channels_ch3_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:99]   --->   Operation 103 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 104 [2/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:100]   --->   Operation 104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 105 [2/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:101]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [yuv_filter.c:88]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [yuv_filter.c:88]   --->   Operation 107 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:89]   --->   Operation 108 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:99]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 110 [1/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:100]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 111 [1/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:101]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)" [yuv_filter.c:102]   --->   Operation 112 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %3" [yuv_filter.c:88]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_1     (read             ) [ 00111111111]
in_width_read_1      (read             ) [ 00111111111]
StgValue_13          (br               ) [ 01111111111]
x                    (phi              ) [ 00100000000]
exitcond1            (icmp             ) [ 00111111111]
x_1                  (add              ) [ 01111111111]
StgValue_17          (br               ) [ 00000000000]
StgValue_18          (specloopname     ) [ 00000000000]
tmp_1                (specregionbegin  ) [ 00011111111]
StgValue_20          (speclooptripcount) [ 00000000000]
tmp                  (trunc            ) [ 00000000000]
p_shl2_cast          (bitconcatenate   ) [ 00000000000]
tmp_5                (trunc            ) [ 00000000000]
p_shl3_cast          (bitconcatenate   ) [ 00000000000]
tmp_s                (add              ) [ 00011111111]
StgValue_26          (br               ) [ 00111111111]
mrv                  (insertvalue      ) [ 00000000000]
mrv_1                (insertvalue      ) [ 00000000000]
StgValue_29          (ret              ) [ 00000000000]
y                    (phi              ) [ 00010000000]
exitcond             (icmp             ) [ 00111111111]
y_1                  (add              ) [ 00111111111]
StgValue_33          (br               ) [ 00000000000]
tmp_cast             (zext             ) [ 00000000000]
tmp_6                (add              ) [ 00000000000]
tmp_21_cast          (zext             ) [ 00001111110]
in_channels_ch1_addr (getelementptr    ) [ 00001110000]
empty_16             (specregionend    ) [ 00000000000]
StgValue_40          (br               ) [ 01111111111]
in_channels_ch2_addr (getelementptr    ) [ 00000111000]
in_channels_ch3_addr (getelementptr    ) [ 00000111000]
Y                    (load             ) [ 00000001000]
U                    (load             ) [ 00000000000]
V                    (load             ) [ 00000000000]
tmp_3_cast           (zext             ) [ 00000000000]
C                    (add              ) [ 00000000000]
D                    (xor              ) [ 00000000100]
E                    (xor              ) [ 00000000100]
tmp_6_cast           (sext             ) [ 00000000000]
tmp_7                (mul              ) [ 00000000000]
tmp_8_cast5          (sext             ) [ 00000000000]
tmp_3                (add              ) [ 00000000100]
tmp_13               (mul              ) [ 00000000100]
tmp_8_cast           (sext             ) [ 00000000000]
tmp_9                (mul              ) [ 00000000000]
tmp_4                (add              ) [ 00000000000]
tmp_8                (partselect       ) [ 00000000000]
icmp                 (icmp             ) [ 00000000000]
tmp_10               (bitselect        ) [ 00000000000]
phitmp               (partselect       ) [ 00000000000]
p_phitmp             (select           ) [ 00000000000]
tmp_11               (or               ) [ 00000000000]
R                    (select           ) [ 00000000011]
tmp_16_cast4_cast    (sext             ) [ 00000000000]
tmp_12               (mul              ) [ 00000000000]
tmp_12_cast          (sext             ) [ 00000000000]
tmp1                 (add              ) [ 00000000000]
tmp1_cast            (sext             ) [ 00000000000]
tmp_14               (add              ) [ 00000000000]
tmp_15               (partselect       ) [ 00000000000]
icmp9                (icmp             ) [ 00000000000]
tmp_16               (bitselect        ) [ 00000000000]
phitmp2              (partselect       ) [ 00000000000]
p_phitmp2            (select           ) [ 00000000000]
tmp_17               (or               ) [ 00000000000]
G                    (select           ) [ 00000000011]
p_shl                (bitconcatenate   ) [ 00000000000]
p_shl_cast           (sext             ) [ 00000000000]
p_shl1               (bitconcatenate   ) [ 00000000000]
p_shl1_cast          (sext             ) [ 00000000000]
tmp2                 (add              ) [ 00000000000]
tmp2_cast            (sext             ) [ 00000000000]
tmp_18               (add              ) [ 00000000000]
tmp_19               (partselect       ) [ 00000000000]
icmp1                (icmp             ) [ 00000000000]
tmp_20               (bitselect        ) [ 00000000000]
phitmp3              (partselect       ) [ 00000000000]
p_phitmp3            (select           ) [ 00000000000]
tmp_21               (or               ) [ 00000000000]
B                    (select           ) [ 00000000011]
out_channels_ch1_add (getelementptr    ) [ 00000000001]
out_channels_ch2_add (getelementptr    ) [ 00000000001]
out_channels_ch3_add (getelementptr    ) [ 00000000001]
StgValue_106         (specloopname     ) [ 00000000000]
tmp_2                (specregionbegin  ) [ 00000000000]
StgValue_108         (speclooptripcount) [ 00000000000]
StgValue_109         (store            ) [ 00000000000]
StgValue_110         (store            ) [ 00000000000]
StgValue_111         (store            ) [ 00000000000]
empty                (specregionend    ) [ 00000000000]
StgValue_113         (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="in_height_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_width_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_channels_ch1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="23" slack="0"/>
<pin id="124" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="22" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="in_channels_ch2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="23" slack="1"/>
<pin id="137" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_channels_ch3_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="23" slack="1"/>
<pin id="144" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="22" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="22" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_channels_ch1_add_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="23" slack="6"/>
<pin id="163" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_channels_ch2_add_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="23" slack="6"/>
<pin id="170" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_channels_ch3_add_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="23" slack="6"/>
<pin id="177" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="22" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/9 "/>
</bind>
</comp>

<comp id="198" class="1005" name="x_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="y_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="y_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="16" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="exitcond1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="x_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl2_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="23" slack="0"/>
<pin id="237" dir="0" index="1" bw="13" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl3_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="23" slack="0"/>
<pin id="249" dir="0" index="1" bw="15" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="23" slack="0"/>
<pin id="257" dir="0" index="1" bw="23" slack="0"/>
<pin id="258" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mrv_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="1"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mrv_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="2"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="y_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="23" slack="1"/>
<pin id="289" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_21_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_3_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="D_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="E_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_8_cast5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast5/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_13_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_8_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="18" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="2" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_10_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="18" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="phitmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="18" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="0" index="3" bw="5" slack="0"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_phitmp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_11_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="R_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_16_cast4_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast4_cast/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp1_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="17" slack="0"/>
<pin id="382" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_14_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="0" index="1" bw="18" slack="1"/>
<pin id="386" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_15_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="18" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp9_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp9/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_16_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="18" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="phitmp2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="18" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_phitmp2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp2/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_17_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="G_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="0" index="2" bw="8" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_shl_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="1"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_shl_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="0"/>
<pin id="453" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_shl1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="1"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl1_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="18" slack="1"/>
<pin id="469" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp2_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="18" slack="0"/>
<pin id="473" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_18_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="0"/>
<pin id="477" dir="0" index="1" bw="17" slack="0"/>
<pin id="478" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_19_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="19" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="0" index="3" bw="6" slack="0"/>
<pin id="486" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_20_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="19" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="phitmp3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="19" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="0" index="3" bw="5" slack="0"/>
<pin id="510" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_phitmp3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="8" slack="0"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_21_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="B_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/8 "/>
</bind>
</comp>

<comp id="537" class="1007" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="18" slack="0"/>
<pin id="541" dir="0" index="3" bw="18" slack="0"/>
<pin id="542" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="C/7 tmp_6_cast/7 tmp_7/7 tmp_3/7 "/>
</bind>
</comp>

<comp id="547" class="1007" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="18" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_9/8 tmp_4/8 "/>
</bind>
</comp>

<comp id="557" class="1007" name="grp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="561" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_12/8 tmp_12_cast/8 tmp1/8 "/>
</bind>
</comp>

<comp id="565" class="1005" name="in_height_read_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="1"/>
<pin id="567" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="in_width_read_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="x_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_s_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="23" slack="1"/>
<pin id="587" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="593" class="1005" name="y_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_21_cast_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="607" class="1005" name="in_channels_ch1_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="22" slack="1"/>
<pin id="609" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="in_channels_ch2_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="22" slack="1"/>
<pin id="614" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="in_channels_ch3_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="22" slack="1"/>
<pin id="619" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="Y_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="627" class="1005" name="D_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="634" class="1005" name="E_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="18" slack="1"/>
<pin id="641" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_13_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="17" slack="1"/>
<pin id="648" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="651" class="1005" name="R_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="656" class="1005" name="G_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="1"/>
<pin id="658" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="661" class="1005" name="B_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="666" class="1005" name="out_channels_ch1_add_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="22" slack="1"/>
<pin id="668" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="671" class="1005" name="out_channels_ch2_add_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="22" slack="1"/>
<pin id="673" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="676" class="1005" name="out_channels_ch3_add_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="22" slack="1"/>
<pin id="678" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="133" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="159" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="166" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="173" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="202" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="202" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="202" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="202" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="235" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="247" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="213" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="213" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="213" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="303"><net_src comp="147" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="153" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="324" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="74" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="78" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="360"><net_src comp="333" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="80" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="333" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="339" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="355" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="346" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="402"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="72" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="383" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="383" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="78" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="427"><net_src comp="398" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="398" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="404" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="422" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="412" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="84" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="451" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="92" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="495"><net_src comp="481" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="98" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="475" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="511"><net_src comp="100" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="475" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="76" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="520"><net_src comp="491" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="80" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="44" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="491" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="497" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="515" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="505" pin="4"/><net_sink comp="529" pin=2"/></net>

<net id="543"><net_src comp="52" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="296" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="56" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="58" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="552"><net_src comp="62" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="321" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="547" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="555"><net_src comp="547" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="556"><net_src comp="547" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="562"><net_src comp="82" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="377" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="557" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="568"><net_src comp="108" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="574"><net_src comp="114" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="583"><net_src comp="225" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="588"><net_src comp="255" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="596"><net_src comp="276" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="601"><net_src comp="291" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="610"><net_src comp="120" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="615"><net_src comp="133" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="620"><net_src comp="140" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="625"><net_src comp="127" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="630"><net_src comp="299" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="637"><net_src comp="305" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="642"><net_src comp="537" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="649"><net_src comp="315" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="654"><net_src comp="369" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="659"><net_src comp="436" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="664"><net_src comp="529" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="669"><net_src comp="159" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="674"><net_src comp="166" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="679"><net_src comp="173" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {9 10 }
	Port: out_channels_ch2 | {9 10 }
	Port: out_channels_ch3 | {9 10 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {3 4 5 6 }
	Port: yuv2rgb : in_channels_ch2 | {4 5 6 7 }
	Port: yuv2rgb : in_channels_ch3 | {4 5 6 7 }
	Port: yuv2rgb : in_width_read | {1 }
	Port: yuv2rgb : in_height_read | {1 }
	Port: yuv2rgb : out_channels_ch1 | {}
	Port: yuv2rgb : out_channels_ch2 | {}
	Port: yuv2rgb : out_channels_ch3 | {}
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		x_1 : 1
		StgValue_17 : 2
		tmp : 1
		p_shl2_cast : 2
		tmp_5 : 1
		p_shl3_cast : 2
		tmp_s : 3
		mrv_1 : 1
		StgValue_29 : 2
	State 3
		exitcond : 1
		y_1 : 1
		StgValue_33 : 2
		tmp_cast : 1
		tmp_6 : 2
		tmp_21_cast : 3
		in_channels_ch1_addr : 4
		Y : 5
	State 4
		U : 1
		V : 1
	State 5
	State 6
	State 7
		C : 1
		D : 1
		E : 1
		tmp_6_cast : 2
		tmp_7 : 3
		tmp_8_cast5 : 1
		tmp_3 : 4
		tmp_13 : 2
	State 8
		tmp_9 : 1
		tmp_4 : 2
		tmp_8 : 3
		icmp : 4
		tmp_10 : 3
		phitmp : 3
		p_phitmp : 5
		tmp_11 : 5
		R : 5
		tmp_12 : 1
		tmp_12_cast : 2
		tmp1 : 3
		tmp1_cast : 4
		tmp_14 : 5
		tmp_15 : 6
		icmp9 : 7
		tmp_16 : 6
		phitmp2 : 6
		p_phitmp2 : 8
		tmp_17 : 8
		G : 8
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp2 : 2
		tmp2_cast : 3
		tmp_18 : 4
		tmp_19 : 5
		icmp1 : 6
		tmp_20 : 5
		phitmp3 : 5
		p_phitmp3 : 7
		tmp_21 : 7
		B : 7
	State 9
		StgValue_103 : 1
		StgValue_104 : 1
		StgValue_105 : 1
	State 10
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_225          |    0    |    0    |    23   |
|          |         tmp_s_fu_255         |    0    |    0    |    30   |
|          |          y_1_fu_276          |    0    |    0    |    23   |
|    add   |         tmp_6_fu_286         |    0    |    0    |    30   |
|          |         tmp_14_fu_383        |    0    |    0    |    25   |
|          |          tmp2_fu_466         |    0    |    0    |    25   |
|          |         tmp_18_fu_475        |    0    |    0    |    25   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_220       |    0    |    0    |    13   |
|          |        exitcond_fu_271       |    0    |    0    |    13   |
|   icmp   |          icmp_fu_333         |    0    |    0    |    8    |
|          |         icmp9_fu_398         |    0    |    0    |    8    |
|          |         icmp1_fu_491         |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_13_fu_315        |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|          |        p_phitmp_fu_355       |    0    |    0    |    8    |
|          |           R_fu_369           |    0    |    0    |    8    |
|  select  |       p_phitmp2_fu_422       |    0    |    0    |    8    |
|          |           G_fu_436           |    0    |    0    |    8    |
|          |       p_phitmp3_fu_515       |    0    |    0    |    8    |
|          |           B_fu_529           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           D_fu_299           |    0    |    0    |    8    |
|          |           E_fu_305           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_11_fu_363        |    0    |    0    |    2    |
|    or    |         tmp_17_fu_430        |    0    |    0    |    2    |
|          |         tmp_21_fu_523        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_547          |    1    |    0    |    0    |
|          |          grp_fu_557          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_537          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_1_read_fu_108 |    0    |    0    |    0    |
|          |  in_width_read_1_read_fu_114 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_231          |    0    |    0    |    0    |
|          |         tmp_5_fu_243         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_shl2_cast_fu_235      |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_cast_fu_247      |    0    |    0    |    0    |
|          |         p_shl_fu_444         |    0    |    0    |    0    |
|          |         p_shl1_fu_455        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_261          |    0    |    0    |    0    |
|          |         mrv_1_fu_266         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_282       |    0    |    0    |    0    |
|   zext   |      tmp_21_cast_fu_291      |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_296      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_8_cast5_fu_311      |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_321      |    0    |    0    |    0    |
|          |   tmp_16_cast4_cast_fu_377   |    0    |    0    |    0    |
|   sext   |       tmp1_cast_fu_380       |    0    |    0    |    0    |
|          |       p_shl_cast_fu_451      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_462      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_471       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_324         |    0    |    0    |    0    |
|          |         phitmp_fu_346        |    0    |    0    |    0    |
|partselect|         tmp_15_fu_388        |    0    |    0    |    0    |
|          |        phitmp2_fu_412        |    0    |    0    |    0    |
|          |         tmp_19_fu_481        |    0    |    0    |    0    |
|          |        phitmp3_fu_505        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_10_fu_339        |    0    |    0    |    0    |
| bitselect|         tmp_16_fu_404        |    0    |    0    |    0    |
|          |         tmp_20_fu_497        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   353   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_661         |    8   |
|          D_reg_627         |    8   |
|          E_reg_634         |    8   |
|          G_reg_656         |    8   |
|          R_reg_651         |    8   |
|          Y_reg_622         |    8   |
|in_channels_ch1_addr_reg_607|   22   |
|in_channels_ch2_addr_reg_612|   22   |
|in_channels_ch3_addr_reg_617|   22   |
|  in_height_read_1_reg_565  |   16   |
|   in_width_read_1_reg_571  |   16   |
|out_channels_ch1_add_reg_666|   22   |
|out_channels_ch2_add_reg_671|   22   |
|out_channels_ch3_add_reg_676|   22   |
|       tmp_13_reg_646       |   17   |
|     tmp_21_cast_reg_598    |   64   |
|        tmp_3_reg_639       |   18   |
|        tmp_s_reg_585       |   23   |
|         x_1_reg_580        |   16   |
|          x_reg_198         |   16   |
|         y_1_reg_593        |   16   |
|          y_reg_209         |   16   |
+----------------------------+--------+
|            Total           |   398  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_147 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_180 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_186 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_547    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_557    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   316  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   353  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   398  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   14   |   398  |   425  |
+-----------+--------+--------+--------+--------+
