--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\PlikiProgramow\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
GenIO.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1465 paths analyzed, 174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.947ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Clock16Hz (SLICE_X30Y37.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_7 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.947ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_7 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.XQ      Tcko                  0.592   XLXI_9/divisior<7>
                                                       XLXI_9/divisior_7
    SLICE_X17Y81.G3      net (fanout=2)        1.293   XLXI_9/divisior<7>
    SLICE_X17Y81.COUT    Topcyg                1.001   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<1>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y82.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y82.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y83.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y83.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y84.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y84.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X30Y37.CE      net (fanout=26)       3.866   XLXI_9/divisior_cmp_eq0000
    SLICE_X30Y37.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (2.788ns logic, 5.159ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_13 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_13 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.XQ      Tcko                  0.592   XLXI_9/divisior<13>
                                                       XLXI_9/divisior_13
    SLICE_X17Y82.G1      net (fanout=2)        1.152   XLXI_9/divisior<13>
    SLICE_X17Y82.COUT    Topcyg                1.001   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y83.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y83.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y84.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y84.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X30Y37.CE      net (fanout=26)       3.866   XLXI_9/divisior_cmp_eq0000
    SLICE_X30Y37.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.670ns logic, 5.018ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_6 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_6 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.YQ      Tcko                  0.652   XLXI_9/divisior<7>
                                                       XLXI_9/divisior_6
    SLICE_X17Y82.F1      net (fanout=2)        0.858   XLXI_9/divisior<6>
    SLICE_X17Y82.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y83.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y83.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y84.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y84.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X30Y37.CE      net (fanout=26)       3.866   XLXI_9/divisior_cmp_eq0000
    SLICE_X30Y37.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (2.891ns logic, 4.724ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/DO_0 (SLICE_X36Y78.F4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/reg11b_7 (FF)
  Destination:          XLXI_17/DO_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_16/reg11b_7 to XLXI_17/DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y78.YQ      Tcko                  0.652   XLXN_27<7>
                                                       XLXI_16/reg11b_7
    SLICE_X41Y79.G1      net (fanout=9)        1.124   XLXN_27<6>
    SLICE_X41Y79.Y       Tilo                  0.704   XLXI_17/DO_mux0000<1>11
                                                       XLXI_17/DO_mux0000<1>411
    SLICE_X41Y79.F4      net (fanout=2)        0.044   XLXI_17/N18
    SLICE_X41Y79.X       Tilo                  0.704   XLXI_17/DO_mux0000<1>11
                                                       XLXI_17/DO_mux0000<1>11
    SLICE_X38Y79.F4      net (fanout=1)        0.349   XLXI_17/DO_mux0000<1>11
    SLICE_X38Y79.X       Tilo                  0.759   XLXI_17/DO_mux0000<1>87
                                                       XLXI_17/DO_mux0000<1>87
    SLICE_X36Y78.G2      net (fanout=1)        0.434   XLXI_17/DO_mux0000<1>87
    SLICE_X36Y78.Y       Tilo                  0.759   XLXI_17/DO<0>
                                                       XLXI_17/DO_mux0000<1>115_SW0
    SLICE_X36Y78.F4      net (fanout=1)        0.023   N248
    SLICE_X36Y78.CLK     Tfck                  0.892   XLXI_17/DO<0>
                                                       XLXI_17/DO_mux0000<1>115
                                                       XLXI_17/DO_0
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (4.470ns logic, 1.974ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/reg11b_5 (FF)
  Destination:          XLXI_17/DO_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_16/reg11b_5 to XLXI_17/DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.YQ      Tcko                  0.587   XLXN_27<5>
                                                       XLXI_16/reg11b_5
    SLICE_X38Y78.G4      net (fanout=12)       1.227   XLXN_27<4>
    SLICE_X38Y78.Y       Tilo                  0.759   XLXI_17/DO_mux0000<0>5
                                                       XLXI_17/DO_mux0000<1>51
    SLICE_X38Y79.G4      net (fanout=1)        0.086   XLXI_17/DO_mux0000<1>51
    SLICE_X38Y79.Y       Tilo                  0.759   XLXI_17/DO_mux0000<1>87
                                                       XLXI_17/DO_mux0000<1>87_SW0
    SLICE_X38Y79.F3      net (fanout=1)        0.023   N192
    SLICE_X38Y79.X       Tilo                  0.759   XLXI_17/DO_mux0000<1>87
                                                       XLXI_17/DO_mux0000<1>87
    SLICE_X36Y78.G2      net (fanout=1)        0.434   XLXI_17/DO_mux0000<1>87
    SLICE_X36Y78.Y       Tilo                  0.759   XLXI_17/DO<0>
                                                       XLXI_17/DO_mux0000<1>115_SW0
    SLICE_X36Y78.F4      net (fanout=1)        0.023   N248
    SLICE_X36Y78.CLK     Tfck                  0.892   XLXI_17/DO<0>
                                                       XLXI_17/DO_mux0000<1>115
                                                       XLXI_17/DO_0
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (4.515ns logic, 1.793ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/reg11b_3 (FF)
  Destination:          XLXI_17/DO_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.254ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_16/reg11b_3 to XLXI_17/DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y81.YQ      Tcko                  0.652   XLXN_27<3>
                                                       XLXI_16/reg11b_3
    SLICE_X38Y78.G2      net (fanout=12)       1.108   XLXN_27<2>
    SLICE_X38Y78.Y       Tilo                  0.759   XLXI_17/DO_mux0000<0>5
                                                       XLXI_17/DO_mux0000<1>51
    SLICE_X38Y79.G4      net (fanout=1)        0.086   XLXI_17/DO_mux0000<1>51
    SLICE_X38Y79.Y       Tilo                  0.759   XLXI_17/DO_mux0000<1>87
                                                       XLXI_17/DO_mux0000<1>87_SW0
    SLICE_X38Y79.F3      net (fanout=1)        0.023   N192
    SLICE_X38Y79.X       Tilo                  0.759   XLXI_17/DO_mux0000<1>87
                                                       XLXI_17/DO_mux0000<1>87
    SLICE_X36Y78.G2      net (fanout=1)        0.434   XLXI_17/DO_mux0000<1>87
    SLICE_X36Y78.Y       Tilo                  0.759   XLXI_17/DO<0>
                                                       XLXI_17/DO_mux0000<1>115_SW0
    SLICE_X36Y78.F4      net (fanout=1)        0.023   N248
    SLICE_X36Y78.CLK     Tfck                  0.892   XLXI_17/DO<0>
                                                       XLXI_17/DO_mux0000<1>115
                                                       XLXI_17/DO_0
    -------------------------------------------------  ---------------------------
    Total                                      6.254ns (4.580ns logic, 1.674ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/cntMod11_0 (SLICE_X49Y81.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/cnt8b_3 (FF)
  Destination:          XLXI_16/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.074 - 0.086)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_16/cnt8b_3 to XLXI_16/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.YQ      Tcko                  0.587   XLXI_16/cnt8b<2>
                                                       XLXI_16/cnt8b_3
    SLICE_X50Y88.G1      net (fanout=2)        0.971   XLXI_16/cnt8b<3>
    SLICE_X50Y88.Y       Tilo                  0.759   XLXI_16/PS_Samp
                                                       XLXI_16/PS_Samp_cmp_eq00004
    SLICE_X50Y88.F4      net (fanout=1)        0.023   XLXI_16/PS_Samp_cmp_eq00004/O
    SLICE_X50Y88.X       Tilo                  0.759   XLXI_16/PS_Samp
                                                       XLXI_16/PS_Samp_cmp_eq000010
    SLICE_X49Y83.F3      net (fanout=5)        0.907   XLXI_16/PS_Samp
    SLICE_X49Y83.X       Tilo                  0.704   XLXI_16/cntMod11_or0000
                                                       XLXI_16/cntMod11_or000016
    SLICE_X49Y81.SR      net (fanout=2)        0.582   XLXI_16/cntMod11_or0000
    SLICE_X49Y81.CLK     Tsrck                 0.910   XLXI_16/cntMod11<0>
                                                       XLXI_16/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (3.719ns logic, 2.483ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/cnt8b_7 (FF)
  Destination:          XLXI_16/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.074 - 0.087)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_16/cnt8b_7 to XLXI_16/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y91.YQ      Tcko                  0.587   XLXI_16/cnt8b<6>
                                                       XLXI_16/cnt8b_7
    SLICE_X50Y90.F1      net (fanout=2)        0.521   XLXI_16/cnt8b<7>
    SLICE_X50Y90.X       Tilo                  0.759   XLXI_16/PS_Samp_cmp_eq00009
                                                       XLXI_16/PS_Samp_cmp_eq00009
    SLICE_X50Y88.F2      net (fanout=1)        0.361   XLXI_16/PS_Samp_cmp_eq00009
    SLICE_X50Y88.X       Tilo                  0.759   XLXI_16/PS_Samp
                                                       XLXI_16/PS_Samp_cmp_eq000010
    SLICE_X49Y83.F3      net (fanout=5)        0.907   XLXI_16/PS_Samp
    SLICE_X49Y83.X       Tilo                  0.704   XLXI_16/cntMod11_or0000
                                                       XLXI_16/cntMod11_or000016
    SLICE_X49Y81.SR      net (fanout=2)        0.582   XLXI_16/cntMod11_or0000
    SLICE_X49Y81.CLK     Tsrck                 0.910   XLXI_16/cntMod11<0>
                                                       XLXI_16/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.090ns (3.719ns logic, 2.371ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/cnt8b_4 (FF)
  Destination:          XLXI_16/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.071ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.074 - 0.087)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_16/cnt8b_4 to XLXI_16/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.XQ      Tcko                  0.591   XLXI_16/cnt8b<4>
                                                       XLXI_16/cnt8b_4
    SLICE_X50Y90.F2      net (fanout=2)        0.498   XLXI_16/cnt8b<4>
    SLICE_X50Y90.X       Tilo                  0.759   XLXI_16/PS_Samp_cmp_eq00009
                                                       XLXI_16/PS_Samp_cmp_eq00009
    SLICE_X50Y88.F2      net (fanout=1)        0.361   XLXI_16/PS_Samp_cmp_eq00009
    SLICE_X50Y88.X       Tilo                  0.759   XLXI_16/PS_Samp
                                                       XLXI_16/PS_Samp_cmp_eq000010
    SLICE_X49Y83.F3      net (fanout=5)        0.907   XLXI_16/PS_Samp
    SLICE_X49Y83.X       Tilo                  0.704   XLXI_16/cntMod11_or0000
                                                       XLXI_16/cntMod11_or000016
    SLICE_X49Y81.SR      net (fanout=2)        0.582   XLXI_16/cntMod11_or0000
    SLICE_X49Y81.CLK     Tsrck                 0.910   XLXI_16/cntMod11<0>
                                                       XLXI_16/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (3.723ns logic, 2.348ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_16/F0 (SLICE_X42Y79.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.978ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_16/qF0 (FF)
  Destination:          XLXI_16/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_16/qF0 to XLXI_16/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y81.YQ      Tcko                  0.470   XLXI_16/qF0
                                                       XLXI_16/qF0
    SLICE_X42Y79.BY      net (fanout=1)        0.353   XLXI_16/qF0
    SLICE_X42Y79.CLK     Tckdi       (-Th)    -0.152   XLXN_30
                                                       XLXI_16/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.622ns logic, 0.353ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/reg11b_9 (SLICE_X49Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_16/reg11b_10 (FF)
  Destination:          XLXI_16/reg11b_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_16/reg11b_10 to XLXI_16/reg11b_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y78.XQ      Tcko                  0.473   XLXI_16/reg11b<10>
                                                       XLXI_16/reg11b_10
    SLICE_X49Y78.BY      net (fanout=2)        0.398   XLXI_16/reg11b<10>
    SLICE_X49Y78.CLK     Tckdi       (-Th)    -0.135   XLXI_16/reg11b<10>
                                                       XLXI_16/reg11b_9
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.608ns logic, 0.398ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/reg11b_6 (SLICE_X43Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_16/reg11b_7 (FF)
  Destination:          XLXI_16/reg11b_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_16/reg11b_7 to XLXI_16/reg11b_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y78.YQ      Tcko                  0.522   XLXN_27<7>
                                                       XLXI_16/reg11b_7
    SLICE_X43Y78.BX      net (fanout=9)        0.413   XLXN_27<6>
    SLICE_X43Y78.CLK     Tckdi       (-Th)    -0.093   XLXN_27<5>
                                                       XLXI_16/reg11b_6
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.615ns logic, 0.413ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_9/divisior<1>/CLK
  Logical resource: XLXI_9/divisior_1/CK
  Location pin: SLICE_X14Y77.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_9/divisior<1>/CLK
  Logical resource: XLXI_9/divisior_1/CK
  Location pin: SLICE_X14Y77.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_9/divisior<1>/CLK
  Logical resource: XLXI_9/divisior_1/CK
  Location pin: SLICE_X14Y77.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.947|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1465 paths, 0 nets, and 412 connections

Design statistics:
   Minimum period:   7.947ns{1}   (Maximum frequency: 125.834MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 13 13:58:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



