VHDL-Lab Task
-----------------------------------

Blocks:
  - top           
  -- debnc        - done
  --- dbpul       - done
  -- toggl        - done
  -- clkrt        - done
  --- clkgn       - done
  -- trigr        - done
  -- hdcnt        - done
  -- cntrl        - done
  -- uatpc        - done
  --- regsr       - done
  --- ctbin       - done
  --- mxtxd       - done
  --- utfsm       - done
  -- infs3        - done
  --- regsr       - done
  --- ctbin       - done
  --- mxsnd       - done
  --- iffsm       - done

Testbenches
  - TB-top        - done
  - TB-clkgn      - done
  - TB-cntrl      - done
  - TB-dbpul      - done
  - TB-hdcnt      - done
  - TB-infs3      - done
  - TB-toggl      - done
  - TB-trigr      - done
  - TB-uatpc      - done

Structure:
  - C++     // contains the C++ project
  - DOKU    // contains documentation
  --- pdf   // contains final pdf
  --- png   // contains pictures
  --- tex   // contains latex files
  --- xml   // contains diagram designs
  - VHDL    // contains vhdl-project
  --- src   // contains source-code
  --- tb    // contains testbenches

Names:
  Architecture-Files: nme_a.vhd
  Entitie-Files: nme_e.vhd

Schedule:
  27.10.2020 - Requirements
  10.11.2020 - Specification
  15.12.2020 - Sign-Off Simulation
  19.01.2020 - Sign-Off Synthese
  19.01.2020 - Final Specification
  02.02.2021 - Presentation

The (some) Blockdiagrams and Flowcharts are made with: https://www.diagrameditor.com
