- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx942
- [Device 0049, Device 0050]
- Activation: true
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: hipblaslt_all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: [0, 7]
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 7
  DataTypeA: 7
  DataTypeB: 7
  DataTypeE: 7
  DestDataType: 7
  F32XdlMathOp: 0
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  MirrorDimsMetadata: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 0
  StochasticRounding: false
  StridedBatched: true
  SupportUserArgs: true
  TLUA: true
  TLUB: true
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 1
  UseBeta: true
  UseBias: 1
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: ''
  UseScaleAlphaVec: 1
  UseScaleCD: false
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NLCA1_NLCB1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x192x32_MI16x16x1_SN_GRVWA4_GRVWB8_LBSPPA256_LBSPPB1536_LPA32_LPB16_MIWT2_3_NLCA1_NLCB3_SVW2_VWA2_VWB1_WG16_16_1_WGMXCC4_WGMXCCG32
    LSCA: 32
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 1536
    LdsInitCVgprs: false
    LdsNumBytes: 15104
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 12544
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 18944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 15104
    LdsOffsetMetadata_Blk: 18944
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 192
    MacroTileA: 32
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 1
    NumLoadsB: 3
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x192x32_MI16x16x1_SN_GRVWA4_GRVWB8_GSU1_LBSPPA256_LBSPPB1536_LPA32_LPB16_MIWT2_3_NLCA1_NLCB3_SU8_SUM0_SUS256_SVW2_VWA2_VWB1_WG16_16_1_WGM38_WGMXCC4_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x32_MI16x16x1_SN_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB1792_LPA0_LPB32_MIWT4_14_NTC0_NTD0_NLCA1_NLCB7_SVW4_VWA4_VWB2_WSGRA0_WSGRB2_WG64_4_1_WGMXCC8_WGMXCCG0
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 4
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 1792
    LdsInitCVgprs: false
    LdsNumBytes: 31232
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 14848
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 31232
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 14]
    MIWaveTileA: 4
    MIWaveTileB: 14
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 56
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsCoalescedB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x32_MI16x16x1_SN_GRVWA8_GRVWB4_GSU2_LBSPPA2048_LBSPPB1792_LPA0_LPB32_MIWT4_14_NTC0_NTD0_NLCA1_NLCB7_SU8_SUM0_SUS256_SVW4_VWA4_VWB2_WSGRA0_WSGRB2_WG64_4_1_WGM304_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 14
    ThreadTileA: 16
    ThreadTileB: 14
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 304
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x192x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB1536_LPA0_LPB32_MIWT4_6_NTC4_NTD4_NLCA1_NLCB3_SVW4_VWA4_VWB2_WSGRA0_WSGRB2_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1536
    LdsInitCVgprs: false
    LdsNumBytes: 41984
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 25600
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 41984
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 6]
    MIWaveTileA: 4
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 192
    MacroTileA: 128
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 6
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x192x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU32_LBSPPA1024_LBSPPB1536_LPA0_LPB32_MIWT4_6_NTC4_NTD4_NLCA1_NLCB3_SU8_SUM0_SUS256_SVW4_VWA4_VWB2_WSGRA0_WSGRB2_WG32_8_1_WGM32_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 6
    ThreadTileA: 16
    ThreadTileB: 6
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NTD0_NLCA1_NLCB1_SVW4_VWA4_VWB4_WSGRA2_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU32_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NTD0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WSGRA2_WSGRB0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NTD0_NLCA1_NLCB1_SVW4_VWA4_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU38_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NTD0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NTD0_NLCA1_NLCB1_SVW4_VWA4_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGMXCC4_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU38_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NTD0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGM1_WGMXCC4_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_MIWT6_6_NTA0_NTB0_NTC4_NTD4_ULSGRO0_WGMXCC4_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 1536
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 25600
    LdsNumElementsAlignedB: 25600
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 25600
    LdsOffsetB_Blk: 91136
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 91136
    LdsPadA: 32
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 6]
    MIWaveTileA: 6
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 6
    NumLoadsB: 6
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_GSU1_MIWT6_6_NTA0_NTB0_NTC4_NTD4_SU8_SUM0_SUS256_ULSGRO0_WGM32_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 6
    ThreadTileA: 24
    ThreadTileB: 6
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_MIWT6_6_NTA0_NTB0_NTC0_NTD4_ULSGRO0_WGMXCC1_WGMXCCG32
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 1536
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 25600
    LdsNumElementsAlignedB: 25600
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 25600
    LdsOffsetB_Blk: 91136
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 91136
    LdsPadA: 32
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 6]
    MIWaveTileA: 6
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 6
    NumLoadsB: 6
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_GSU1_MIWT6_6_NTA0_NTB0_NTC0_NTD4_SU8_SUM0_SUS256_ULSGRO0_WGM8_WGMXCC1_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 6
    ThreadTileA: 24
    ThreadTileB: 6
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1536_LBSPPB1536_LPA32_LPB32_MIWT6_6_NTC4_NTD4_NLCA3_NLCB3_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 1536
    LdsBytesNoAmax: 25600
    LdsInitCVgprs: false
    LdsNumBytes: 25600
    LdsNumElementsAlignedA: 12800
    LdsNumElementsAlignedB: 12800
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12800
    LdsOffsetB_Blk: 45568
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25600
    LdsOffsetMetadata_Blk: 45568
    LdsPadA: 32
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 6]
    MIWaveTileA: 6
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_K1_LBSPPA1536_LBSPPB1536_LPA32_LPB32_MIWT6_6_NTC4_NTD4_NLCA3_NLCB3_SU8_SUM0_SUS256_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1_WGM1_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 6
    ThreadTileA: 24
    ThreadTileB: 6
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x192x32_MI16x16x1_SN_LDSB0_GRVWA4_GRVWB8_K1_LBSPPA256_LBSPPB1536_LPA32_LPB16_MIWT2_3_NTC0_NTD0_NEPBS0_NLCA1_NLCB3_SVW2_ULSGRO0_VWA2_VWB1_WSGRA0_WSGRB2_WG16_16_1_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 64
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 1536
    LdsBytesNoAmax: 31488
    LdsInitCVgprs: false
    LdsNumBytes: 31488
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 12544
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 18944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 2560
    LdsOffsetMetadata_Blk: 18944
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 192
    MacroTileA: 32
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 1
    NumLoadsB: 3
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x192x32_MI16x16x1_SN_LDSB0_GRVWA4_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB1536_LPA32_LPB16_MIWT2_3_NTC0_NTD0_NEPBS0_NLCA1_NLCB3_SU8_SUM0_SUS256_SVW2_ULSGRO0_VWA2_VWB1_WSGRA0_WSGRB2_WG16_16_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 2
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NTD4_NEPBS0_NLCA1_NLCB1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NTD4_NEPBS0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPB0_MIWT4_4_NTC0_NTD4_NEPBS16_NLCB1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8192
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU32_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPB0_MIWT4_4_NTC0_NTD4_NEPBS16_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA2_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1536_LBSPPB1536_LPA32_LPB32_MIWT6_6_NTC4_NTD4_NEPBS0_NLCA3_NLCB3_SVW2_ULSGRO0_VWA2_VWB2_WSGRA0_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 1536
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 25600
    LdsNumElementsAlignedB: 25600
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 25600
    LdsOffsetB_Blk: 91136
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 91136
    LdsPadA: 32
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 6]
    MIWaveTileA: 6
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 6
    NumLoadsB: 6
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1536_LBSPPB1536_LPA32_LPB32_MIWT6_6_NTC4_NTD4_NEPBS0_NLCA3_NLCB3_SU8_SUM0_SUS256_SVW2_ULSGRO0_VWA2_VWB2_WSGRA0_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 6
    ThreadTileA: 24
    ThreadTileB: 6
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA1536_LBSPPB1536_LPA32_LPB32_MIWT6_6_NTC0_NTD4_NEPBS0_NLCA3_NLCB3_SVW2_ULSGRO0_VWA2_VWB2_WSGRA2_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 1536
    LdsBytesNoAmax: 58368
    LdsInitCVgprs: false
    LdsNumBytes: 58368
    LdsNumElementsAlignedA: 12800
    LdsNumElementsAlignedB: 12800
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12800
    LdsOffsetB_Blk: 45568
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 12800
    LdsOffsetMetadata_Blk: 45568
    LdsPadA: 32
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 6]
    MIWaveTileA: 6
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1536_LBSPPB1536_LPA32_LPB32_MIWT6_6_NTC0_NTD4_NEPBS0_NLCA3_NLCB3_SU8_SUM0_SUS256_SVW2_ULSGRO0_VWA2_VWB2_WSGRA2_WSGRB0_WG32_8_1_WGM8_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 6
    ThreadTileA: 24
    ThreadTileB: 6
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA2048_LBSPPB2048_LPA0_LPB0_MIWT8_8_NTC0_NTD4_NEPBS0_NLCA1_NLCB1_SVW8_ULSGRO0_VWA8_VWB8_WSGRA0_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 65536
    LdsInitCVgprs: false
    LdsNumBytes: 65536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB2048_LPA0_LPB0_MIWT8_8_NTC0_NTD4_NEPBS0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW8_ULSGRO0_VWA8_VWB8_WSGRA0_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 3
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x32_MI16x16x1_SN_K1_MIWT4_14
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 1792
    LdsBytesNoAmax: 64000
    LdsInitCVgprs: false
    LdsNumBytes: 64000
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 14848
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 32
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 14]
    MIWaveTileA: 4
    MIWaveTileB: 14
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 56
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsCoalescedB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x32_MI16x16x1_SN_GSU3_GSUC0_GSUWGMRR0_K1_MIWT4_14_SU8_SUM0_SUS256_WGM8
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 14
    ThreadTileA: 16
    ThreadTileB: 14
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA2048_LBSPPB2048_LPA0_LPB0_MIWT8_8_NTC4_NTD4_NEPBS0_NLCA1_NLCB1_SVW8_ULSGRO0_VWA8_VWB8_WSGRA2_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 65536
    LdsInitCVgprs: false
    LdsNumBytes: 65536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB2048_LPA0_LPB0_MIWT8_8_NTC4_NTD4_NEPBS0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW8_ULSGRO0_VWA8_VWB8_WSGRA2_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS16_NLCA1_NLCB1_SVW4_ULSGRO0_VWA4_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU38_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS16_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS16_NLCA1_NLCB1_SVW4_ULSGRO0_VWA4_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8192
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU38_GSUC0_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS16_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS0_NLCA1_SVW4_VWA4_VWB4_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GSU38_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS0_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM4_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM4_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD4_NEPBS0_NLCA1_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU38_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD4_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD0_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GRVWB8_GSU38_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD0_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS16_NLCA1_NLCB1_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU38_GSUC0_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS16_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM8_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NEPBS0_NLCA1_NLCB1_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8192
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU38_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NEPBS0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD4_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGM1_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS0_NLCA1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGM8_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_MIWT4_4_ULSGRO1_WSGRA0_WSGRB2_WGMXCC32_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 31
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU32_GSUC1_GSUWGMRR1_K1_MIWT4_4_SU8_SUM0_SUS256_ULSGRO1_WSGRA0_WSGRB2_WGM0_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 32
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS0_NLCA1_NLCB1_SVW4_ULSGRO0_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 33
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC4_NEPBS0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 34
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NEPBS0_NLCA1_NLCB1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8192
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 35
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT4_4_NTC0_NEPBS0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS0_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 36
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM4_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS0_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 37
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 38
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM1_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB2048_LPA0_LPB0_MIWT4_8_NTC4_NEPBS16_NLCA1_NLCB1_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 256
    LSPA: 16
    LSPB: 8
    LVCA: 16
    LVCB: 32
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 24576
    LdsInitCVgprs: false
    LdsNumBytes: 24576
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24576
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 39
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR1_K1_LBSPPA1024_LBSPPB2048_LPA0_LPB0_MIWT4_8_NTC4_NEPBS16_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB2048_LPA0_LPB0_MIWT4_8_NTC4_NEPBS16_NLCA1_NLCB1_SVW4_ULSGRO0_VWA4_VWB8_WSGRA2_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 24576
    LdsInitCVgprs: false
    LdsNumBytes: 24576
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24576
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 40
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR1_K1_LBSPPA1024_LBSPPB2048_LPA0_LPB0_MIWT4_8_NTC4_NEPBS16_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB8_WSGRA2_WSGRB2_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 38
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC4_NEPBS0_NLCA1_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 256
    LSPA: 16
    LSPB: 8
    LVCA: 16
    LVCB: 32
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 57344
    LdsInitCVgprs: false
    LdsNumBytes: 57344
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8192
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 41
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU38_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC4_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 38]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 19
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD0_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 16384
    LdsInitCVgprs: false
    LdsNumBytes: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 42
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA8_GRVWB8_GSU19_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTD0_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 19]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB2048_LPA0_LPB0_MIWT4_8_NTC0_NEPBS0_NLCA1_NLCB1_SVW4_ULSGRO1_VWA4_VWB8_WSGRA2_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 256
    LSPA: 4
    LSPB: 8
    LVCA: 16
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 24576
    LdsInitCVgprs: false
    LdsNumBytes: 24576
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24576
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 43
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB2048_LPA0_LPB0_MIWT4_8_NTC0_NEPBS0_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB8_WSGRA2_WSGRB0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 15
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 44
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GSU15_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 15]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 12
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS0_NLCA1_SVW4_VWA4_VWB4_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 45
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GSU12_GSUC0_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC4_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 12]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 16
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC0_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 256
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 32
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 24576
    LdsInitCVgprs: false
    LdsNumBytes: 24576
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24576
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 46
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU16_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC0_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 16]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 16
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC4_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 256
    LSPA: 16
    LSPB: 8
    LVCA: 16
    LVCB: 32
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 24576
    LdsInitCVgprs: false
    LdsNumBytes: 24576
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24576
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 47
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU16_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 16]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 19
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x32_MI16x16x1_SN_GRVWA8_K1_LBSPPA1536_LBSPPB2048_LPA32_MIWT6_8_NEPBS0_NLCA3_SVW2_VWA2_VWB8_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 64
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 29184
    LdsInitCVgprs: false
    LdsNumBytes: 29184
    LdsNumElementsAlignedA: 12800
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12800
    LdsOffsetB_Blk: 45568
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 29184
    LdsOffsetMetadata_Blk: 45568
    LdsPadA: 32
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 8]
    MIWaveTileA: 6
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 96
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsCoalescedA: 3
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 48
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x32_MI16x16x1_SN_GRVWA8_GSU19_GSUC0_GSUWGMRR0_K1_LBSPPA1536_LBSPPB2048_LPA32_MIWT6_8_NEPBS0_NLCA3_SU8_SUM0_SUS256_SVW2_VWA2_VWB8_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 8
    ThreadTileA: 24
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 8
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 19]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 19
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC4_NEPBS16_NLCA1_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 256
    LSPA: 16
    LSPB: 8
    LVCA: 16
    LVCB: 32
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 57344
    LdsInitCVgprs: false
    LdsNumBytes: 57344
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8192
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 49
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU19_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB2048_LPA0_MIWT4_8_NTC4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 19]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 10
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS0_NLCA1_SVW4_VWA4_VWB4_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 50
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GSU10_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM8_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 10]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 51
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GSU9_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB1024_LPA0_MIWT4_4_NTC0_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPB0_MIWT4_4_NTC4_NEPBS16_NLCB1_SVW4_VWA4_VWB4_WSGRA2_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8192
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 52
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB0_GRVWB8_GSU32_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPB0_MIWT4_4_NTC4_NEPBS16_NLCB1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WSGRA2_WG32_8_1_WGM4_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_LDSB0_GRVWB8_K1_LBSPPA2048_LBSPPB2048_LPB0_MIWT8_8_NTC0_NEPBS0_NLCB1_SVW8_VWA8_VWB8_WSGRA2_WG32_8_1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 2048
    LdsBytesNoAmax: 65536
    LdsInitCVgprs: false
    LdsNumBytes: 65536
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16384
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 53
    SolutionNameMin: Cijk_Ailk_Bjlk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_LDSB0_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB2048_LPB0_MIWT8_8_NTC0_NEPBS0_NLCB1_SU8_SUM0_SUS256_SVW8_VWA8_VWB8_WSGRA2_WG32_8_1_WGM4_WGMXCC1_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
- [2, 3, 0, 1]
- - - [32, 192, 1792, 6514]
    - [1, 0.0]
  - - [384, 200, 1792, 128]
    - [0, 0.0]
  - - [6514, 641, 1, 344064]
    - [2, 0.0]
  - - [384, 384, 1, 358400]
    - [3, 0.0]
  - - [264, 384, 1, 344064]
    - [4, 0.0]
  - - [384, 128, 1, 358400]
    - [5, 0.0]
  - - [128, 384, 1, 358400]
    - [6, 0.0]
  - - [4800, 2304, 1, 1024]
    - [7, 0.0]
  - - [2304, 4800, 1, 1024]
    - [8, 0.0]
  - - [4800, 24576, 1, 1024]
    - [9, 0.0]
  - - [32, 192, 2048, 6514]
    - [10, 0.0]
  - - [264, 384, 1, 393216]
    - [52, 0.0]
  - - [384, 200, 2048, 128]
    - [11, 0.0]
  - - [384, 384, 1, 409600]
    - [12, 0.0]
  - - [2304, 4800, 1, 2048]
    - [13, 0.0]
  - - [4800, 2304, 1, 2048]
    - [14, 0.0]
  - - [4800, 24576, 1, 2048]
    - [15, 0.0]
  - - [6514, 641, 1, 393216]
    - [16, 0.0]
  - - [49152, 256, 1, 2048]
    - [53, 0.0]
  - - [208448, 2048, 1, 2048]
    - [17, 0.0]
  - - [256, 256, 1, 180727]
    - [18, 0.0]
  - - [256, 256, 1, 181557]
    - [19, 0.0]
  - - [256, 256, 1, 331051]
    - [20, 0.0]
  - - [256, 256, 1, 365802]
    - [21, 0.0]
  - - [256, 256, 1, 395225]
    - [22, 0.0]
  - - [256, 256, 1, 401179]
    - [23, 0.0]
  - - [256, 384, 1, 120433]
    - [24, 0.0]
  - - [256, 384, 1, 133221]
    - [25, 0.0]
  - - [256, 384, 1, 141098]
    - [22, 0.0]
  - - [256, 384, 1, 180727]
    - [26, 0.0]
  - - [256, 384, 1, 181557]
    - [27, 0.0]
  - - [256, 384, 1, 331051]
    - [28, 0.0]
  - - [256, 384, 1, 365802]
    - [29, 0.0]
  - - [256, 384, 1, 395225]
    - [30, 0.0]
  - - [256, 384, 1, 401179]
    - [31, 0.0]
  - - [512, 256, 1, 133221]
    - [32, 0.0]
  - - [512, 256, 1, 141098]
    - [33, 0.0]
  - - [512, 256, 1, 180727]
    - [34, 0.0]
  - - [512, 256, 1, 181557]
    - [35, 0.0]
  - - [512, 256, 1, 331051]
    - [36, 0.0]
  - - [512, 256, 1, 365802]
    - [37, 0.0]
  - - [512, 256, 1, 395225]
    - [38, 0.0]
  - - [512, 256, 1, 401179]
    - [38, 0.0]
  - - [512, 512, 1, 365802]
    - [39, 0.0]
  - - [512, 512, 1, 401179]
    - [40, 0.0]
  - - [768, 256, 1, 133221]
    - [41, 0.0]
  - - [1024, 256, 1, 180727]
    - [42, 0.0]
  - - [1024, 256, 1, 395225]
    - [43, 0.0]
  - - [640, 512, 1, 181557]
    - [44, 0.0]
  - - [768, 512, 1, 133221]
    - [45, 0.0]
  - - [1024, 512, 1, 180727]
    - [46, 0.0]
  - - [1024, 512, 1, 395225]
    - [47, 0.0]
  - - [1536, 256, 1, 331051]
    - [48, 0.0]
  - - [1664, 256, 1, 141098]
    - [49, 0.0]
  - - [1536, 512, 1, 331051]
    - [50, 0.0]
  - - [1664, 512, 1, 141098]
    - [51, 0.0]
- 
- 
- DeviceEfficiency
- Equality
