$date
	Sat Jul 26 12:29:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module first_counter_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 1 # reset $end
$var reg 4 $ counter_out [3:0] $end
$var reg 1 % overflow_out $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
bx $
0#
0"
0!
$end
#5
1!
#10
0!
#15
0%
b0 $
1#
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
0#
#80
0!
#85
b1 $
1!
1"
#90
0!
#95
b10 $
1!
#100
0!
#105
b11 $
1!
#110
0!
#115
b100 $
1!
#120
0!
#125
b101 $
1!
#130
0!
#135
b110 $
1!
#140
0!
#145
b111 $
1!
#150
0!
#155
b1000 $
1!
#160
0!
#165
b1001 $
1!
#170
0!
#175
b1010 $
1!
#180
0!
#185
b1011 $
1!
#190
0!
#195
b1100 $
1!
#200
0!
#205
b1101 $
1!
#210
0!
#215
b1110 $
1!
#220
0!
#225
b1111 $
1!
#230
0!
#235
1%
b0 $
1!
#240
0!
#245
b1 $
1!
#250
0!
#255
b10 $
1!
#260
0!
#265
b11 $
1!
#270
0!
#275
b100 $
1!
#280
0!
#285
b101 $
1!
#290
0!
#295
b110 $
1!
#300
0!
#305
b111 $
1!
#310
0!
#315
b1000 $
1!
#320
0!
#325
b1001 $
1!
#330
0!
#335
b1010 $
1!
#340
0!
#345
b1011 $
1!
#350
0!
#355
b1100 $
1!
#360
0!
#365
b1101 $
1!
#370
0!
#375
b1110 $
1!
#380
0!
#385
b1111 $
1!
#390
0!
#395
b0 $
1!
#400
0!
#405
b1 $
1!
#410
0!
#415
b10 $
1!
#420
0!
#425
b11 $
1!
#430
0!
#435
b100 $
1!
#440
0!
#445
b101 $
1!
#450
0!
#455
b110 $
1!
#460
0!
#465
b111 $
1!
#470
0!
#475
b1000 $
1!
#480
0!
#485
b1001 $
1!
#490
0!
#495
b1010 $
1!
#500
0!
#505
b1011 $
1!
#510
0!
#515
b1100 $
1!
#520
0!
#525
b1101 $
1!
#530
0!
#535
b1110 $
1!
#540
0!
#545
b1111 $
1!
#550
0!
#555
b0 $
1!
#560
0!
#565
b1 $
1!
#570
0!
#575
b10 $
1!
#580
0!
#585
b11 $
1!
