# locations - start addresses of instructions
location    inv.a       53    # invert 16-bit register a
location    inv.b       117   # invert 16-bit register b
location    inv.c       181   # invert 16-bit register c
location    inv.d       245   # invert 16-bit register d
location    inv.?       339   # invert 16-bit register
location    inv.al      54    # invert low byte of register a
location    inv.bl      118   # invert low byte of register b
location    inv.cl      182   # invert low byte of register c
location    inv.dl      246   # invert low byte of register d
location    inv.?l      340   # invert low byte of register
location    inv.ah      55    # invert high byte of register a
location    inv.bh      119   # invert high byte of register b
location    inv.ch      183   # invert high byte of register c
location    inv.dh      247   # invert high byte of register d
location    inv.?h      341   # invert high byte of register

# instructions - actual implementation microcode

# invert (not) 16-bit register
instruction inv.a       src_xy(from_ir)   load_x            next_addr(inv.?)
instruction inv.b       src_xy(from_ir)   load_x            next_addr(inv.?)
instruction inv.c       src_xy(from_ir)   load_x            next_addr(inv.?)
instruction inv.d       src_xy(from_ir)   load_x            next_addr(inv.?)
instruction inv.?       op_16bit          alu_mode(logic)   alu_op(not_x)     load_reg(via_ir)    next_addr(fetch)

# invert (not) low byte of register
instruction inv.al      src_xy(from_ir)   load_x            next_addr(inv.?l)
instruction inv.bl      src_xy(from_ir)   load_x            next_addr(inv.?l)
instruction inv.cl      src_xy(from_ir)   load_x            next_addr(inv.?l)
instruction inv.dl      src_xy(from_ir)   load_x            next_addr(inv.?l)
instruction inv.?l      alu_mode(logic)   alu_op(not_x)     load_reg(via_ir)    next_addr(fetch)

# invert (not) high byte of register
instruction inv.ah      src_xy(from_ir)   load_x            next_addr(inv.?h)
instruction inv.bh      src_xy(from_ir)   load_x            next_addr(inv.?h)
instruction inv.ch      src_xy(from_ir)   load_x            next_addr(inv.?h)
instruction inv.dh      src_xy(from_ir)   load_x            next_addr(inv.?h)
instruction inv.?h      reg_byte(high)    alu_mode(logic)   alu_op(not_x)     load_reg(via_ir)    next_addr(fetch)
