#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015d95196d20 .scope module, "ALU_AND" "ALU_AND" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "result";
o0000015d95196eb8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000015d95146d70_0 .net "a", 6 0, o0000015d95196eb8;  0 drivers
o0000015d95196ee8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000015d9514e030_0 .net "b", 6 0, o0000015d95196ee8;  0 drivers
v0000015d9514e0d0_0 .var "result", 6 0;
E_0000015d95194f60 .event anyedge, v0000015d95146d70_0, v0000015d9514e030_0;
    .scope S_0000015d95196d20;
T_0 ;
    %wait E_0000015d95194f60;
    %load/vec4 v0000015d95146d70_0;
    %load/vec4 v0000015d9514e030_0;
    %and;
    %store/vec4 v0000015d9514e0d0_0, 0, 7;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu_and.v";
