// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MatchCalculator_L3PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.505500,HLS_SYN_LAT=114,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=1686,HLS_SYN_LUT=6125,HLS_VERSION=2020_1}" *)

module MatchCalculator_L3PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        match_0_dataarray_data_V_address0,
        match_0_dataarray_data_V_ce0,
        match_0_dataarray_data_V_q0,
        match_1_dataarray_data_V_address0,
        match_1_dataarray_data_V_ce0,
        match_1_dataarray_data_V_q0,
        match_2_dataarray_data_V_address0,
        match_2_dataarray_data_V_ce0,
        match_2_dataarray_data_V_q0,
        match_3_dataarray_data_V_address0,
        match_3_dataarray_data_V_ce0,
        match_3_dataarray_data_V_q0,
        match_4_dataarray_data_V_address0,
        match_4_dataarray_data_V_ce0,
        match_4_dataarray_data_V_q0,
        match_5_dataarray_data_V_address0,
        match_5_dataarray_data_V_ce0,
        match_5_dataarray_data_V_q0,
        match_6_dataarray_data_V_address0,
        match_6_dataarray_data_V_ce0,
        match_6_dataarray_data_V_q0,
        match_7_dataarray_data_V_address0,
        match_7_dataarray_data_V_ce0,
        match_7_dataarray_data_V_q0,
        match_0_nentries_0_V,
        match_0_nentries_1_V,
        match_1_nentries_0_V,
        match_1_nentries_1_V,
        match_2_nentries_0_V,
        match_2_nentries_1_V,
        match_3_nentries_0_V,
        match_3_nentries_1_V,
        match_4_nentries_0_V,
        match_4_nentries_1_V,
        match_5_nentries_0_V,
        match_5_nentries_1_V,
        match_6_nentries_0_V,
        match_6_nentries_1_V,
        match_7_nentries_0_V,
        match_7_nentries_1_V,
        allstub_dataarray_data_V_address0,
        allstub_dataarray_data_V_ce0,
        allstub_dataarray_data_V_q0,
        allproj_dataarray_data_V_address0,
        allproj_dataarray_data_V_ce0,
        allproj_dataarray_data_V_q0,
        bx_o_V,
        bx_o_V_ap_vld,
        fullmatch_0_dataarray_data_V_address0,
        fullmatch_0_dataarray_data_V_ce0,
        fullmatch_0_dataarray_data_V_we0,
        fullmatch_0_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] match_0_dataarray_data_V_address0;
output   match_0_dataarray_data_V_ce0;
input  [13:0] match_0_dataarray_data_V_q0;
output  [7:0] match_1_dataarray_data_V_address0;
output   match_1_dataarray_data_V_ce0;
input  [13:0] match_1_dataarray_data_V_q0;
output  [7:0] match_2_dataarray_data_V_address0;
output   match_2_dataarray_data_V_ce0;
input  [13:0] match_2_dataarray_data_V_q0;
output  [7:0] match_3_dataarray_data_V_address0;
output   match_3_dataarray_data_V_ce0;
input  [13:0] match_3_dataarray_data_V_q0;
output  [7:0] match_4_dataarray_data_V_address0;
output   match_4_dataarray_data_V_ce0;
input  [13:0] match_4_dataarray_data_V_q0;
output  [7:0] match_5_dataarray_data_V_address0;
output   match_5_dataarray_data_V_ce0;
input  [13:0] match_5_dataarray_data_V_q0;
output  [7:0] match_6_dataarray_data_V_address0;
output   match_6_dataarray_data_V_ce0;
input  [13:0] match_6_dataarray_data_V_q0;
output  [7:0] match_7_dataarray_data_V_address0;
output   match_7_dataarray_data_V_ce0;
input  [13:0] match_7_dataarray_data_V_q0;
input  [6:0] match_0_nentries_0_V;
input  [6:0] match_0_nentries_1_V;
input  [6:0] match_1_nentries_0_V;
input  [6:0] match_1_nentries_1_V;
input  [6:0] match_2_nentries_0_V;
input  [6:0] match_2_nentries_1_V;
input  [6:0] match_3_nentries_0_V;
input  [6:0] match_3_nentries_1_V;
input  [6:0] match_4_nentries_0_V;
input  [6:0] match_4_nentries_1_V;
input  [6:0] match_5_nentries_0_V;
input  [6:0] match_5_nentries_1_V;
input  [6:0] match_6_nentries_0_V;
input  [6:0] match_6_nentries_1_V;
input  [6:0] match_7_nentries_0_V;
input  [6:0] match_7_nentries_1_V;
output  [9:0] allstub_dataarray_data_V_address0;
output   allstub_dataarray_data_V_ce0;
input  [35:0] allstub_dataarray_data_V_q0;
output  [9:0] allproj_dataarray_data_V_address0;
output   allproj_dataarray_data_V_ce0;
input  [59:0] allproj_dataarray_data_V_q0;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] fullmatch_0_dataarray_data_V_address0;
output   fullmatch_0_dataarray_data_V_ce0;
output   fullmatch_0_dataarray_data_V_we0;
output  [51:0] fullmatch_0_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg match_0_dataarray_data_V_ce0;
reg match_1_dataarray_data_V_ce0;
reg match_2_dataarray_data_V_ce0;
reg match_3_dataarray_data_V_ce0;
reg match_4_dataarray_data_V_ce0;
reg match_5_dataarray_data_V_ce0;
reg match_6_dataarray_data_V_ce0;
reg match_7_dataarray_data_V_ce0;
reg allstub_dataarray_data_V_ce0;
reg allproj_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln453_fu_2147_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
reg    bx_o_V_1_ack_in;
reg    ap_block_state9_pp0_stage0_iter7;
reg    ap_enable_reg_pp0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [3:0] LUT_matchcut_phi1_address0;
reg    LUT_matchcut_phi1_ce0;
wire   [6:0] LUT_matchcut_phi1_q0;
wire   [3:0] LUT_matchcut_z2_address0;
reg    LUT_matchcut_z2_ce0;
wire   [7:0] LUT_matchcut_z2_q0;
reg   [0:0] do_init_reg_500;
reg   [0:0] p_rewind_reg_516;
reg   [2:0] bx_V92_rewind_reg_530;
reg   [6:0] t_V43_reg_544;
reg   [0:0] read_0_016_reg_558;
reg   [0:0] read_1_015_reg_572;
reg   [0:0] read_2_014_reg_586;
reg   [0:0] read_3_013_reg_600;
reg   [0:0] read_4_012_reg_614;
reg   [0:0] read_5_011_reg_628;
reg   [0:0] read_6_010_reg_642;
reg   [0:0] read_7_09_reg_656;
reg   [6:0] addr_V_0_08_reg_670;
reg   [6:0] addr_V_1_07_reg_684;
reg   [6:0] addr_V_2_06_reg_698;
reg   [6:0] addr_V_3_05_reg_712;
reg   [6:0] addr_V_4_04_reg_726;
reg   [6:0] addr_V_5_03_reg_740;
reg   [6:0] addr_V_6_02_reg_754;
reg   [6:0] addr_V_7_01_reg_768;
reg   [0:0] p_phi_reg_782;
reg   [0:0] p_phi_reg_782_pp0_iter1_reg;
reg   [0:0] p_phi_reg_782_pp0_iter2_reg;
reg   [0:0] p_phi_reg_782_pp0_iter3_reg;
reg   [0:0] p_phi_reg_782_pp0_iter4_reg;
reg   [0:0] p_phi_reg_782_pp0_iter5_reg;
reg   [0:0] p_phi_reg_782_pp0_iter6_reg;
reg   [2:0] bx_V92_phi_reg_794;
reg   [2:0] bx_V92_phi_reg_794_pp0_iter1_reg;
reg   [2:0] bx_V92_phi_reg_794_pp0_iter2_reg;
reg   [2:0] bx_V92_phi_reg_794_pp0_iter3_reg;
reg   [2:0] bx_V92_phi_reg_794_pp0_iter4_reg;
reg   [2:0] bx_V92_phi_reg_794_pp0_iter5_reg;
reg   [0:0] inread_assign69_reg_808;
reg   [0:0] inread_assign_168_reg_822;
reg   [0:0] inread_assign_267_reg_836;
reg   [0:0] inread_assign_366_reg_850;
reg   [0:0] valid_L1_1_next65_reg_864;
reg   [0:0] valid_L1_2_next64_reg_879;
reg   [0:0] valid_L1_3_next63_reg_894;
reg   [0:0] valid_L1_4_next62_reg_909;
reg   [0:0] vA_L1_1_next_361_reg_924;
reg   [0:0] vA_L1_2_next_360_reg_939;
reg   [0:0] vA_L1_3_next_359_reg_954;
reg   [0:0] vA_L1_4_next_358_reg_969;
reg   [0:0] valid_L1_1_next_157_reg_984;
reg   [0:0] valid_L1_2_next_156_reg_999;
reg   [0:0] valid_L1_3_next_155_reg_1014;
reg   [0:0] valid_L1_4_next_154_reg_1029;
reg   [0:0] sA_L1_1_next_353_reg_1044;
reg   [0:0] sA_L1_2_next_352_reg_1059;
reg   [0:0] sA_L1_3_next_351_reg_1074;
reg   [0:0] sA_L1_4_next_350_reg_1089;
reg   [0:0] sB_L1_1_next_349_reg_1104;
reg   [0:0] sB_L1_2_next_348_reg_1119;
reg   [0:0] sB_L1_3_next_347_reg_1134;
reg   [0:0] sB_L1_4_next_346_reg_1149;
reg   [0:0] sB_L2_2_next_380_reg_1164;
reg   [0:0] sB_L2_1_next_379_reg_1178;
reg   [0:0] sA_L2_2_next_378_reg_1192;
reg   [0:0] sA_L2_1_next_377_reg_1206;
reg   [0:0] valid_L2_2_next_176_reg_1220;
reg   [0:0] valid_L2_1_next_175_reg_1234;
reg   [0:0] vA_L2_2_next_174_reg_1248;
reg   [0:0] vA_L2_1_next_173_reg_1262;
reg   [0:0] valid_L2_2_next72_reg_1276;
reg   [0:0] valid_L2_1_next71_reg_1290;
reg   [0:0] inread_assign_570_reg_1304;
reg   [0:0] inread_assign_445_reg_1318;
reg   [13:0] cm_L1_1_next_data_V39_reg_1332;
reg   [13:0] cm_L1_2_next_data_V38_reg_1346;
reg   [13:0] cm_L1_3_next_data_V37_reg_1360;
reg   [13:0] cm_L1_4_next_data_V36_reg_1374;
reg   [13:0] p_Val2_335_reg_1388;
reg   [13:0] p_Val2_834_reg_1402;
reg   [13:0] p_Val2_1433_reg_1416;
reg   [13:0] p_Val2_2032_reg_1430;
reg   [13:0] cm_L1_1_next_data_V_231_reg_1444;
reg   [13:0] cm_L1_2_next_data_V_230_reg_1458;
reg   [13:0] cm_L1_3_next_data_V_229_reg_1472;
reg   [13:0] cm_L1_4_next_data_V_228_reg_1486;
reg   [13:0] cm_L2_1_next_data_V27_reg_1500;
reg   [13:0] cm_L2_2_next_data_V26_reg_1514;
reg   [13:0] p_Val2_2625_reg_1528;
reg   [13:0] p_Val2_3024_reg_1542;
reg   [13:0] cm_L2_1_next_data_V_223_reg_1556;
reg   [13:0] cm_L2_2_next_data_V_222_reg_1570;
reg   [0:0] sB_L3_next_385_reg_1584;
reg   [0:0] sA_L3_next_384_reg_1598;
reg   [0:0] valid_L3_next_183_reg_1612;
reg   [0:0] vA_L3_next_182_reg_1626;
reg   [0:0] valid_L3_next81_reg_1640;
reg   [13:0] p_Val2_3421_reg_1654;
reg   [13:0] cm_L3_next_data_V_220_reg_1668;
reg   [13:0] cm_L3_next_data_V18_reg_1682;
reg   [6:0] p_0155_0_i42_reg_1696;
reg   [0:0] p_0997_0_i41_reg_1710;
wire   [6:0] select_ln554_fu_1829_p3;
reg   [6:0] select_ln554_reg_7120;
wire   [6:0] select_ln554_1_fu_1843_p3;
reg   [6:0] select_ln554_1_reg_7125;
wire   [6:0] select_ln554_2_fu_1857_p3;
reg   [6:0] select_ln554_2_reg_7130;
wire   [6:0] select_ln554_3_fu_1871_p3;
reg   [6:0] select_ln554_3_reg_7135;
wire   [6:0] select_ln554_4_fu_1885_p3;
reg   [6:0] select_ln554_4_reg_7140;
wire   [6:0] select_ln554_5_fu_1899_p3;
reg   [6:0] select_ln554_5_reg_7145;
wire   [6:0] select_ln554_6_fu_1913_p3;
reg   [6:0] select_ln554_6_reg_7150;
wire   [6:0] select_ln554_7_fu_1927_p3;
reg   [6:0] select_ln554_7_reg_7155;
wire   [0:0] icmp_ln887_fu_2039_p2;
reg   [0:0] icmp_ln887_reg_7200;
wire   [0:0] icmp_ln895_fu_2045_p2;
reg   [0:0] icmp_ln895_reg_7206;
wire   [0:0] icmp_ln887_1_fu_2051_p2;
reg   [0:0] icmp_ln887_1_reg_7212;
wire   [0:0] icmp_ln895_1_fu_2057_p2;
reg   [0:0] icmp_ln895_1_reg_7218;
wire   [0:0] icmp_ln887_2_fu_2063_p2;
reg   [0:0] icmp_ln887_2_reg_7224;
wire   [0:0] icmp_ln895_2_fu_2069_p2;
reg   [0:0] icmp_ln895_2_reg_7230;
wire   [0:0] icmp_ln887_3_fu_2075_p2;
reg   [0:0] icmp_ln887_3_reg_7236;
wire   [0:0] icmp_ln895_3_fu_2081_p2;
reg   [0:0] icmp_ln895_3_reg_7242;
wire   [0:0] icmp_ln887_4_fu_2087_p2;
reg   [0:0] icmp_ln887_4_reg_7248;
wire   [0:0] icmp_ln895_4_fu_2093_p2;
reg   [0:0] icmp_ln895_4_reg_7254;
wire   [0:0] icmp_ln887_5_fu_2099_p2;
reg   [0:0] icmp_ln887_5_reg_7260;
wire   [0:0] icmp_ln895_5_fu_2105_p2;
reg   [0:0] icmp_ln895_5_reg_7266;
wire   [0:0] icmp_ln887_6_fu_2111_p2;
reg   [0:0] icmp_ln887_6_reg_7272;
wire   [0:0] icmp_ln895_6_fu_2117_p2;
reg   [0:0] icmp_ln895_6_reg_7278;
wire   [0:0] icmp_ln887_7_fu_2123_p2;
reg   [0:0] icmp_ln887_7_reg_7284;
wire   [0:0] icmp_ln895_7_fu_2129_p2;
reg   [0:0] icmp_ln895_7_reg_7290;
wire   [0:0] icmp_ln879_fu_2135_p2;
reg   [0:0] icmp_ln879_reg_7296;
reg   [0:0] icmp_ln879_reg_7296_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_7296_pp0_iter2_reg;
wire   [6:0] t_V_fu_2141_p2;
reg   [6:0] t_V_reg_7301;
reg   [0:0] icmp_ln453_reg_7306;
reg   [0:0] icmp_ln453_reg_7306_pp0_iter1_reg;
reg   [0:0] icmp_ln453_reg_7306_pp0_iter2_reg;
reg   [0:0] icmp_ln453_reg_7306_pp0_iter3_reg;
reg   [0:0] icmp_ln453_reg_7306_pp0_iter4_reg;
reg   [0:0] icmp_ln453_reg_7306_pp0_iter5_reg;
reg   [0:0] icmp_ln453_reg_7306_pp0_iter6_reg;
wire   [0:0] valid1_fu_2153_p2;
reg   [0:0] valid1_reg_7310;
wire   [0:0] valid2_fu_2157_p2;
reg   [0:0] valid2_reg_7318;
wire   [0:0] valid3_fu_2161_p2;
reg   [0:0] valid3_reg_7326;
wire   [0:0] valid4_fu_2165_p2;
reg   [0:0] valid4_reg_7334;
wire   [0:0] valid5_fu_2169_p2;
reg   [0:0] valid5_reg_7342;
wire   [0:0] valid6_fu_2173_p2;
reg   [0:0] valid6_reg_7350;
wire   [0:0] valid7_fu_2177_p2;
reg   [0:0] valid7_reg_7358;
wire   [0:0] valid8_fu_2181_p2;
reg   [0:0] valid8_reg_7366;
wire   [0:0] xor_ln54_1_fu_2203_p2;
reg   [0:0] xor_ln54_1_reg_7374;
wire   [0:0] read_0_fu_2215_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] xor_ln55_fu_2227_p2;
reg   [0:0] xor_ln55_reg_7384;
wire   [0:0] read_1_fu_2239_p2;
wire   [0:0] and_ln60_fu_2357_p2;
reg   [0:0] and_ln60_reg_7394;
wire   [2:0] select_ln60_1_fu_2377_p3;
reg   [2:0] select_ln60_1_reg_7401;
wire   [0:0] xor_ln88_fu_2389_p2;
reg   [0:0] xor_ln88_reg_7409;
wire   [0:0] xor_ln97_fu_2399_p2;
reg   [0:0] xor_ln97_reg_7415;
wire   [0:0] xor_ln54_3_fu_2423_p2;
reg   [0:0] xor_ln54_3_reg_7421;
wire   [0:0] read_2_fu_2435_p2;
wire   [0:0] xor_ln55_1_fu_2447_p2;
reg   [0:0] xor_ln55_1_reg_7431;
wire   [0:0] read_3_fu_2459_p2;
wire   [0:0] and_ln60_1_fu_2577_p2;
reg   [0:0] and_ln60_1_reg_7441;
wire   [2:0] select_ln60_3_fu_2597_p3;
reg   [2:0] select_ln60_3_reg_7448;
wire   [0:0] xor_ln88_1_fu_2609_p2;
reg   [0:0] xor_ln88_1_reg_7456;
wire   [0:0] xor_ln97_1_fu_2619_p2;
reg   [0:0] xor_ln97_1_reg_7462;
wire   [0:0] xor_ln54_5_fu_2643_p2;
reg   [0:0] xor_ln54_5_reg_7468;
wire   [0:0] read_4_fu_2655_p2;
wire   [0:0] xor_ln55_2_fu_2667_p2;
reg   [0:0] xor_ln55_2_reg_7478;
wire   [0:0] read_5_fu_2679_p2;
wire   [0:0] and_ln60_2_fu_2797_p2;
reg   [0:0] and_ln60_2_reg_7488;
wire   [2:0] select_ln60_5_fu_2817_p3;
reg   [2:0] select_ln60_5_reg_7495;
wire   [0:0] xor_ln88_2_fu_2829_p2;
reg   [0:0] xor_ln88_2_reg_7503;
wire   [0:0] xor_ln97_2_fu_2839_p2;
reg   [0:0] xor_ln97_2_reg_7509;
wire   [0:0] xor_ln54_7_fu_2863_p2;
reg   [0:0] xor_ln54_7_reg_7515;
wire   [0:0] read_6_fu_2875_p2;
wire   [0:0] xor_ln55_3_fu_2887_p2;
reg   [0:0] xor_ln55_3_reg_7525;
wire   [0:0] read_7_fu_2899_p2;
wire   [0:0] and_ln60_3_fu_3017_p2;
reg   [0:0] and_ln60_3_reg_7535;
wire   [2:0] select_ln60_7_fu_3037_p3;
reg   [2:0] select_ln60_7_reg_7542;
wire   [0:0] xor_ln88_3_fu_3049_p2;
reg   [0:0] xor_ln88_3_reg_7550;
wire   [0:0] xor_ln97_3_fu_3059_p2;
reg   [0:0] xor_ln97_3_reg_7556;
wire   [13:0] tmpB_L1_1_data_V_fu_3277_p3;
reg   [13:0] tmpB_L1_1_data_V_reg_7562;
reg    ap_enable_reg_pp0_iter2;
wire   [13:0] tmpA_L1_1_data_V_fu_3309_p3;
reg   [13:0] tmpA_L1_1_data_V_reg_7567;
wire   [13:0] cm_L1_1_next_data_V_fu_3340_p3;
reg   [13:0] cm_L1_1_next_data_V_reg_7572;
wire   [0:0] sB_L1_1_fu_3370_p3;
wire   [0:0] sA_L1_1_fu_3400_p3;
wire   [0:0] vB_L1_1_fu_3428_p3;
wire   [0:0] vA_L1_1_fu_3456_p3;
wire   [0:0] valid_L1_1_4_fu_3488_p3;
wire   [13:0] tmpB_L1_2_data_V_fu_3708_p3;
reg   [13:0] tmpB_L1_2_data_V_reg_7602;
wire   [13:0] tmpA_L1_2_data_V_fu_3740_p3;
reg   [13:0] tmpA_L1_2_data_V_reg_7607;
wire   [13:0] cm_L1_2_next_data_V_fu_3771_p3;
reg   [13:0] cm_L1_2_next_data_V_reg_7612;
wire   [0:0] sB_L1_2_fu_3801_p3;
wire   [0:0] sA_L1_2_fu_3831_p3;
wire   [0:0] vB_L1_2_fu_3859_p3;
wire   [0:0] vA_L1_2_fu_3887_p3;
wire   [0:0] valid_L1_2_4_fu_3919_p3;
wire   [13:0] tmpB_L1_3_data_V_fu_4139_p3;
reg   [13:0] tmpB_L1_3_data_V_reg_7642;
wire   [13:0] tmpA_L1_3_data_V_fu_4171_p3;
reg   [13:0] tmpA_L1_3_data_V_reg_7647;
wire   [13:0] cm_L1_3_next_data_V_fu_4202_p3;
reg   [13:0] cm_L1_3_next_data_V_reg_7652;
wire   [0:0] sB_L1_3_fu_4232_p3;
wire   [0:0] sA_L1_3_fu_4262_p3;
wire   [0:0] vB_L1_3_fu_4290_p3;
wire   [0:0] vA_L1_3_fu_4318_p3;
wire   [0:0] valid_L1_3_4_fu_4350_p3;
wire   [13:0] tmpB_L1_4_data_V_fu_4570_p3;
reg   [13:0] tmpB_L1_4_data_V_reg_7682;
wire   [13:0] tmpA_L1_4_data_V_fu_4602_p3;
reg   [13:0] tmpA_L1_4_data_V_reg_7687;
wire   [13:0] cm_L1_4_next_data_V_fu_4633_p3;
reg   [13:0] cm_L1_4_next_data_V_reg_7692;
wire   [0:0] sB_L1_4_fu_4663_p3;
wire   [0:0] sA_L1_4_fu_4693_p3;
wire   [0:0] vB_L1_4_fu_4721_p3;
wire   [0:0] vA_L1_4_fu_4749_p3;
wire   [0:0] valid_L1_4_4_fu_4781_p3;
wire   [0:0] read_L1_1_fu_4819_p2;
wire   [0:0] read_L1_2_fu_4843_p2;
wire   [13:0] tmpB_L2_1_data_V_fu_5209_p3;
reg   [13:0] tmpB_L2_1_data_V_reg_7732;
wire   [13:0] tmpA_L2_1_data_V_fu_5241_p3;
reg   [13:0] tmpA_L2_1_data_V_reg_7737;
wire   [13:0] cm_L2_1_next_data_V_fu_5273_p3;
reg   [13:0] cm_L2_1_next_data_V_reg_7742;
wire   [0:0] sB_L2_1_fu_5309_p3;
reg   [0:0] sB_L2_1_reg_7749;
wire   [0:0] sA_L2_1_fu_5339_p3;
reg   [0:0] sA_L2_1_reg_7754;
wire   [0:0] vB_L2_1_fu_5369_p3;
reg   [0:0] vB_L2_1_reg_7759;
wire   [0:0] vA_L2_1_fu_5399_p3;
reg   [0:0] vA_L2_1_reg_7764;
wire   [0:0] valid_L2_1_4_fu_5433_p3;
reg   [0:0] valid_L2_1_4_reg_7769;
wire   [0:0] read_L1_3_fu_5471_p2;
wire   [0:0] read_L1_4_fu_5495_p2;
wire   [13:0] tmpB_L2_2_data_V_fu_5861_p3;
reg   [13:0] tmpB_L2_2_data_V_reg_7791;
wire   [13:0] tmpA_L2_2_data_V_fu_5893_p3;
reg   [13:0] tmpA_L2_2_data_V_reg_7796;
wire   [13:0] cm_L2_2_next_data_V_fu_5925_p3;
reg   [13:0] cm_L2_2_next_data_V_reg_7801;
wire   [0:0] sB_L2_2_fu_5961_p3;
reg   [0:0] sB_L2_2_reg_7808;
wire   [0:0] sA_L2_2_fu_5991_p3;
reg   [0:0] sA_L2_2_reg_7813;
wire   [0:0] vB_L2_2_fu_6021_p3;
reg   [0:0] vB_L2_2_reg_7818;
wire   [0:0] vA_L2_2_fu_6051_p3;
reg   [0:0] vA_L2_2_reg_7823;
wire   [0:0] valid_L2_2_4_fu_6085_p3;
reg   [0:0] valid_L2_2_4_reg_7828;
reg   [6:0] p_Result_i24_reg_7840;
reg   [6:0] p_Result_i27_reg_7848;
wire   [0:0] read_L2_1_fu_6128_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [0:0] read_L2_2_fu_6145_p2;
wire   [13:0] tmpB_L3_data_V_fu_6400_p3;
reg   [13:0] tmpB_L3_data_V_reg_7866;
wire   [13:0] tmpA_L3_data_V_fu_6431_p3;
reg   [13:0] tmpA_L3_data_V_reg_7871;
wire   [13:0] cm_L3_next_data_V_fu_6462_p3;
reg   [13:0] cm_L3_next_data_V_reg_7876;
wire   [0:0] vB_L3_fu_6490_p3;
reg   [0:0] vB_L3_reg_7881;
wire   [0:0] vA_L3_fu_6519_p3;
reg   [0:0] vA_L3_reg_7886;
wire   [0:0] valid_L3_fu_6552_p3;
reg   [0:0] valid_L3_reg_7891;
reg   [0:0] valid_L3_reg_7891_pp0_iter4_reg;
reg   [0:0] valid_L3_reg_7891_pp0_iter5_reg;
reg   [0:0] valid_L3_reg_7891_pp0_iter6_reg;
wire   [0:0] sA_L3_fu_6588_p3;
reg   [0:0] sA_L3_reg_7897;
wire   [0:0] sB_L3_fu_6618_p3;
reg   [0:0] sB_L3_reg_7902;
wire   [6:0] stubid_V_fu_6636_p1;
reg   [6:0] stubid_V_reg_7907;
reg   [6:0] stubid_V_reg_7907_pp0_iter4_reg;
reg   [6:0] stubid_V_reg_7907_pp0_iter5_reg;
reg   [6:0] stubid_V_reg_7907_pp0_iter6_reg;
wire   [0:0] newtracklet_fu_6672_p2;
reg   [0:0] newtracklet_reg_7922;
reg   [0:0] newtracklet_reg_7922_pp0_iter4_reg;
reg   [0:0] newtracklet_reg_7922_pp0_iter5_reg;
reg   [0:0] newtracklet_reg_7922_pp0_iter6_reg;
reg   [59:0] proj_data_V_reg_7928;
reg   [59:0] proj_data_V_reg_7928_pp0_iter6_reg;
wire  signed [6:0] stub_r_V_fu_6682_p4;
reg  signed [6:0] stub_r_V_reg_7933;
reg  signed [6:0] stub_r_V_reg_7933_pp0_iter6_reg;
wire   [2:0] projseed_next_V_fu_6692_p4;
reg   [2:0] projseed_next_V_reg_7938;
reg   [2:0] projseed_next_V_reg_7938_pp0_iter6_reg;
reg   [13:0] proj_phi_V_reg_7943;
reg   [9:0] trunc_ln2_reg_7948;
reg   [9:0] trunc_ln_reg_7953;
reg   [9:0] trunc_ln3_reg_7958;
reg   [9:0] trunc_ln1354_2_reg_7963;
reg   [13:0] tmp_11_reg_7968;
wire   [9:0] delta_z_V_fu_6810_p2;
reg   [9:0] delta_z_V_reg_7983;
wire   [16:0] delta_phi_V_fu_6835_p2;
reg   [16:0] delta_phi_V_reg_7988;
reg   [0:0] tmp_12_reg_7994;
wire   [16:0] sub_ln214_fu_6849_p2;
reg   [16:0] sub_ln214_reg_7999;
reg   [6:0] LUT_matchcut_phi1_load_reg_8004;
wire   [0:0] icmp_ln887_8_fu_6859_p2;
reg   [0:0] icmp_ln887_8_reg_8009;
wire   [0:0] icmp_ln891_fu_6879_p2;
reg   [0:0] icmp_ln891_reg_8017;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_phi_mux_do_init_phi_fu_504_p6;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_520_p6;
reg   [2:0] ap_phi_mux_bx_V92_rewind_phi_fu_534_p6;
reg   [6:0] ap_phi_mux_t_V43_phi_fu_548_p6;
reg   [0:0] ap_phi_mux_read_0_016_phi_fu_562_p6;
reg   [0:0] ap_phi_mux_read_1_015_phi_fu_576_p6;
reg   [0:0] ap_phi_mux_read_2_014_phi_fu_590_p6;
reg   [0:0] ap_phi_mux_read_3_013_phi_fu_604_p6;
reg   [0:0] ap_phi_mux_read_4_012_phi_fu_618_p6;
reg   [0:0] ap_phi_mux_read_5_011_phi_fu_632_p6;
reg   [0:0] ap_phi_mux_read_6_010_phi_fu_646_p6;
reg   [0:0] ap_phi_mux_read_7_09_phi_fu_660_p6;
reg   [6:0] ap_phi_mux_addr_V_0_08_phi_fu_674_p6;
reg   [6:0] ap_phi_mux_addr_V_1_07_phi_fu_688_p6;
reg   [6:0] ap_phi_mux_addr_V_2_06_phi_fu_702_p6;
reg   [6:0] ap_phi_mux_addr_V_3_05_phi_fu_716_p6;
reg   [6:0] ap_phi_mux_addr_V_4_04_phi_fu_730_p6;
reg   [6:0] ap_phi_mux_addr_V_5_03_phi_fu_744_p6;
reg   [6:0] ap_phi_mux_addr_V_6_02_phi_fu_758_p6;
reg   [6:0] ap_phi_mux_addr_V_7_01_phi_fu_772_p6;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_786_p4;
wire   [0:0] trunc_ln209_fu_1754_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_782;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V92_phi_reg_794;
reg   [0:0] ap_phi_mux_inread_assign69_phi_fu_812_p6;
reg   [0:0] ap_phi_mux_inread_assign_168_phi_fu_826_p6;
reg   [0:0] ap_phi_mux_inread_assign_267_phi_fu_840_p6;
reg   [0:0] ap_phi_mux_inread_assign_366_phi_fu_854_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6;
reg   [0:0] ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6;
reg   [0:0] ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6;
reg   [0:0] ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6;
reg   [0:0] ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6;
reg   [0:0] ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6;
reg   [0:0] ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6;
reg   [0:0] ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6;
reg   [0:0] ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6;
reg   [0:0] ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6;
reg   [0:0] ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6;
reg   [0:0] ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6;
reg   [0:0] ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6;
reg   [0:0] ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6;
reg   [0:0] ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6;
reg   [0:0] ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6;
reg   [0:0] ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6;
reg   [0:0] ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6;
reg   [0:0] ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6;
reg   [0:0] ap_phi_mux_inread_assign_570_phi_fu_1308_p6;
reg   [0:0] ap_phi_mux_inread_assign_445_phi_fu_1322_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6;
reg   [13:0] ap_phi_mux_p_Val2_335_phi_fu_1392_p6;
reg   [13:0] ap_phi_mux_p_Val2_834_phi_fu_1406_p6;
reg   [13:0] ap_phi_mux_p_Val2_1433_phi_fu_1420_p6;
reg   [13:0] ap_phi_mux_p_Val2_2032_phi_fu_1434_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6;
reg   [13:0] ap_phi_mux_p_Val2_2625_phi_fu_1532_p6;
reg   [13:0] ap_phi_mux_p_Val2_3024_phi_fu_1546_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6;
reg   [0:0] ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6;
reg   [0:0] ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6;
reg   [0:0] ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6;
reg   [0:0] ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6;
reg   [0:0] ap_phi_mux_valid_L3_next81_phi_fu_1644_p6;
reg   [13:0] ap_phi_mux_p_Val2_3421_phi_fu_1658_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6;
reg   [6:0] ap_phi_mux_p_0155_2_i_phi_fu_1743_p6;
reg   [0:0] ap_phi_mux_p_0997_2_i_phi_fu_1728_p6;
wire   [0:0] ap_phi_reg_pp0_iter7_p_0997_2_i_reg_1724;
wire   [0:0] or_ln835_fu_7014_p2;
wire   [0:0] icmp_ln837_fu_7035_p2;
wire   [0:0] or_ln758_fu_6894_p2;
wire   [6:0] nmcout1_V_fu_7078_p2;
wire   [6:0] ap_phi_reg_pp0_iter7_p_0155_2_i_reg_1739;
wire   [63:0] zext_ln57_fu_1943_p1;
wire   [63:0] zext_ln57_1_fu_1956_p1;
wire   [63:0] zext_ln57_2_fu_1969_p1;
wire   [63:0] zext_ln57_3_fu_1982_p1;
wire   [63:0] zext_ln57_4_fu_1995_p1;
wire   [63:0] zext_ln57_5_fu_2008_p1;
wire   [63:0] zext_ln57_6_fu_2021_p1;
wire   [63:0] zext_ln57_7_fu_2034_p1;
wire   [63:0] zext_ln57_8_fu_6648_p1;
wire   [63:0] zext_ln57_9_fu_6661_p1;
wire   [63:0] zext_ln544_fu_6797_p1;
wire   [63:0] zext_ln321_1_fu_7073_p1;
reg   [16:0] best_delta_phi_V_017_fu_206;
wire   [16:0] select_ln887_fu_6982_p3;
reg   [51:0] bestmatch_next_01819_fu_210;
wire   [51:0] select_ln887_1_fu_6989_p3;
reg   [6:0] id_V_fu_214;
wire   [6:0] projid_V_fu_6626_p4;
reg   [2:0] p_0990_01516_i44_fu_218;
wire   [2:0] select_ln887_2_fu_6997_p3;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] addr_0_V_fu_1823_p2;
wire   [6:0] addr_1_V_fu_1837_p2;
wire   [6:0] addr_2_V_fu_1851_p2;
wire   [6:0] addr_3_V_fu_1865_p2;
wire   [6:0] addr_4_V_fu_1879_p2;
wire   [6:0] addr_5_V_fu_1893_p2;
wire   [6:0] addr_6_V_fu_1907_p2;
wire   [6:0] addr_7_V_fu_1921_p2;
wire   [7:0] tmp_3_fu_1935_p3;
wire   [7:0] tmp_4_fu_1948_p3;
wire   [7:0] tmp_5_fu_1961_p3;
wire   [7:0] tmp_6_fu_1974_p3;
wire   [7:0] tmp_7_fu_1987_p3;
wire   [7:0] tmp_8_fu_2000_p3;
wire   [7:0] tmp_9_fu_2013_p3;
wire   [7:0] tmp_s_fu_2026_p3;
wire   [6:0] ncm_0_V_fu_1759_p3;
wire   [6:0] ncm_1_V_fu_1767_p3;
wire   [6:0] ncm_2_V_fu_1775_p3;
wire   [6:0] ncm_3_V_fu_1783_p3;
wire   [6:0] ncm_4_V_fu_1791_p3;
wire   [6:0] ncm_5_V_fu_1799_p3;
wire   [6:0] ncm_6_V_fu_1807_p3;
wire   [6:0] ncm_7_V_fu_1815_p3;
wire   [0:0] xor_ln54_fu_2185_p2;
wire   [0:0] or_ln54_fu_2191_p2;
wire   [0:0] and_ln54_fu_2197_p2;
wire   [0:0] or_ln54_1_fu_2209_p2;
wire   [0:0] and_ln55_fu_2221_p2;
wire   [0:0] or_ln55_fu_2233_p2;
wire   [0:0] xor_ln59_1_fu_2251_p2;
wire   [0:0] and_ln59_fu_2257_p2;
wire   [0:0] xor_ln59_fu_2245_p2;
wire   [0:0] xor_ln60_fu_2269_p2;
wire   [0:0] or_ln62_fu_2293_p2;
wire   [0:0] or_ln61_fu_2281_p2;
wire   [0:0] or_ln59_fu_2263_p2;
wire   [0:0] or_ln60_fu_2275_p2;
wire   [0:0] or_ln61_1_fu_2287_p2;
wire   [0:0] and_ln61_1_fu_2317_p2;
wire   [0:0] xor_ln61_fu_2305_p2;
wire   [0:0] and_ln61_2_fu_2323_p2;
wire   [0:0] and_ln61_fu_2311_p2;
wire   [0:0] and_ln61_3_fu_2329_p2;
wire   [0:0] or_ln62_1_fu_2299_p2;
wire   [0:0] or_ln61_2_fu_2343_p2;
wire   [2:0] select_ln61_fu_2335_p3;
wire   [0:0] or_ln60_6_fu_2371_p2;
wire   [2:0] select_ln60_fu_2363_p3;
wire   [2:0] select_ln61_1_fu_2349_p3;
wire   [0:0] and_ln88_fu_2385_p2;
wire   [0:0] and_ln97_fu_2395_p2;
wire   [0:0] xor_ln54_2_fu_2405_p2;
wire   [0:0] or_ln54_2_fu_2411_p2;
wire   [0:0] and_ln54_2_fu_2417_p2;
wire   [0:0] or_ln54_3_fu_2429_p2;
wire   [0:0] and_ln55_2_fu_2441_p2;
wire   [0:0] or_ln55_1_fu_2453_p2;
wire   [0:0] xor_ln59_3_fu_2471_p2;
wire   [0:0] and_ln59_1_fu_2477_p2;
wire   [0:0] xor_ln59_2_fu_2465_p2;
wire   [0:0] xor_ln60_1_fu_2489_p2;
wire   [0:0] or_ln62_2_fu_2513_p2;
wire   [0:0] or_ln61_3_fu_2501_p2;
wire   [0:0] or_ln59_1_fu_2483_p2;
wire   [0:0] or_ln60_1_fu_2495_p2;
wire   [0:0] or_ln61_4_fu_2507_p2;
wire   [0:0] and_ln61_5_fu_2537_p2;
wire   [0:0] xor_ln61_1_fu_2525_p2;
wire   [0:0] and_ln61_6_fu_2543_p2;
wire   [0:0] and_ln61_4_fu_2531_p2;
wire   [0:0] and_ln61_7_fu_2549_p2;
wire   [0:0] or_ln62_3_fu_2519_p2;
wire   [0:0] or_ln61_5_fu_2563_p2;
wire   [2:0] select_ln61_2_fu_2555_p3;
wire   [0:0] or_ln60_7_fu_2591_p2;
wire   [2:0] select_ln60_2_fu_2583_p3;
wire   [2:0] select_ln61_3_fu_2569_p3;
wire   [0:0] and_ln88_2_fu_2605_p2;
wire   [0:0] and_ln97_2_fu_2615_p2;
wire   [0:0] xor_ln54_4_fu_2625_p2;
wire   [0:0] or_ln54_4_fu_2631_p2;
wire   [0:0] and_ln54_4_fu_2637_p2;
wire   [0:0] or_ln54_5_fu_2649_p2;
wire   [0:0] and_ln55_4_fu_2661_p2;
wire   [0:0] or_ln55_2_fu_2673_p2;
wire   [0:0] xor_ln59_5_fu_2691_p2;
wire   [0:0] and_ln59_2_fu_2697_p2;
wire   [0:0] xor_ln59_4_fu_2685_p2;
wire   [0:0] xor_ln60_2_fu_2709_p2;
wire   [0:0] or_ln62_4_fu_2733_p2;
wire   [0:0] or_ln61_6_fu_2721_p2;
wire   [0:0] or_ln59_2_fu_2703_p2;
wire   [0:0] or_ln60_2_fu_2715_p2;
wire   [0:0] or_ln61_7_fu_2727_p2;
wire   [0:0] and_ln61_9_fu_2757_p2;
wire   [0:0] xor_ln61_2_fu_2745_p2;
wire   [0:0] and_ln61_10_fu_2763_p2;
wire   [0:0] and_ln61_8_fu_2751_p2;
wire   [0:0] and_ln61_11_fu_2769_p2;
wire   [0:0] or_ln62_5_fu_2739_p2;
wire   [0:0] or_ln61_8_fu_2783_p2;
wire   [2:0] select_ln61_4_fu_2775_p3;
wire   [0:0] or_ln60_8_fu_2811_p2;
wire   [2:0] select_ln60_4_fu_2803_p3;
wire   [2:0] select_ln61_5_fu_2789_p3;
wire   [0:0] and_ln88_4_fu_2825_p2;
wire   [0:0] and_ln97_4_fu_2835_p2;
wire   [0:0] xor_ln54_6_fu_2845_p2;
wire   [0:0] or_ln54_6_fu_2851_p2;
wire   [0:0] and_ln54_6_fu_2857_p2;
wire   [0:0] or_ln54_7_fu_2869_p2;
wire   [0:0] and_ln55_6_fu_2881_p2;
wire   [0:0] or_ln55_3_fu_2893_p2;
wire   [0:0] xor_ln59_7_fu_2911_p2;
wire   [0:0] and_ln59_3_fu_2917_p2;
wire   [0:0] xor_ln59_6_fu_2905_p2;
wire   [0:0] xor_ln60_3_fu_2929_p2;
wire   [0:0] or_ln62_6_fu_2953_p2;
wire   [0:0] or_ln61_9_fu_2941_p2;
wire   [0:0] or_ln59_3_fu_2923_p2;
wire   [0:0] or_ln60_3_fu_2935_p2;
wire   [0:0] or_ln61_10_fu_2947_p2;
wire   [0:0] and_ln61_13_fu_2977_p2;
wire   [0:0] xor_ln61_3_fu_2965_p2;
wire   [0:0] and_ln61_14_fu_2983_p2;
wire   [0:0] and_ln61_12_fu_2971_p2;
wire   [0:0] and_ln61_15_fu_2989_p2;
wire   [0:0] or_ln62_7_fu_2959_p2;
wire   [0:0] or_ln61_11_fu_3003_p2;
wire   [2:0] select_ln61_6_fu_2995_p3;
wire   [0:0] or_ln60_9_fu_3031_p2;
wire   [2:0] select_ln60_6_fu_3023_p3;
wire   [2:0] select_ln61_7_fu_3009_p3;
wire   [0:0] and_ln88_6_fu_3045_p2;
wire   [0:0] and_ln97_6_fu_3055_p2;
wire   [6:0] p_Result_i1_fu_3075_p4;
wire   [6:0] p_Result_i_fu_3065_p4;
wire   [0:0] icmp_ln87_fu_3085_p2;
wire   [0:0] xor_ln87_fu_3091_p2;
wire   [0:0] or_ln87_fu_3097_p2;
wire   [0:0] icmp_ln899_fu_3107_p2;
wire   [0:0] or_ln88_fu_3113_p2;
wire   [6:0] p_Result_i3_fu_3134_p4;
wire   [6:0] p_Result_i2_fu_3124_p4;
wire   [0:0] icmp_ln97_fu_3144_p2;
wire   [0:0] xor_ln97_7_fu_3150_p2;
wire   [0:0] or_ln97_fu_3156_p2;
wire   [0:0] icmp_ln899_1_fu_3167_p2;
wire   [0:0] or_ln98_fu_3173_p2;
wire   [0:0] icmp_ln107_fu_3183_p2;
wire   [0:0] xor_ln107_fu_3189_p2;
wire   [0:0] or_ln107_fu_3195_p2;
wire   [0:0] icmp_ln899_2_fu_3205_p2;
wire   [0:0] or_ln108_fu_3211_p2;
wire   [0:0] icmp_ln78_2_fu_3231_p2;
wire   [0:0] icmp_ln78_1_fu_3226_p2;
wire   [0:0] icmp_ln78_fu_3221_p2;
wire   [0:0] or_ln78_fu_3244_p2;
wire   [13:0] select_ln78_fu_3236_p3;
wire   [13:0] select_ln78_1_fu_3249_p3;
wire   [0:0] or_ln78_1_fu_3257_p2;
wire   [0:0] or_ln78_2_fu_3271_p2;
wire   [13:0] select_ln78_2_fu_3263_p3;
wire   [13:0] select_ln78_4_fu_3285_p3;
wire   [13:0] select_ln78_5_fu_3293_p3;
wire   [13:0] select_ln78_6_fu_3301_p3;
wire   [13:0] select_ln78_8_fu_3317_p3;
wire   [13:0] select_ln78_9_fu_3325_p3;
wire   [13:0] select_ln78_10_fu_3333_p3;
wire   [0:0] sB_L1_1_next_fu_3118_p2;
wire   [0:0] sB_L1_1_next_1_fu_3178_p2;
wire   [0:0] sB_L1_1_next_2_fu_3216_p2;
wire   [0:0] sB_L1_1_next_4_fu_3348_p2;
wire   [0:0] select_ln78_12_fu_3354_p3;
wire   [0:0] select_ln78_13_fu_3362_p3;
wire   [0:0] sA_L1_1_next_fu_3102_p2;
wire   [0:0] sA_L1_1_next_1_fu_3161_p2;
wire   [0:0] sA_L1_1_next_2_fu_3200_p2;
wire   [0:0] sA_L1_1_next_4_fu_3378_p2;
wire   [0:0] select_ln78_15_fu_3384_p3;
wire   [0:0] select_ln78_16_fu_3392_p3;
wire   [0:0] vB_L1_1_next_1_fu_3408_p2;
wire   [0:0] select_ln78_18_fu_3414_p3;
wire   [0:0] select_ln78_19_fu_3421_p3;
wire   [0:0] vA_L1_1_next_2_fu_3436_p2;
wire   [0:0] select_ln78_21_fu_3442_p3;
wire   [0:0] select_ln78_22_fu_3449_p3;
wire   [0:0] icmp_ln78_3_fu_3464_p2;
wire   [0:0] and_ln78_fu_3469_p2;
wire   [0:0] and_ln78_1_fu_3475_p2;
wire   [0:0] select_ln78_24_fu_3481_p3;
wire   [6:0] p_Result_i7_fu_3506_p4;
wire   [6:0] p_Result_i6_fu_3496_p4;
wire   [0:0] icmp_ln87_1_fu_3516_p2;
wire   [0:0] xor_ln87_1_fu_3522_p2;
wire   [0:0] or_ln87_1_fu_3528_p2;
wire   [0:0] icmp_ln899_3_fu_3538_p2;
wire   [0:0] or_ln88_1_fu_3544_p2;
wire   [6:0] p_Result_i9_fu_3565_p4;
wire   [6:0] p_Result_i8_fu_3555_p4;
wire   [0:0] icmp_ln97_1_fu_3575_p2;
wire   [0:0] xor_ln97_8_fu_3581_p2;
wire   [0:0] or_ln97_1_fu_3587_p2;
wire   [0:0] icmp_ln899_4_fu_3598_p2;
wire   [0:0] or_ln98_1_fu_3604_p2;
wire   [0:0] icmp_ln107_1_fu_3614_p2;
wire   [0:0] xor_ln107_1_fu_3620_p2;
wire   [0:0] or_ln107_1_fu_3626_p2;
wire   [0:0] icmp_ln899_5_fu_3636_p2;
wire   [0:0] or_ln108_1_fu_3642_p2;
wire   [0:0] icmp_ln78_6_fu_3662_p2;
wire   [0:0] icmp_ln78_5_fu_3657_p2;
wire   [0:0] icmp_ln78_4_fu_3652_p2;
wire   [0:0] or_ln78_3_fu_3675_p2;
wire   [13:0] select_ln78_26_fu_3667_p3;
wire   [13:0] select_ln78_27_fu_3680_p3;
wire   [0:0] or_ln78_4_fu_3688_p2;
wire   [0:0] or_ln78_5_fu_3702_p2;
wire   [13:0] select_ln78_28_fu_3694_p3;
wire   [13:0] select_ln78_30_fu_3716_p3;
wire   [13:0] select_ln78_31_fu_3724_p3;
wire   [13:0] select_ln78_32_fu_3732_p3;
wire   [13:0] select_ln78_34_fu_3748_p3;
wire   [13:0] select_ln78_35_fu_3756_p3;
wire   [13:0] select_ln78_36_fu_3764_p3;
wire   [0:0] sB_L1_2_next_fu_3549_p2;
wire   [0:0] sB_L1_2_next_1_fu_3609_p2;
wire   [0:0] sB_L1_2_next_2_fu_3647_p2;
wire   [0:0] sB_L1_2_next_4_fu_3779_p2;
wire   [0:0] select_ln78_38_fu_3785_p3;
wire   [0:0] select_ln78_39_fu_3793_p3;
wire   [0:0] sA_L1_2_next_fu_3533_p2;
wire   [0:0] sA_L1_2_next_1_fu_3592_p2;
wire   [0:0] sA_L1_2_next_2_fu_3631_p2;
wire   [0:0] sA_L1_2_next_4_fu_3809_p2;
wire   [0:0] select_ln78_41_fu_3815_p3;
wire   [0:0] select_ln78_42_fu_3823_p3;
wire   [0:0] vB_L1_2_next_1_fu_3839_p2;
wire   [0:0] select_ln78_44_fu_3845_p3;
wire   [0:0] select_ln78_45_fu_3852_p3;
wire   [0:0] vA_L1_2_next_2_fu_3867_p2;
wire   [0:0] select_ln78_47_fu_3873_p3;
wire   [0:0] select_ln78_48_fu_3880_p3;
wire   [0:0] icmp_ln78_7_fu_3895_p2;
wire   [0:0] and_ln78_6_fu_3900_p2;
wire   [0:0] and_ln78_7_fu_3906_p2;
wire   [0:0] select_ln78_50_fu_3912_p3;
wire   [6:0] p_Result_i5_fu_3937_p4;
wire   [6:0] p_Result_i4_fu_3927_p4;
wire   [0:0] icmp_ln87_2_fu_3947_p2;
wire   [0:0] xor_ln87_2_fu_3953_p2;
wire   [0:0] or_ln87_2_fu_3959_p2;
wire   [0:0] icmp_ln899_6_fu_3969_p2;
wire   [0:0] or_ln88_2_fu_3975_p2;
wire   [6:0] p_Result_i11_fu_3996_p4;
wire   [6:0] p_Result_i10_fu_3986_p4;
wire   [0:0] icmp_ln97_2_fu_4006_p2;
wire   [0:0] xor_ln97_9_fu_4012_p2;
wire   [0:0] or_ln97_2_fu_4018_p2;
wire   [0:0] icmp_ln899_7_fu_4029_p2;
wire   [0:0] or_ln98_2_fu_4035_p2;
wire   [0:0] icmp_ln107_2_fu_4045_p2;
wire   [0:0] xor_ln107_2_fu_4051_p2;
wire   [0:0] or_ln107_2_fu_4057_p2;
wire   [0:0] icmp_ln899_8_fu_4067_p2;
wire   [0:0] or_ln108_2_fu_4073_p2;
wire   [0:0] icmp_ln78_10_fu_4093_p2;
wire   [0:0] icmp_ln78_9_fu_4088_p2;
wire   [0:0] icmp_ln78_8_fu_4083_p2;
wire   [0:0] or_ln78_6_fu_4106_p2;
wire   [13:0] select_ln78_52_fu_4098_p3;
wire   [13:0] select_ln78_53_fu_4111_p3;
wire   [0:0] or_ln78_7_fu_4119_p2;
wire   [0:0] or_ln78_8_fu_4133_p2;
wire   [13:0] select_ln78_54_fu_4125_p3;
wire   [13:0] select_ln78_56_fu_4147_p3;
wire   [13:0] select_ln78_57_fu_4155_p3;
wire   [13:0] select_ln78_58_fu_4163_p3;
wire   [13:0] select_ln78_60_fu_4179_p3;
wire   [13:0] select_ln78_61_fu_4187_p3;
wire   [13:0] select_ln78_62_fu_4195_p3;
wire   [0:0] sB_L1_3_next_fu_3980_p2;
wire   [0:0] sB_L1_3_next_1_fu_4040_p2;
wire   [0:0] sB_L1_3_next_2_fu_4078_p2;
wire   [0:0] sB_L1_3_next_4_fu_4210_p2;
wire   [0:0] select_ln78_64_fu_4216_p3;
wire   [0:0] select_ln78_65_fu_4224_p3;
wire   [0:0] sA_L1_3_next_fu_3964_p2;
wire   [0:0] sA_L1_3_next_1_fu_4023_p2;
wire   [0:0] sA_L1_3_next_2_fu_4062_p2;
wire   [0:0] sA_L1_3_next_4_fu_4240_p2;
wire   [0:0] select_ln78_67_fu_4246_p3;
wire   [0:0] select_ln78_68_fu_4254_p3;
wire   [0:0] vB_L1_3_next_1_fu_4270_p2;
wire   [0:0] select_ln78_70_fu_4276_p3;
wire   [0:0] select_ln78_71_fu_4283_p3;
wire   [0:0] vA_L1_3_next_2_fu_4298_p2;
wire   [0:0] select_ln78_73_fu_4304_p3;
wire   [0:0] select_ln78_74_fu_4311_p3;
wire   [0:0] icmp_ln78_11_fu_4326_p2;
wire   [0:0] and_ln78_12_fu_4331_p2;
wire   [0:0] and_ln78_13_fu_4337_p2;
wire   [0:0] select_ln78_76_fu_4343_p3;
wire   [6:0] p_Result_i13_fu_4368_p4;
wire   [6:0] p_Result_i12_fu_4358_p4;
wire   [0:0] icmp_ln87_3_fu_4378_p2;
wire   [0:0] xor_ln87_3_fu_4384_p2;
wire   [0:0] or_ln87_3_fu_4390_p2;
wire   [0:0] icmp_ln899_9_fu_4400_p2;
wire   [0:0] or_ln88_3_fu_4406_p2;
wire   [6:0] p_Result_i15_fu_4427_p4;
wire   [6:0] p_Result_i14_fu_4417_p4;
wire   [0:0] icmp_ln97_3_fu_4437_p2;
wire   [0:0] xor_ln97_10_fu_4443_p2;
wire   [0:0] or_ln97_3_fu_4449_p2;
wire   [0:0] icmp_ln899_10_fu_4460_p2;
wire   [0:0] or_ln98_3_fu_4466_p2;
wire   [0:0] icmp_ln107_3_fu_4476_p2;
wire   [0:0] xor_ln107_3_fu_4482_p2;
wire   [0:0] or_ln107_3_fu_4488_p2;
wire   [0:0] icmp_ln899_11_fu_4498_p2;
wire   [0:0] or_ln108_3_fu_4504_p2;
wire   [0:0] icmp_ln78_14_fu_4524_p2;
wire   [0:0] icmp_ln78_13_fu_4519_p2;
wire   [0:0] icmp_ln78_12_fu_4514_p2;
wire   [0:0] or_ln78_9_fu_4537_p2;
wire   [13:0] select_ln78_78_fu_4529_p3;
wire   [13:0] select_ln78_79_fu_4542_p3;
wire   [0:0] or_ln78_10_fu_4550_p2;
wire   [0:0] or_ln78_11_fu_4564_p2;
wire   [13:0] select_ln78_80_fu_4556_p3;
wire   [13:0] select_ln78_82_fu_4578_p3;
wire   [13:0] select_ln78_83_fu_4586_p3;
wire   [13:0] select_ln78_84_fu_4594_p3;
wire   [13:0] select_ln78_86_fu_4610_p3;
wire   [13:0] select_ln78_87_fu_4618_p3;
wire   [13:0] select_ln78_88_fu_4626_p3;
wire   [0:0] sB_L1_4_next_fu_4411_p2;
wire   [0:0] sB_L1_4_next_1_fu_4471_p2;
wire   [0:0] sB_L1_4_next_2_fu_4509_p2;
wire   [0:0] sB_L1_4_next_4_fu_4641_p2;
wire   [0:0] select_ln78_90_fu_4647_p3;
wire   [0:0] select_ln78_91_fu_4655_p3;
wire   [0:0] sA_L1_4_next_fu_4395_p2;
wire   [0:0] sA_L1_4_next_1_fu_4454_p2;
wire   [0:0] sA_L1_4_next_2_fu_4493_p2;
wire   [0:0] sA_L1_4_next_4_fu_4671_p2;
wire   [0:0] select_ln78_93_fu_4677_p3;
wire   [0:0] select_ln78_94_fu_4685_p3;
wire   [0:0] vB_L1_4_next_1_fu_4701_p2;
wire   [0:0] select_ln78_96_fu_4707_p3;
wire   [0:0] select_ln78_97_fu_4714_p3;
wire   [0:0] vA_L1_4_next_2_fu_4729_p2;
wire   [0:0] select_ln78_99_fu_4735_p3;
wire   [0:0] select_ln78_100_fu_4742_p3;
wire   [0:0] icmp_ln78_15_fu_4757_p2;
wire   [0:0] and_ln78_18_fu_4762_p2;
wire   [0:0] and_ln78_19_fu_4768_p2;
wire   [0:0] select_ln78_102_fu_4774_p3;
wire   [0:0] xor_ln54_8_fu_4789_p2;
wire   [0:0] or_ln54_8_fu_4795_p2;
wire   [0:0] and_ln54_8_fu_4801_p2;
wire   [0:0] xor_ln54_9_fu_4807_p2;
wire   [0:0] or_ln54_9_fu_4813_p2;
wire   [0:0] and_ln55_8_fu_4825_p2;
wire   [0:0] xor_ln55_4_fu_4831_p2;
wire   [0:0] or_ln55_4_fu_4837_p2;
wire   [0:0] xor_ln59_9_fu_4855_p2;
wire   [0:0] and_ln59_4_fu_4861_p2;
wire   [0:0] xor_ln59_8_fu_4849_p2;
wire   [0:0] xor_ln60_4_fu_4873_p2;
wire   [0:0] or_ln62_8_fu_4897_p2;
wire   [0:0] or_ln61_12_fu_4885_p2;
wire   [0:0] or_ln59_4_fu_4867_p2;
wire   [0:0] or_ln60_4_fu_4879_p2;
wire   [0:0] or_ln61_13_fu_4891_p2;
wire   [0:0] and_ln61_17_fu_4921_p2;
wire   [0:0] xor_ln61_4_fu_4909_p2;
wire   [0:0] and_ln61_18_fu_4927_p2;
wire   [0:0] and_ln61_16_fu_4915_p2;
wire   [0:0] and_ln61_19_fu_4933_p2;
wire   [0:0] or_ln62_9_fu_4903_p2;
wire   [0:0] or_ln61_14_fu_4947_p2;
wire   [2:0] select_ln61_8_fu_4939_p3;
wire   [0:0] and_ln60_4_fu_4961_p2;
wire   [0:0] or_ln60_10_fu_4975_p2;
wire   [2:0] select_ln60_8_fu_4967_p3;
wire   [2:0] select_ln61_9_fu_4953_p3;
wire   [6:0] p_Result_i17_fu_4999_p4;
wire   [6:0] p_Result_i16_fu_4989_p4;
wire   [0:0] icmp_ln87_4_fu_5009_p2;
wire   [0:0] xor_ln87_4_fu_5015_p2;
wire   [0:0] or_ln87_4_fu_5021_p2;
wire   [0:0] icmp_ln899_12_fu_5033_p2;
wire   [0:0] xor_ln88_4_fu_5039_p2;
wire   [0:0] or_ln88_4_fu_5045_p2;
wire   [6:0] p_Result_i19_fu_5067_p4;
wire   [6:0] p_Result_i18_fu_5057_p4;
wire   [0:0] icmp_ln97_4_fu_5077_p2;
wire   [0:0] xor_ln97_11_fu_5083_p2;
wire   [0:0] xor_ln97_4_fu_5089_p2;
wire   [0:0] or_ln97_4_fu_5095_p2;
wire   [0:0] icmp_ln899_13_fu_5107_p2;
wire   [0:0] or_ln98_4_fu_5113_p2;
wire   [0:0] icmp_ln107_4_fu_5125_p2;
wire   [0:0] xor_ln107_4_fu_5131_p2;
wire   [0:0] or_ln107_4_fu_5137_p2;
wire   [0:0] icmp_ln899_14_fu_5149_p2;
wire   [0:0] or_ln108_4_fu_5155_p2;
wire   [2:0] select_ln60_9_fu_4981_p3;
wire   [0:0] icmp_ln78_16_fu_5167_p2;
wire   [0:0] icmp_ln78_17_fu_5181_p2;
wire   [13:0] cm_L1_2_data_V_fu_5173_p3;
wire   [13:0] cm_L1_2_data_V_1_fu_5187_p3;
wire   [0:0] icmp_ln78_18_fu_5203_p2;
wire   [13:0] cm_L1_2_data_V_2_fu_5195_p3;
wire   [13:0] cm_L1_1_data_V_fu_5217_p3;
wire   [13:0] cm_L1_1_data_V_1_fu_5225_p3;
wire   [13:0] cm_L1_1_data_V_2_fu_5233_p3;
wire   [13:0] select_ln78_112_fu_5249_p3;
wire   [13:0] select_ln78_113_fu_5257_p3;
wire   [13:0] select_ln78_114_fu_5265_p3;
wire   [0:0] sB_L2_1_next_fu_5051_p2;
wire   [0:0] sB_L2_1_next_1_fu_5119_p2;
wire   [0:0] sB_L2_1_next_2_fu_5161_p2;
wire   [0:0] sB_L2_1_next_4_fu_5281_p2;
wire   [0:0] or_ln78_12_fu_5295_p2;
wire   [0:0] select_ln78_116_fu_5287_p3;
wire   [0:0] select_ln78_117_fu_5301_p3;
wire   [0:0] sA_L2_1_next_fu_5027_p2;
wire   [0:0] sA_L2_1_next_1_fu_5101_p2;
wire   [0:0] sA_L2_1_next_2_fu_5143_p2;
wire   [0:0] sA_L2_1_next_4_fu_5317_p2;
wire   [0:0] select_ln78_119_fu_5323_p3;
wire   [0:0] select_ln78_120_fu_5331_p3;
wire   [0:0] valid_L1_2_fu_5347_p2;
wire   [0:0] valid_L1_2_1_fu_5353_p3;
wire   [0:0] valid_L1_2_2_fu_5361_p3;
wire   [0:0] valid_L1_1_fu_5377_p2;
wire   [0:0] valid_L1_1_1_fu_5383_p3;
wire   [0:0] valid_L1_1_2_fu_5391_p3;
wire   [0:0] icmp_ln78_19_fu_5407_p2;
wire   [0:0] and_ln78_24_fu_5413_p2;
wire   [0:0] and_ln78_25_fu_5419_p2;
wire   [0:0] select_ln78_128_fu_5425_p3;
wire   [0:0] xor_ln54_10_fu_5441_p2;
wire   [0:0] or_ln54_10_fu_5447_p2;
wire   [0:0] and_ln54_10_fu_5453_p2;
wire   [0:0] xor_ln54_11_fu_5459_p2;
wire   [0:0] or_ln54_11_fu_5465_p2;
wire   [0:0] and_ln55_10_fu_5477_p2;
wire   [0:0] xor_ln55_5_fu_5483_p2;
wire   [0:0] or_ln55_5_fu_5489_p2;
wire   [0:0] xor_ln59_11_fu_5507_p2;
wire   [0:0] and_ln59_5_fu_5513_p2;
wire   [0:0] xor_ln59_10_fu_5501_p2;
wire   [0:0] xor_ln60_5_fu_5525_p2;
wire   [0:0] or_ln62_10_fu_5549_p2;
wire   [0:0] or_ln61_15_fu_5537_p2;
wire   [0:0] or_ln59_5_fu_5519_p2;
wire   [0:0] or_ln60_5_fu_5531_p2;
wire   [0:0] or_ln61_16_fu_5543_p2;
wire   [0:0] and_ln61_21_fu_5573_p2;
wire   [0:0] xor_ln61_5_fu_5561_p2;
wire   [0:0] and_ln61_22_fu_5579_p2;
wire   [0:0] and_ln61_20_fu_5567_p2;
wire   [0:0] and_ln61_23_fu_5585_p2;
wire   [0:0] or_ln62_11_fu_5555_p2;
wire   [0:0] or_ln61_17_fu_5599_p2;
wire   [2:0] select_ln61_10_fu_5591_p3;
wire   [0:0] and_ln60_5_fu_5613_p2;
wire   [0:0] or_ln60_11_fu_5627_p2;
wire   [2:0] select_ln60_10_fu_5619_p3;
wire   [2:0] select_ln61_11_fu_5605_p3;
wire   [6:0] p_Result_i21_fu_5651_p4;
wire   [6:0] p_Result_i20_fu_5641_p4;
wire   [0:0] icmp_ln87_5_fu_5661_p2;
wire   [0:0] xor_ln87_5_fu_5667_p2;
wire   [0:0] or_ln87_5_fu_5673_p2;
wire   [0:0] icmp_ln899_15_fu_5685_p2;
wire   [0:0] xor_ln88_5_fu_5691_p2;
wire   [0:0] or_ln88_5_fu_5697_p2;
wire   [6:0] p_Result_i23_fu_5719_p4;
wire   [6:0] p_Result_i22_fu_5709_p4;
wire   [0:0] icmp_ln97_5_fu_5729_p2;
wire   [0:0] xor_ln97_12_fu_5735_p2;
wire   [0:0] xor_ln97_5_fu_5741_p2;
wire   [0:0] or_ln97_5_fu_5747_p2;
wire   [0:0] icmp_ln899_16_fu_5759_p2;
wire   [0:0] or_ln98_5_fu_5765_p2;
wire   [0:0] icmp_ln107_5_fu_5777_p2;
wire   [0:0] xor_ln107_5_fu_5783_p2;
wire   [0:0] or_ln107_5_fu_5789_p2;
wire   [0:0] icmp_ln899_17_fu_5801_p2;
wire   [0:0] or_ln108_5_fu_5807_p2;
wire   [2:0] select_ln60_11_fu_5633_p3;
wire   [0:0] icmp_ln78_20_fu_5819_p2;
wire   [0:0] icmp_ln78_21_fu_5833_p2;
wire   [13:0] cm_L1_4_data_V_fu_5825_p3;
wire   [13:0] cm_L1_4_data_V_1_fu_5839_p3;
wire   [0:0] icmp_ln78_22_fu_5855_p2;
wire   [13:0] cm_L1_4_data_V_2_fu_5847_p3;
wire   [13:0] cm_L1_3_data_V_fu_5869_p3;
wire   [13:0] cm_L1_3_data_V_1_fu_5877_p3;
wire   [13:0] cm_L1_3_data_V_2_fu_5885_p3;
wire   [13:0] select_ln78_138_fu_5901_p3;
wire   [13:0] select_ln78_139_fu_5909_p3;
wire   [13:0] select_ln78_140_fu_5917_p3;
wire   [0:0] sB_L2_2_next_fu_5703_p2;
wire   [0:0] sB_L2_2_next_1_fu_5771_p2;
wire   [0:0] sB_L2_2_next_2_fu_5813_p2;
wire   [0:0] sB_L2_2_next_4_fu_5933_p2;
wire   [0:0] or_ln78_13_fu_5947_p2;
wire   [0:0] select_ln78_142_fu_5939_p3;
wire   [0:0] select_ln78_143_fu_5953_p3;
wire   [0:0] sA_L2_2_next_fu_5679_p2;
wire   [0:0] sA_L2_2_next_1_fu_5753_p2;
wire   [0:0] sA_L2_2_next_2_fu_5795_p2;
wire   [0:0] sA_L2_2_next_4_fu_5969_p2;
wire   [0:0] select_ln78_145_fu_5975_p3;
wire   [0:0] select_ln78_146_fu_5983_p3;
wire   [0:0] valid_L1_4_fu_5999_p2;
wire   [0:0] valid_L1_4_1_fu_6005_p3;
wire   [0:0] valid_L1_4_2_fu_6013_p3;
wire   [0:0] valid_L1_3_fu_6029_p2;
wire   [0:0] valid_L1_3_1_fu_6035_p3;
wire   [0:0] valid_L1_3_2_fu_6043_p3;
wire   [0:0] icmp_ln78_23_fu_6059_p2;
wire   [0:0] and_ln78_30_fu_6065_p2;
wire   [0:0] and_ln78_31_fu_6071_p2;
wire   [0:0] select_ln78_154_fu_6077_p3;
wire   [0:0] xor_ln54_12_fu_6116_p2;
wire   [0:0] or_ln54_12_fu_6122_p2;
wire   [0:0] xor_ln55_6_fu_6133_p2;
wire   [0:0] or_ln55_6_fu_6139_p2;
wire   [0:0] or_ln61_18_fu_6164_p2;
wire   [0:0] xor_ln61_6_fu_6168_p2;
wire   [0:0] or_ln59_6_fu_6150_p2;
wire   [0:0] or_ln61_19_fu_6174_p2;
wire   [0:0] xor_ln59_12_fu_6188_p2;
wire   [0:0] and_ln61_24_fu_6194_p2;
wire   [2:0] select_ln62_fu_6180_p3;
wire   [2:0] select_ln59_fu_6156_p3;
wire   [2:0] select_ln61_12_fu_6200_p3;
wire   [6:0] p_Result_i25_fu_6216_p4;
wire   [0:0] icmp_ln87_6_fu_6226_p2;
wire   [0:0] xor_ln87_6_fu_6231_p2;
wire   [0:0] or_ln87_6_fu_6237_p2;
wire   [0:0] icmp_ln899_18_fu_6248_p2;
wire   [0:0] xor_ln88_6_fu_6253_p2;
wire   [0:0] or_ln88_6_fu_6258_p2;
wire   [6:0] p_Result_i26_fu_6270_p4;
wire   [0:0] icmp_ln97_6_fu_6280_p2;
wire   [0:0] xor_ln97_13_fu_6285_p2;
wire   [0:0] xor_ln97_6_fu_6291_p2;
wire   [0:0] or_ln97_6_fu_6296_p2;
wire   [0:0] icmp_ln899_19_fu_6308_p2;
wire   [0:0] or_ln98_6_fu_6313_p2;
wire   [0:0] icmp_ln107_6_fu_6324_p2;
wire   [0:0] xor_ln107_6_fu_6328_p2;
wire   [0:0] or_ln107_6_fu_6334_p2;
wire   [0:0] icmp_ln899_20_fu_6345_p2;
wire   [0:0] or_ln108_6_fu_6349_p2;
wire   [2:0] select_ln59_1_fu_6208_p3;
wire   [0:0] icmp_ln78_24_fu_6360_p2;
wire   [0:0] icmp_ln78_25_fu_6374_p2;
wire   [13:0] cm_L2_2_data_V_fu_6366_p3;
wire   [0:0] icmp_ln78_26_fu_6387_p2;
wire   [13:0] cm_L2_2_data_V_1_fu_6380_p3;
wire   [13:0] cm_L2_2_data_V_2_fu_6393_p3;
wire   [13:0] cm_L2_1_data_V_fu_6408_p3;
wire   [13:0] cm_L2_1_data_V_1_fu_6416_p3;
wire   [13:0] cm_L2_1_data_V_2_fu_6423_p3;
wire   [13:0] select_ln78_164_fu_6438_p3;
wire   [13:0] select_ln78_165_fu_6446_p3;
wire   [13:0] select_ln78_166_fu_6454_p3;
wire   [0:0] valid_L2_2_fu_6470_p2;
wire   [0:0] valid_L2_2_1_fu_6476_p3;
wire   [0:0] valid_L2_2_2_fu_6483_p3;
wire   [0:0] valid_L2_1_fu_6498_p2;
wire   [0:0] valid_L2_1_1_fu_6504_p3;
wire   [0:0] valid_L2_1_2_fu_6511_p3;
wire   [0:0] icmp_ln78_27_fu_6526_p2;
wire   [0:0] and_ln78_34_fu_6532_p2;
wire   [0:0] and_ln78_35_fu_6538_p2;
wire   [0:0] select_ln78_174_fu_6544_p3;
wire   [0:0] sA_L3_next_fu_6243_p2;
wire   [0:0] sA_L3_next_1_fu_6302_p2;
wire   [0:0] sA_L3_next_2_fu_6340_p2;
wire   [0:0] sA_L3_next_4_fu_6560_p2;
wire   [0:0] or_ln78_14_fu_6574_p2;
wire   [0:0] select_ln78_176_fu_6566_p3;
wire   [0:0] select_ln78_177_fu_6580_p3;
wire   [0:0] sB_L3_next_fu_6264_p2;
wire   [0:0] sB_L3_next_1_fu_6319_p2;
wire   [0:0] sB_L3_next_2_fu_6355_p2;
wire   [0:0] sB_L3_next_4_fu_6596_p2;
wire   [0:0] select_ln78_179_fu_6602_p3;
wire   [0:0] select_ln78_180_fu_6610_p3;
wire   [9:0] tmp_2_fu_6640_p3;
wire   [9:0] tmp_10_fu_6653_p3;
wire   [0:0] icmp_ln883_fu_6666_p2;
wire   [9:0] proj_phid_V_fu_6712_p4;
wire  signed [6:0] ret_V_fu_6734_p0;
wire  signed [9:0] ret_V_fu_6734_p1;
wire  signed [9:0] proj_zd_V_fu_6722_p1;
wire   [16:0] ret_V_fu_6734_p2;
wire  signed [15:0] grp_fu_7087_p3;
wire   [9:0] add_ln1354_fu_6806_p2;
wire  signed [13:0] sext_ln68_fu_6803_p1;
wire   [13:0] add_ln1503_fu_6822_p2;
wire   [16:0] shl_ln_fu_6815_p3;
wire   [16:0] shl_ln1503_1_fu_6827_p3;
wire   [9:0] zext_ln887_fu_6855_p1;
wire   [8:0] zext_ln215_fu_6865_p1;
wire   [8:0] ret_V_2_fu_6869_p2;
wire  signed [9:0] sext_ln891_fu_6875_p1;
wire   [13:0] tmp_1_fu_6911_p4;
wire   [11:0] fm_phi_V_fu_6905_p1;
wire   [8:0] fm_z_V_fu_6908_p1;
wire  signed [7:0] sext_ln321_fu_6934_p1;
wire   [16:0] zext_ln321_fu_6937_p1;
wire   [16:0] absval_V_fu_6900_p3;
wire   [16:0] best_delta_phi_V_fu_6941_p3;
wire   [0:0] icmp_ln899_21_fu_6948_p2;
wire   [0:0] or_ln824_fu_6954_p2;
wire   [51:0] bestmatch_next_data_V_fu_6920_p7;
wire   [16:0] select_ln824_fu_6959_p3;
wire   [51:0] select_ln824_1_fu_6967_p3;
wire   [2:0] select_ln824_2_fu_6975_p3;
wire   [0:0] and_ln835_fu_7004_p2;
wire   [0:0] xor_ln835_fu_7008_p2;
wire   [0:0] xor_ln214_fu_7045_p2;
wire   [6:0] select_ln214_fu_7051_p3;
wire   [6:0] add_ln214_fu_7059_p2;
wire   [7:0] tmp_13_fu_7065_p3;
wire   [6:0] zext_ln214_fu_7041_p1;
wire   [6:0] grp_fu_7087_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_770;
reg    ap_condition_51;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

MatchCalculator_L3PHIB_LUT_matchcut_phi1 #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_phi1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_phi1_address0),
    .ce0(LUT_matchcut_phi1_ce0),
    .q0(LUT_matchcut_phi1_q0)
);

MatchCalculator_L3PHIB_LUT_matchcut_z2 #(
    .DataWidth( 8 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_z2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_z2_address0),
    .ce0(LUT_matchcut_z2_ce0),
    .q0(LUT_matchcut_z2_q0)
);

MatchCalculator_L3PHIB_mac_muladd_7s_10s_7ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
MatchCalculator_L3PHIB_mac_muladd_7s_10s_7ns_16_1_1_U1(
    .din0(stub_r_V_fu_6682_p4),
    .din1(proj_zd_V_fu_6722_p1),
    .din2(grp_fu_7087_p2),
    .dout(grp_fu_7087_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_0_08_reg_670 <= select_ln554_reg_7120;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_0_08_reg_670 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_1_07_reg_684 <= select_ln554_1_reg_7125;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_1_07_reg_684 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_2_06_reg_698 <= select_ln554_2_reg_7130;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_2_06_reg_698 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_3_05_reg_712 <= select_ln554_3_reg_7135;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_3_05_reg_712 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_4_04_reg_726 <= select_ln554_4_reg_7140;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_4_04_reg_726 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_5_03_reg_740 <= select_ln554_5_reg_7145;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_5_03_reg_740 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_6_02_reg_754 <= select_ln554_6_reg_7150;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_6_02_reg_754 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_7_01_reg_768 <= select_ln554_7_reg_7155;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_7_01_reg_768 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_51)) begin
        if ((ap_phi_mux_do_init_phi_fu_504_p6 == 1'd0)) begin
            bx_V92_phi_reg_794 <= ap_phi_mux_bx_V92_rewind_phi_fu_534_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_504_p6 == 1'd1)) begin
            bx_V92_phi_reg_794 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V92_phi_reg_794 <= ap_phi_reg_pp0_iter0_bx_V92_phi_reg_794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V39_reg_1332 <= cm_L1_1_next_data_V_reg_7572;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V39_reg_1332 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_231_reg_1444 <= tmpB_L1_1_data_V_reg_7562;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V_231_reg_1444 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V38_reg_1346 <= cm_L1_2_next_data_V_reg_7612;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V38_reg_1346 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_230_reg_1458 <= tmpB_L1_2_data_V_reg_7602;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V_230_reg_1458 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V37_reg_1360 <= cm_L1_3_next_data_V_reg_7652;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V37_reg_1360 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_229_reg_1472 <= tmpB_L1_3_data_V_reg_7642;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V_229_reg_1472 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V36_reg_1374 <= cm_L1_4_next_data_V_reg_7692;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V36_reg_1374 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_228_reg_1486 <= tmpB_L1_4_data_V_reg_7682;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V_228_reg_1486 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V27_reg_1500 <= cm_L2_1_next_data_V_reg_7742;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V27_reg_1500 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V_223_reg_1556 <= tmpB_L2_1_data_V_reg_7732;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V_223_reg_1556 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V26_reg_1514 <= cm_L2_2_next_data_V_reg_7801;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V26_reg_1514 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V_222_reg_1570 <= tmpB_L2_2_data_V_reg_7791;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V_222_reg_1570 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V18_reg_1682 <= cm_L3_next_data_V_reg_7876;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V18_reg_1682 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V_220_reg_1668 <= tmpB_L3_data_V_reg_7866;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V_220_reg_1668 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_500 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_500 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign69_reg_808 <= read_L1_1_fu_4819_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign69_reg_808 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_168_reg_822 <= read_L1_2_fu_4843_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_168_reg_822 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_267_reg_836 <= read_L1_3_fu_5471_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_267_reg_836 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_366_reg_850 <= read_L1_4_fu_5495_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_366_reg_850 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_445_reg_1318 <= read_L2_1_fu_6128_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_445_reg_1318 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_570_reg_1304 <= read_L2_2_fu_6145_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_570_reg_1304 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0155_0_i42_reg_1696 <= ap_phi_mux_p_0155_2_i_phi_fu_1743_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0155_0_i42_reg_1696 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0997_0_i41_reg_1710 <= ap_phi_mux_p_0997_2_i_phi_fu_1728_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0997_0_i41_reg_1710 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_1433_reg_1416 <= tmpA_L1_3_data_V_reg_7647;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_1433_reg_1416 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_2032_reg_1430 <= tmpA_L1_4_data_V_reg_7687;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2032_reg_1430 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_2625_reg_1528 <= tmpA_L2_1_data_V_reg_7737;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2625_reg_1528 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_3024_reg_1542 <= tmpA_L2_2_data_V_reg_7796;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_3024_reg_1542 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_335_reg_1388 <= tmpA_L1_1_data_V_reg_7567;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_335_reg_1388 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_3421_reg_1654 <= tmpA_L3_data_V_reg_7871;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_3421_reg_1654 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_834_reg_1402 <= tmpA_L1_2_data_V_reg_7607;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_834_reg_1402 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_51)) begin
        if ((ap_phi_mux_do_init_phi_fu_504_p6 == 1'd0)) begin
            p_phi_reg_782 <= ap_phi_mux_p_rewind_phi_fu_520_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_504_p6 == 1'd1)) begin
            p_phi_reg_782 <= trunc_ln209_fu_1754_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_782 <= ap_phi_reg_pp0_iter0_p_phi_reg_782;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_0_016_reg_558 <= read_0_fu_2215_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_0_016_reg_558 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_1_015_reg_572 <= read_1_fu_2239_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_1_015_reg_572 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_2_014_reg_586 <= read_2_fu_2435_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_2_014_reg_586 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_3_013_reg_600 <= read_3_fu_2459_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_3_013_reg_600 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_4_012_reg_614 <= read_4_fu_2655_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_4_012_reg_614 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_5_011_reg_628 <= read_5_fu_2679_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_5_011_reg_628 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_6_010_reg_642 <= read_6_fu_2875_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_6_010_reg_642 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_7_09_reg_656 <= read_7_fu_2899_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_7_09_reg_656 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_1_next_353_reg_1044 <= sA_L1_1_fu_3400_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_1_next_353_reg_1044 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_2_next_352_reg_1059 <= sA_L1_2_fu_3831_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_2_next_352_reg_1059 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_3_next_351_reg_1074 <= sA_L1_3_fu_4262_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_3_next_351_reg_1074 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_4_next_350_reg_1089 <= sA_L1_4_fu_4693_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_4_next_350_reg_1089 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_1_next_377_reg_1206 <= sA_L2_1_reg_7754;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_1_next_377_reg_1206 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_2_next_378_reg_1192 <= sA_L2_2_reg_7813;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_2_next_378_reg_1192 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sA_L3_next_384_reg_1598 <= sA_L3_reg_7897;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L3_next_384_reg_1598 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_1_next_349_reg_1104 <= sB_L1_1_fu_3370_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_1_next_349_reg_1104 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_2_next_348_reg_1119 <= sB_L1_2_fu_3801_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_2_next_348_reg_1119 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_3_next_347_reg_1134 <= sB_L1_3_fu_4232_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_3_next_347_reg_1134 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_4_next_346_reg_1149 <= sB_L1_4_fu_4663_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_4_next_346_reg_1149 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_1_next_379_reg_1178 <= sB_L2_1_reg_7749;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_1_next_379_reg_1178 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_2_next_380_reg_1164 <= sB_L2_2_reg_7808;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_2_next_380_reg_1164 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sB_L3_next_385_reg_1584 <= sB_L3_reg_7902;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L3_next_385_reg_1584 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V43_reg_544 <= t_V_reg_7301;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V43_reg_544 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_1_next_361_reg_924 <= vA_L1_1_fu_3456_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_1_next_361_reg_924 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_2_next_360_reg_939 <= vA_L1_2_fu_3887_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_2_next_360_reg_939 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_3_next_359_reg_954 <= vA_L1_3_fu_4318_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_3_next_359_reg_954 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_4_next_358_reg_969 <= vA_L1_4_fu_4749_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_4_next_358_reg_969 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_1_next_173_reg_1262 <= vA_L2_1_reg_7764;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_1_next_173_reg_1262 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_2_next_174_reg_1248 <= vA_L2_2_reg_7823;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_2_next_174_reg_1248 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vA_L3_next_182_reg_1626 <= vA_L3_reg_7886;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L3_next_182_reg_1626 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next65_reg_864 <= valid_L1_1_4_fu_3488_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next65_reg_864 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_157_reg_984 <= vB_L1_1_fu_3428_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next_157_reg_984 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next64_reg_879 <= valid_L1_2_4_fu_3919_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next64_reg_879 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_156_reg_999 <= vB_L1_2_fu_3859_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next_156_reg_999 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next63_reg_894 <= valid_L1_3_4_fu_4350_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next63_reg_894 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_155_reg_1014 <= vB_L1_3_fu_4290_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next_155_reg_1014 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next62_reg_909 <= valid_L1_4_4_fu_4781_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next62_reg_909 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_154_reg_1029 <= vB_L1_4_fu_4721_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next_154_reg_1029 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next71_reg_1290 <= valid_L2_1_4_reg_7769;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next71_reg_1290 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next_175_reg_1234 <= vB_L2_1_reg_7759;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next_175_reg_1234 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next72_reg_1276 <= valid_L2_2_4_reg_7828;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next72_reg_1276 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next_176_reg_1220 <= vB_L2_2_reg_7818;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next_176_reg_1220 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next81_reg_1640 <= valid_L3_reg_7891;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next81_reg_1640 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next_183_reg_1612 <= vB_L3_reg_7881;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next_183_reg_1612 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (newtracklet_reg_7922_pp0_iter5_reg == 1'd1))) begin
        LUT_matchcut_phi1_load_reg_8004 <= LUT_matchcut_phi1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln60_1_reg_7441 <= and_ln60_1_fu_2577_p2;
        and_ln60_2_reg_7488 <= and_ln60_2_fu_2797_p2;
        and_ln60_3_reg_7535 <= and_ln60_3_fu_3017_p2;
        and_ln60_reg_7394 <= and_ln60_fu_2357_p2;
        bx_V92_phi_reg_794_pp0_iter1_reg <= bx_V92_phi_reg_794;
        icmp_ln453_reg_7306 <= icmp_ln453_fu_2147_p2;
        icmp_ln453_reg_7306_pp0_iter1_reg <= icmp_ln453_reg_7306;
        icmp_ln879_reg_7296 <= icmp_ln879_fu_2135_p2;
        icmp_ln879_reg_7296_pp0_iter1_reg <= icmp_ln879_reg_7296;
        icmp_ln887_1_reg_7212 <= icmp_ln887_1_fu_2051_p2;
        icmp_ln887_2_reg_7224 <= icmp_ln887_2_fu_2063_p2;
        icmp_ln887_3_reg_7236 <= icmp_ln887_3_fu_2075_p2;
        icmp_ln887_4_reg_7248 <= icmp_ln887_4_fu_2087_p2;
        icmp_ln887_5_reg_7260 <= icmp_ln887_5_fu_2099_p2;
        icmp_ln887_6_reg_7272 <= icmp_ln887_6_fu_2111_p2;
        icmp_ln887_7_reg_7284 <= icmp_ln887_7_fu_2123_p2;
        icmp_ln887_reg_7200 <= icmp_ln887_fu_2039_p2;
        icmp_ln895_1_reg_7218 <= icmp_ln895_1_fu_2057_p2;
        icmp_ln895_2_reg_7230 <= icmp_ln895_2_fu_2069_p2;
        icmp_ln895_3_reg_7242 <= icmp_ln895_3_fu_2081_p2;
        icmp_ln895_4_reg_7254 <= icmp_ln895_4_fu_2093_p2;
        icmp_ln895_5_reg_7266 <= icmp_ln895_5_fu_2105_p2;
        icmp_ln895_6_reg_7278 <= icmp_ln895_6_fu_2117_p2;
        icmp_ln895_7_reg_7290 <= icmp_ln895_7_fu_2129_p2;
        icmp_ln895_reg_7206 <= icmp_ln895_fu_2045_p2;
        p_phi_reg_782_pp0_iter1_reg <= p_phi_reg_782;
        select_ln60_1_reg_7401 <= select_ln60_1_fu_2377_p3;
        select_ln60_3_reg_7448 <= select_ln60_3_fu_2597_p3;
        select_ln60_5_reg_7495 <= select_ln60_5_fu_2817_p3;
        select_ln60_7_reg_7542 <= select_ln60_7_fu_3037_p3;
        valid1_reg_7310 <= valid1_fu_2153_p2;
        valid2_reg_7318 <= valid2_fu_2157_p2;
        valid3_reg_7326 <= valid3_fu_2161_p2;
        valid4_reg_7334 <= valid4_fu_2165_p2;
        valid5_reg_7342 <= valid5_fu_2169_p2;
        valid6_reg_7350 <= valid6_fu_2173_p2;
        valid7_reg_7358 <= valid7_fu_2177_p2;
        valid8_reg_7366 <= valid8_fu_2181_p2;
        xor_ln54_1_reg_7374 <= xor_ln54_1_fu_2203_p2;
        xor_ln54_3_reg_7421 <= xor_ln54_3_fu_2423_p2;
        xor_ln54_5_reg_7468 <= xor_ln54_5_fu_2643_p2;
        xor_ln54_7_reg_7515 <= xor_ln54_7_fu_2863_p2;
        xor_ln55_1_reg_7431 <= xor_ln55_1_fu_2447_p2;
        xor_ln55_2_reg_7478 <= xor_ln55_2_fu_2667_p2;
        xor_ln55_3_reg_7525 <= xor_ln55_3_fu_2887_p2;
        xor_ln55_reg_7384 <= xor_ln55_fu_2227_p2;
        xor_ln88_1_reg_7456 <= xor_ln88_1_fu_2609_p2;
        xor_ln88_2_reg_7503 <= xor_ln88_2_fu_2829_p2;
        xor_ln88_3_reg_7550 <= xor_ln88_3_fu_3049_p2;
        xor_ln88_reg_7409 <= xor_ln88_fu_2389_p2;
        xor_ln97_1_reg_7462 <= xor_ln97_1_fu_2619_p2;
        xor_ln97_2_reg_7509 <= xor_ln97_2_fu_2839_p2;
        xor_ln97_3_reg_7556 <= xor_ln97_3_fu_3059_p2;
        xor_ln97_reg_7415 <= xor_ln97_fu_2399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        best_delta_phi_V_017_fu_206 <= select_ln887_fu_6982_p3;
        bestmatch_next_01819_fu_210 <= select_ln887_1_fu_6989_p3;
        p_0990_01516_i44_fu_218 <= select_ln887_2_fu_6997_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bx_V92_phi_reg_794_pp0_iter2_reg <= bx_V92_phi_reg_794_pp0_iter1_reg;
        bx_V92_phi_reg_794_pp0_iter3_reg <= bx_V92_phi_reg_794_pp0_iter2_reg;
        bx_V92_phi_reg_794_pp0_iter4_reg <= bx_V92_phi_reg_794_pp0_iter3_reg;
        bx_V92_phi_reg_794_pp0_iter5_reg <= bx_V92_phi_reg_794_pp0_iter4_reg;
        delta_phi_V_reg_7988[16 : 3] <= delta_phi_V_fu_6835_p2[16 : 3];
        delta_z_V_reg_7983 <= delta_z_V_fu_6810_p2;
        icmp_ln453_reg_7306_pp0_iter2_reg <= icmp_ln453_reg_7306_pp0_iter1_reg;
        icmp_ln453_reg_7306_pp0_iter3_reg <= icmp_ln453_reg_7306_pp0_iter2_reg;
        icmp_ln453_reg_7306_pp0_iter4_reg <= icmp_ln453_reg_7306_pp0_iter3_reg;
        icmp_ln453_reg_7306_pp0_iter5_reg <= icmp_ln453_reg_7306_pp0_iter4_reg;
        icmp_ln453_reg_7306_pp0_iter6_reg <= icmp_ln453_reg_7306_pp0_iter5_reg;
        icmp_ln879_reg_7296_pp0_iter2_reg <= icmp_ln879_reg_7296_pp0_iter1_reg;
        icmp_ln887_8_reg_8009 <= icmp_ln887_8_fu_6859_p2;
        icmp_ln891_reg_8017 <= icmp_ln891_fu_6879_p2;
        newtracklet_reg_7922 <= newtracklet_fu_6672_p2;
        newtracklet_reg_7922_pp0_iter4_reg <= newtracklet_reg_7922;
        newtracklet_reg_7922_pp0_iter5_reg <= newtracklet_reg_7922_pp0_iter4_reg;
        newtracklet_reg_7922_pp0_iter6_reg <= newtracklet_reg_7922_pp0_iter5_reg;
        p_Result_i24_reg_7840 <= {{cm_L2_1_next_data_V_fu_5273_p3[13:7]}};
        p_Result_i27_reg_7848 <= {{cm_L2_2_next_data_V_fu_5925_p3[13:7]}};
        p_phi_reg_782_pp0_iter2_reg <= p_phi_reg_782_pp0_iter1_reg;
        p_phi_reg_782_pp0_iter3_reg <= p_phi_reg_782_pp0_iter2_reg;
        p_phi_reg_782_pp0_iter4_reg <= p_phi_reg_782_pp0_iter3_reg;
        p_phi_reg_782_pp0_iter5_reg <= p_phi_reg_782_pp0_iter4_reg;
        p_phi_reg_782_pp0_iter6_reg <= p_phi_reg_782_pp0_iter5_reg;
        proj_data_V_reg_7928 <= allproj_dataarray_data_V_q0;
        proj_data_V_reg_7928_pp0_iter6_reg <= proj_data_V_reg_7928;
        proj_phi_V_reg_7943 <= {{allproj_dataarray_data_V_q0[45:32]}};
        projseed_next_V_reg_7938 <= {{allproj_dataarray_data_V_q0[59:57]}};
        projseed_next_V_reg_7938_pp0_iter6_reg <= projseed_next_V_reg_7938;
        stub_r_V_reg_7933 <= {{allstub_dataarray_data_V_q0[35:29]}};
        stub_r_V_reg_7933_pp0_iter6_reg <= stub_r_V_reg_7933;
        stubid_V_reg_7907 <= stubid_V_fu_6636_p1;
        stubid_V_reg_7907_pp0_iter4_reg <= stubid_V_reg_7907;
        stubid_V_reg_7907_pp0_iter5_reg <= stubid_V_reg_7907_pp0_iter4_reg;
        stubid_V_reg_7907_pp0_iter6_reg <= stubid_V_reg_7907_pp0_iter5_reg;
        sub_ln214_reg_7999[16 : 3] <= sub_ln214_fu_6849_p2[16 : 3];
        tmp_11_reg_7968 <= {{allstub_dataarray_data_V_q0[16:3]}};
        tmp_12_reg_7994 <= delta_phi_V_fu_6835_p2[32'd16];
        trunc_ln1354_2_reg_7963 <= {{allstub_dataarray_data_V_q0[26:17]}};
        trunc_ln2_reg_7948 <= {{ret_V_fu_6734_p2[16:7]}};
        trunc_ln3_reg_7958 <= {{grp_fu_7087_p3[15:6]}};
        trunc_ln_reg_7953 <= {{allproj_dataarray_data_V_q0[29:20]}};
        valid_L3_reg_7891_pp0_iter4_reg <= valid_L3_reg_7891;
        valid_L3_reg_7891_pp0_iter5_reg <= valid_L3_reg_7891_pp0_iter4_reg;
        valid_L3_reg_7891_pp0_iter6_reg <= valid_L3_reg_7891_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V92_rewind_reg_530 <= bx_V92_phi_reg_794;
        p_rewind_reg_516 <= p_phi_reg_782;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V92_phi_reg_794_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cm_L1_1_next_data_V_reg_7572 <= cm_L1_1_next_data_V_fu_3340_p3;
        cm_L1_2_next_data_V_reg_7612 <= cm_L1_2_next_data_V_fu_3771_p3;
        cm_L1_3_next_data_V_reg_7652 <= cm_L1_3_next_data_V_fu_4202_p3;
        cm_L1_4_next_data_V_reg_7692 <= cm_L1_4_next_data_V_fu_4633_p3;
        cm_L2_1_next_data_V_reg_7742 <= cm_L2_1_next_data_V_fu_5273_p3;
        cm_L2_2_next_data_V_reg_7801 <= cm_L2_2_next_data_V_fu_5925_p3;
        sA_L2_1_reg_7754 <= sA_L2_1_fu_5339_p3;
        sA_L2_2_reg_7813 <= sA_L2_2_fu_5991_p3;
        sB_L2_1_reg_7749 <= sB_L2_1_fu_5309_p3;
        sB_L2_2_reg_7808 <= sB_L2_2_fu_5961_p3;
        tmpA_L1_1_data_V_reg_7567 <= tmpA_L1_1_data_V_fu_3309_p3;
        tmpA_L1_2_data_V_reg_7607 <= tmpA_L1_2_data_V_fu_3740_p3;
        tmpA_L1_3_data_V_reg_7647 <= tmpA_L1_3_data_V_fu_4171_p3;
        tmpA_L1_4_data_V_reg_7687 <= tmpA_L1_4_data_V_fu_4602_p3;
        tmpA_L2_1_data_V_reg_7737 <= tmpA_L2_1_data_V_fu_5241_p3;
        tmpA_L2_2_data_V_reg_7796 <= tmpA_L2_2_data_V_fu_5893_p3;
        tmpB_L1_1_data_V_reg_7562 <= tmpB_L1_1_data_V_fu_3277_p3;
        tmpB_L1_2_data_V_reg_7602 <= tmpB_L1_2_data_V_fu_3708_p3;
        tmpB_L1_3_data_V_reg_7642 <= tmpB_L1_3_data_V_fu_4139_p3;
        tmpB_L1_4_data_V_reg_7682 <= tmpB_L1_4_data_V_fu_4570_p3;
        tmpB_L2_1_data_V_reg_7732 <= tmpB_L2_1_data_V_fu_5209_p3;
        tmpB_L2_2_data_V_reg_7791 <= tmpB_L2_2_data_V_fu_5861_p3;
        vA_L2_1_reg_7764 <= vA_L2_1_fu_5399_p3;
        vA_L2_2_reg_7823 <= vA_L2_2_fu_6051_p3;
        vB_L2_1_reg_7759 <= vB_L2_1_fu_5369_p3;
        vB_L2_2_reg_7818 <= vB_L2_2_fu_6021_p3;
        valid_L2_1_4_reg_7769 <= valid_L2_1_4_fu_5433_p3;
        valid_L2_2_4_reg_7828 <= valid_L2_2_4_fu_6085_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L3_next_data_V_reg_7876 <= cm_L3_next_data_V_fu_6462_p3;
        id_V_fu_214 <= {{cm_L3_next_data_V_fu_6462_p3[13:7]}};
        sA_L3_reg_7897 <= sA_L3_fu_6588_p3;
        sB_L3_reg_7902 <= sB_L3_fu_6618_p3;
        tmpA_L3_data_V_reg_7871 <= tmpA_L3_data_V_fu_6431_p3;
        tmpB_L3_data_V_reg_7866 <= tmpB_L3_data_V_fu_6400_p3;
        vA_L3_reg_7886 <= vA_L3_fu_6519_p3;
        vB_L3_reg_7881 <= vB_L3_fu_6490_p3;
        valid_L3_reg_7891 <= valid_L3_fu_6552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln554_1_reg_7125 <= select_ln554_1_fu_1843_p3;
        select_ln554_2_reg_7130 <= select_ln554_2_fu_1857_p3;
        select_ln554_3_reg_7135 <= select_ln554_3_fu_1871_p3;
        select_ln554_4_reg_7140 <= select_ln554_4_fu_1885_p3;
        select_ln554_5_reg_7145 <= select_ln554_5_fu_1899_p3;
        select_ln554_6_reg_7150 <= select_ln554_6_fu_1913_p3;
        select_ln554_7_reg_7155 <= select_ln554_7_fu_1927_p3;
        select_ln554_reg_7120 <= select_ln554_fu_1829_p3;
        t_V_reg_7301 <= t_V_fu_2141_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_phi1_ce0 = 1'b1;
    end else begin
        LUT_matchcut_phi1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_z2_ce0 = 1'b1;
    end else begin
        LUT_matchcut_z2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allproj_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allproj_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allstub_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allstub_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_0_08_phi_fu_674_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_0_08_phi_fu_674_p6 = select_ln554_reg_7120;
        end else begin
            ap_phi_mux_addr_V_0_08_phi_fu_674_p6 = addr_V_0_08_reg_670;
        end
    end else begin
        ap_phi_mux_addr_V_0_08_phi_fu_674_p6 = addr_V_0_08_reg_670;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_1_07_phi_fu_688_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_1_07_phi_fu_688_p6 = select_ln554_1_reg_7125;
        end else begin
            ap_phi_mux_addr_V_1_07_phi_fu_688_p6 = addr_V_1_07_reg_684;
        end
    end else begin
        ap_phi_mux_addr_V_1_07_phi_fu_688_p6 = addr_V_1_07_reg_684;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_2_06_phi_fu_702_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_2_06_phi_fu_702_p6 = select_ln554_2_reg_7130;
        end else begin
            ap_phi_mux_addr_V_2_06_phi_fu_702_p6 = addr_V_2_06_reg_698;
        end
    end else begin
        ap_phi_mux_addr_V_2_06_phi_fu_702_p6 = addr_V_2_06_reg_698;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_3_05_phi_fu_716_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_3_05_phi_fu_716_p6 = select_ln554_3_reg_7135;
        end else begin
            ap_phi_mux_addr_V_3_05_phi_fu_716_p6 = addr_V_3_05_reg_712;
        end
    end else begin
        ap_phi_mux_addr_V_3_05_phi_fu_716_p6 = addr_V_3_05_reg_712;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_4_04_phi_fu_730_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_4_04_phi_fu_730_p6 = select_ln554_4_reg_7140;
        end else begin
            ap_phi_mux_addr_V_4_04_phi_fu_730_p6 = addr_V_4_04_reg_726;
        end
    end else begin
        ap_phi_mux_addr_V_4_04_phi_fu_730_p6 = addr_V_4_04_reg_726;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_5_03_phi_fu_744_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_5_03_phi_fu_744_p6 = select_ln554_5_reg_7145;
        end else begin
            ap_phi_mux_addr_V_5_03_phi_fu_744_p6 = addr_V_5_03_reg_740;
        end
    end else begin
        ap_phi_mux_addr_V_5_03_phi_fu_744_p6 = addr_V_5_03_reg_740;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_6_02_phi_fu_758_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_6_02_phi_fu_758_p6 = select_ln554_6_reg_7150;
        end else begin
            ap_phi_mux_addr_V_6_02_phi_fu_758_p6 = addr_V_6_02_reg_754;
        end
    end else begin
        ap_phi_mux_addr_V_6_02_phi_fu_758_p6 = addr_V_6_02_reg_754;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_addr_V_7_01_phi_fu_772_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_addr_V_7_01_phi_fu_772_p6 = select_ln554_7_reg_7155;
        end else begin
            ap_phi_mux_addr_V_7_01_phi_fu_772_p6 = addr_V_7_01_reg_768;
        end
    end else begin
        ap_phi_mux_addr_V_7_01_phi_fu_772_p6 = addr_V_7_01_reg_768;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V92_rewind_phi_fu_534_p6 = bx_V92_phi_reg_794;
    end else begin
        ap_phi_mux_bx_V92_rewind_phi_fu_534_p6 = bx_V92_rewind_reg_530;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 = cm_L1_1_next_data_V_reg_7572;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 = cm_L1_1_next_data_V39_reg_1332;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 = cm_L1_1_next_data_V39_reg_1332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 = tmpB_L1_1_data_V_reg_7562;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 = cm_L1_1_next_data_V_231_reg_1444;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 = cm_L1_1_next_data_V_231_reg_1444;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 = cm_L1_2_next_data_V_reg_7612;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 = cm_L1_2_next_data_V38_reg_1346;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 = cm_L1_2_next_data_V38_reg_1346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 = tmpB_L1_2_data_V_reg_7602;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 = cm_L1_2_next_data_V_230_reg_1458;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 = cm_L1_2_next_data_V_230_reg_1458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 = cm_L1_3_next_data_V_reg_7652;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 = cm_L1_3_next_data_V37_reg_1360;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 = cm_L1_3_next_data_V37_reg_1360;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 = tmpB_L1_3_data_V_reg_7642;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 = cm_L1_3_next_data_V_229_reg_1472;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 = cm_L1_3_next_data_V_229_reg_1472;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 = cm_L1_4_next_data_V_reg_7692;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 = cm_L1_4_next_data_V36_reg_1374;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 = cm_L1_4_next_data_V36_reg_1374;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 = tmpB_L1_4_data_V_reg_7682;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 = cm_L1_4_next_data_V_228_reg_1486;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 = cm_L1_4_next_data_V_228_reg_1486;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 = cm_L2_1_next_data_V_reg_7742;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 = cm_L2_1_next_data_V27_reg_1500;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 = cm_L2_1_next_data_V27_reg_1500;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 = tmpB_L2_1_data_V_reg_7732;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 = cm_L2_1_next_data_V_223_reg_1556;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 = cm_L2_1_next_data_V_223_reg_1556;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 = cm_L2_2_next_data_V_reg_7801;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 = cm_L2_2_next_data_V26_reg_1514;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 = cm_L2_2_next_data_V26_reg_1514;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 = tmpB_L2_2_data_V_reg_7791;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 = cm_L2_2_next_data_V_222_reg_1570;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 = cm_L2_2_next_data_V_222_reg_1570;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 = cm_L3_next_data_V_reg_7876;
        end else begin
            ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 = cm_L3_next_data_V18_reg_1682;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 = cm_L3_next_data_V18_reg_1682;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 = tmpB_L3_data_V_reg_7866;
        end else begin
            ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 = cm_L3_next_data_V_220_reg_1668;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 = cm_L3_next_data_V_220_reg_1668;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_504_p6 = 1'd1;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_504_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_504_p6 = do_init_reg_500;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_504_p6 = do_init_reg_500;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign69_phi_fu_812_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign69_phi_fu_812_p6 = read_L1_1_fu_4819_p2;
        end else begin
            ap_phi_mux_inread_assign69_phi_fu_812_p6 = inread_assign69_reg_808;
        end
    end else begin
        ap_phi_mux_inread_assign69_phi_fu_812_p6 = inread_assign69_reg_808;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_168_phi_fu_826_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_168_phi_fu_826_p6 = read_L1_2_fu_4843_p2;
        end else begin
            ap_phi_mux_inread_assign_168_phi_fu_826_p6 = inread_assign_168_reg_822;
        end
    end else begin
        ap_phi_mux_inread_assign_168_phi_fu_826_p6 = inread_assign_168_reg_822;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_267_phi_fu_840_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_267_phi_fu_840_p6 = read_L1_3_fu_5471_p2;
        end else begin
            ap_phi_mux_inread_assign_267_phi_fu_840_p6 = inread_assign_267_reg_836;
        end
    end else begin
        ap_phi_mux_inread_assign_267_phi_fu_840_p6 = inread_assign_267_reg_836;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_366_phi_fu_854_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_366_phi_fu_854_p6 = read_L1_4_fu_5495_p2;
        end else begin
            ap_phi_mux_inread_assign_366_phi_fu_854_p6 = inread_assign_366_reg_850;
        end
    end else begin
        ap_phi_mux_inread_assign_366_phi_fu_854_p6 = inread_assign_366_reg_850;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_445_phi_fu_1322_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_445_phi_fu_1322_p6 = read_L2_1_fu_6128_p2;
        end else begin
            ap_phi_mux_inread_assign_445_phi_fu_1322_p6 = inread_assign_445_reg_1318;
        end
    end else begin
        ap_phi_mux_inread_assign_445_phi_fu_1322_p6 = inread_assign_445_reg_1318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_570_phi_fu_1308_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_570_phi_fu_1308_p6 = read_L2_2_fu_6145_p2;
        end else begin
            ap_phi_mux_inread_assign_570_phi_fu_1308_p6 = inread_assign_570_reg_1304;
        end
    end else begin
        ap_phi_mux_inread_assign_570_phi_fu_1308_p6 = inread_assign_570_reg_1304;
    end
end

always @ (*) begin
    if (((or_ln835_fu_7014_p2 == 1'd1) | ((icmp_ln837_fu_7035_p2 == 1'd0) & (or_ln835_fu_7014_p2 == 1'd0)))) begin
        ap_phi_mux_p_0155_2_i_phi_fu_1743_p6 = p_0155_0_i42_reg_1696;
    end else if (((or_ln835_fu_7014_p2 == 1'd0) & (icmp_ln837_fu_7035_p2 == 1'd1))) begin
        ap_phi_mux_p_0155_2_i_phi_fu_1743_p6 = nmcout1_V_fu_7078_p2;
    end else begin
        ap_phi_mux_p_0155_2_i_phi_fu_1743_p6 = ap_phi_reg_pp0_iter7_p_0155_2_i_reg_1739;
    end
end

always @ (*) begin
    if ((or_ln835_fu_7014_p2 == 1'd1)) begin
        ap_phi_mux_p_0997_2_i_phi_fu_1728_p6 = or_ln758_fu_6894_p2;
    end else if ((((icmp_ln837_fu_7035_p2 == 1'd0) & (or_ln835_fu_7014_p2 == 1'd0)) | ((or_ln835_fu_7014_p2 == 1'd0) & (icmp_ln837_fu_7035_p2 == 1'd1)))) begin
        ap_phi_mux_p_0997_2_i_phi_fu_1728_p6 = 1'd0;
    end else begin
        ap_phi_mux_p_0997_2_i_phi_fu_1728_p6 = ap_phi_reg_pp0_iter7_p_0997_2_i_reg_1724;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 = tmpA_L1_3_data_V_reg_7647;
        end else begin
            ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 = p_Val2_1433_reg_1416;
        end
    end else begin
        ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 = p_Val2_1433_reg_1416;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 = tmpA_L1_4_data_V_reg_7687;
        end else begin
            ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 = p_Val2_2032_reg_1430;
        end
    end else begin
        ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 = p_Val2_2032_reg_1430;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 = tmpA_L2_1_data_V_reg_7737;
        end else begin
            ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 = p_Val2_2625_reg_1528;
        end
    end else begin
        ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 = p_Val2_2625_reg_1528;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 = tmpA_L2_2_data_V_reg_7796;
        end else begin
            ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 = p_Val2_3024_reg_1542;
        end
    end else begin
        ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 = p_Val2_3024_reg_1542;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_335_phi_fu_1392_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_335_phi_fu_1392_p6 = tmpA_L1_1_data_V_reg_7567;
        end else begin
            ap_phi_mux_p_Val2_335_phi_fu_1392_p6 = p_Val2_335_reg_1388;
        end
    end else begin
        ap_phi_mux_p_Val2_335_phi_fu_1392_p6 = p_Val2_335_reg_1388;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 = tmpA_L3_data_V_reg_7871;
        end else begin
            ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 = p_Val2_3421_reg_1654;
        end
    end else begin
        ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 = p_Val2_3421_reg_1654;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_834_phi_fu_1406_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_834_phi_fu_1406_p6 = tmpA_L1_2_data_V_reg_7607;
        end else begin
            ap_phi_mux_p_Val2_834_phi_fu_1406_p6 = p_Val2_834_reg_1402;
        end
    end else begin
        ap_phi_mux_p_Val2_834_phi_fu_1406_p6 = p_Val2_834_reg_1402;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_504_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_786_p4 = ap_phi_mux_p_rewind_phi_fu_520_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_504_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_786_p4 = trunc_ln209_fu_1754_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_786_p4 = ap_phi_reg_pp0_iter0_p_phi_reg_782;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln453_reg_7306 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_520_p6 = p_phi_reg_782;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_520_p6 = p_rewind_reg_516;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_0_016_phi_fu_562_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_0_016_phi_fu_562_p6 = read_0_fu_2215_p2;
        end else begin
            ap_phi_mux_read_0_016_phi_fu_562_p6 = read_0_016_reg_558;
        end
    end else begin
        ap_phi_mux_read_0_016_phi_fu_562_p6 = read_0_016_reg_558;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_1_015_phi_fu_576_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_1_015_phi_fu_576_p6 = read_1_fu_2239_p2;
        end else begin
            ap_phi_mux_read_1_015_phi_fu_576_p6 = read_1_015_reg_572;
        end
    end else begin
        ap_phi_mux_read_1_015_phi_fu_576_p6 = read_1_015_reg_572;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_2_014_phi_fu_590_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_2_014_phi_fu_590_p6 = read_2_fu_2435_p2;
        end else begin
            ap_phi_mux_read_2_014_phi_fu_590_p6 = read_2_014_reg_586;
        end
    end else begin
        ap_phi_mux_read_2_014_phi_fu_590_p6 = read_2_014_reg_586;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_3_013_phi_fu_604_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_3_013_phi_fu_604_p6 = read_3_fu_2459_p2;
        end else begin
            ap_phi_mux_read_3_013_phi_fu_604_p6 = read_3_013_reg_600;
        end
    end else begin
        ap_phi_mux_read_3_013_phi_fu_604_p6 = read_3_013_reg_600;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_4_012_phi_fu_618_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_4_012_phi_fu_618_p6 = read_4_fu_2655_p2;
        end else begin
            ap_phi_mux_read_4_012_phi_fu_618_p6 = read_4_012_reg_614;
        end
    end else begin
        ap_phi_mux_read_4_012_phi_fu_618_p6 = read_4_012_reg_614;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_5_011_phi_fu_632_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_5_011_phi_fu_632_p6 = read_5_fu_2679_p2;
        end else begin
            ap_phi_mux_read_5_011_phi_fu_632_p6 = read_5_011_reg_628;
        end
    end else begin
        ap_phi_mux_read_5_011_phi_fu_632_p6 = read_5_011_reg_628;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_6_010_phi_fu_646_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_6_010_phi_fu_646_p6 = read_6_fu_2875_p2;
        end else begin
            ap_phi_mux_read_6_010_phi_fu_646_p6 = read_6_010_reg_642;
        end
    end else begin
        ap_phi_mux_read_6_010_phi_fu_646_p6 = read_6_010_reg_642;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_read_7_09_phi_fu_660_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_read_7_09_phi_fu_660_p6 = read_7_fu_2899_p2;
        end else begin
            ap_phi_mux_read_7_09_phi_fu_660_p6 = read_7_09_reg_656;
        end
    end else begin
        ap_phi_mux_read_7_09_phi_fu_660_p6 = read_7_09_reg_656;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 = sA_L1_1_fu_3400_p3;
        end else begin
            ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 = sA_L1_1_next_353_reg_1044;
        end
    end else begin
        ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 = sA_L1_1_next_353_reg_1044;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 = sA_L1_2_fu_3831_p3;
        end else begin
            ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 = sA_L1_2_next_352_reg_1059;
        end
    end else begin
        ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 = sA_L1_2_next_352_reg_1059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 = sA_L1_3_fu_4262_p3;
        end else begin
            ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 = sA_L1_3_next_351_reg_1074;
        end
    end else begin
        ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 = sA_L1_3_next_351_reg_1074;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 = sA_L1_4_fu_4693_p3;
        end else begin
            ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 = sA_L1_4_next_350_reg_1089;
        end
    end else begin
        ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 = sA_L1_4_next_350_reg_1089;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 = sA_L2_1_reg_7754;
        end else begin
            ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 = sA_L2_1_next_377_reg_1206;
        end
    end else begin
        ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 = sA_L2_1_next_377_reg_1206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 = sA_L2_2_reg_7813;
        end else begin
            ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 = sA_L2_2_next_378_reg_1192;
        end
    end else begin
        ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 = sA_L2_2_next_378_reg_1192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 = sA_L3_reg_7897;
        end else begin
            ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 = sA_L3_next_384_reg_1598;
        end
    end else begin
        ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6 = sA_L3_next_384_reg_1598;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 = sB_L1_1_fu_3370_p3;
        end else begin
            ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 = sB_L1_1_next_349_reg_1104;
        end
    end else begin
        ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 = sB_L1_1_next_349_reg_1104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 = sB_L1_2_fu_3801_p3;
        end else begin
            ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 = sB_L1_2_next_348_reg_1119;
        end
    end else begin
        ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 = sB_L1_2_next_348_reg_1119;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 = sB_L1_3_fu_4232_p3;
        end else begin
            ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 = sB_L1_3_next_347_reg_1134;
        end
    end else begin
        ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 = sB_L1_3_next_347_reg_1134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 = sB_L1_4_fu_4663_p3;
        end else begin
            ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 = sB_L1_4_next_346_reg_1149;
        end
    end else begin
        ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 = sB_L1_4_next_346_reg_1149;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 = sB_L2_1_reg_7749;
        end else begin
            ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 = sB_L2_1_next_379_reg_1178;
        end
    end else begin
        ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 = sB_L2_1_next_379_reg_1178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 = sB_L2_2_reg_7808;
        end else begin
            ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 = sB_L2_2_next_380_reg_1164;
        end
    end else begin
        ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 = sB_L2_2_next_380_reg_1164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 = sB_L3_reg_7902;
        end else begin
            ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 = sB_L3_next_385_reg_1584;
        end
    end else begin
        ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 = sB_L3_next_385_reg_1584;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_770)) begin
        if ((icmp_ln453_reg_7306 == 1'd1)) begin
            ap_phi_mux_t_V43_phi_fu_548_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7306 == 1'd0)) begin
            ap_phi_mux_t_V43_phi_fu_548_p6 = t_V_reg_7301;
        end else begin
            ap_phi_mux_t_V43_phi_fu_548_p6 = t_V43_reg_544;
        end
    end else begin
        ap_phi_mux_t_V43_phi_fu_548_p6 = t_V43_reg_544;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 = vA_L1_1_fu_3456_p3;
        end else begin
            ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 = vA_L1_1_next_361_reg_924;
        end
    end else begin
        ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 = vA_L1_1_next_361_reg_924;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 = vA_L1_2_fu_3887_p3;
        end else begin
            ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 = vA_L1_2_next_360_reg_939;
        end
    end else begin
        ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 = vA_L1_2_next_360_reg_939;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 = vA_L1_3_fu_4318_p3;
        end else begin
            ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 = vA_L1_3_next_359_reg_954;
        end
    end else begin
        ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 = vA_L1_3_next_359_reg_954;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 = vA_L1_4_fu_4749_p3;
        end else begin
            ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 = vA_L1_4_next_358_reg_969;
        end
    end else begin
        ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 = vA_L1_4_next_358_reg_969;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 = vA_L2_1_reg_7764;
        end else begin
            ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 = vA_L2_1_next_173_reg_1262;
        end
    end else begin
        ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 = vA_L2_1_next_173_reg_1262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 = vA_L2_2_reg_7823;
        end else begin
            ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 = vA_L2_2_next_174_reg_1248;
        end
    end else begin
        ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 = vA_L2_2_next_174_reg_1248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 = vA_L3_reg_7886;
        end else begin
            ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 = vA_L3_next_182_reg_1626;
        end
    end else begin
        ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 = vA_L3_next_182_reg_1626;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 = valid_L1_1_4_fu_3488_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 = valid_L1_1_next65_reg_864;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 = valid_L1_1_next65_reg_864;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 = vB_L1_1_fu_3428_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 = valid_L1_1_next_157_reg_984;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 = valid_L1_1_next_157_reg_984;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 = valid_L1_2_4_fu_3919_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 = valid_L1_2_next64_reg_879;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 = valid_L1_2_next64_reg_879;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 = vB_L1_2_fu_3859_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 = valid_L1_2_next_156_reg_999;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 = valid_L1_2_next_156_reg_999;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 = valid_L1_3_4_fu_4350_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 = valid_L1_3_next63_reg_894;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 = valid_L1_3_next63_reg_894;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 = vB_L1_3_fu_4290_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 = valid_L1_3_next_155_reg_1014;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 = valid_L1_3_next_155_reg_1014;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 = valid_L1_4_4_fu_4781_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 = valid_L1_4_next62_reg_909;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 = valid_L1_4_next62_reg_909;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 = vB_L1_4_fu_4721_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 = valid_L1_4_next_154_reg_1029;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 = valid_L1_4_next_154_reg_1029;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 = valid_L2_1_4_reg_7769;
        end else begin
            ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 = valid_L2_1_next71_reg_1290;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 = valid_L2_1_next71_reg_1290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 = vB_L2_1_reg_7759;
        end else begin
            ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 = valid_L2_1_next_175_reg_1234;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 = valid_L2_1_next_175_reg_1234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 = valid_L2_2_4_reg_7828;
        end else begin
            ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 = valid_L2_2_next72_reg_1276;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 = valid_L2_2_next72_reg_1276;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 = vB_L2_2_reg_7818;
        end else begin
            ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 = valid_L2_2_next_176_reg_1220;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 = valid_L2_2_next_176_reg_1220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 = valid_L3_reg_7891;
        end else begin
            ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 = valid_L3_next81_reg_1640;
        end
    end else begin
        ap_phi_mux_valid_L3_next81_phi_fu_1644_p6 = valid_L3_next81_reg_1640;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7306_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 = vB_L3_reg_7881;
        end else begin
            ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 = valid_L3_next_183_reg_1612;
        end
    end else begin
        ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 = valid_L3_next_183_reg_1612;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_fu_2147_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7306_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln835_fu_7014_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln837_fu_7035_p2 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_matchcut_phi1_address0 = zext_ln544_fu_6797_p1;

assign LUT_matchcut_z2_address0 = zext_ln544_fu_6797_p1;

assign absval_V_fu_6900_p3 = ((tmp_12_reg_7994[0:0] === 1'b1) ? sub_ln214_reg_7999 : delta_phi_V_reg_7988);

assign add_ln1354_fu_6806_p2 = (trunc_ln3_reg_7958 + trunc_ln_reg_7953);

assign add_ln1503_fu_6822_p2 = ($signed(sext_ln68_fu_6803_p1) + $signed(proj_phi_V_reg_7943));

assign add_ln214_fu_7059_p2 = (select_ln214_fu_7051_p3 + p_0155_0_i42_reg_1696);

assign addr_0_V_fu_1823_p2 = (7'd1 + ap_phi_mux_addr_V_0_08_phi_fu_674_p6);

assign addr_1_V_fu_1837_p2 = (7'd1 + ap_phi_mux_addr_V_1_07_phi_fu_688_p6);

assign addr_2_V_fu_1851_p2 = (7'd1 + ap_phi_mux_addr_V_2_06_phi_fu_702_p6);

assign addr_3_V_fu_1865_p2 = (7'd1 + ap_phi_mux_addr_V_3_05_phi_fu_716_p6);

assign addr_4_V_fu_1879_p2 = (7'd1 + ap_phi_mux_addr_V_4_04_phi_fu_730_p6);

assign addr_5_V_fu_1893_p2 = (7'd1 + ap_phi_mux_addr_V_5_03_phi_fu_744_p6);

assign addr_6_V_fu_1907_p2 = (7'd1 + ap_phi_mux_addr_V_6_02_phi_fu_758_p6);

assign addr_7_V_fu_1921_p2 = (7'd1 + ap_phi_mux_addr_V_7_01_phi_fu_772_p6);

assign allproj_dataarray_data_V_address0 = zext_ln57_8_fu_6648_p1;

assign allstub_dataarray_data_V_address0 = zext_ln57_9_fu_6661_p1;

assign and_ln54_10_fu_5453_p2 = (or_ln54_10_fu_5447_p2 & ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6);

assign and_ln54_2_fu_2417_p2 = (or_ln54_2_fu_2411_p2 & ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6);

assign and_ln54_4_fu_2637_p2 = (or_ln54_4_fu_2631_p2 & ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6);

assign and_ln54_6_fu_2857_p2 = (or_ln54_6_fu_2851_p2 & ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6);

assign and_ln54_8_fu_4801_p2 = (or_ln54_8_fu_4795_p2 & ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6);

assign and_ln54_fu_2197_p2 = (or_ln54_fu_2191_p2 & ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6);

assign and_ln55_10_fu_5477_p2 = (or_ln54_10_fu_5447_p2 & ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6);

assign and_ln55_2_fu_2441_p2 = (or_ln54_2_fu_2411_p2 & ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6);

assign and_ln55_4_fu_2661_p2 = (or_ln54_4_fu_2631_p2 & ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6);

assign and_ln55_6_fu_2881_p2 = (or_ln54_6_fu_2851_p2 & ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6);

assign and_ln55_8_fu_4825_p2 = (or_ln54_8_fu_4795_p2 & ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6);

assign and_ln55_fu_2221_p2 = (or_ln54_fu_2191_p2 & ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6);

assign and_ln59_1_fu_2477_p2 = (xor_ln59_3_fu_2471_p2 & ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6);

assign and_ln59_2_fu_2697_p2 = (xor_ln59_5_fu_2691_p2 & ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6);

assign and_ln59_3_fu_2917_p2 = (xor_ln59_7_fu_2911_p2 & ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6);

assign and_ln59_4_fu_4861_p2 = (xor_ln59_9_fu_4855_p2 & ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6);

assign and_ln59_5_fu_5513_p2 = (xor_ln59_11_fu_5507_p2 & ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6);

assign and_ln59_fu_2257_p2 = (xor_ln59_1_fu_2251_p2 & ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6);

assign and_ln60_1_fu_2577_p2 = (or_ln59_1_fu_2483_p2 & and_ln55_2_fu_2441_p2);

assign and_ln60_2_fu_2797_p2 = (or_ln59_2_fu_2703_p2 & and_ln55_4_fu_2661_p2);

assign and_ln60_3_fu_3017_p2 = (or_ln59_3_fu_2923_p2 & and_ln55_6_fu_2881_p2);

assign and_ln60_4_fu_4961_p2 = (or_ln59_4_fu_4867_p2 & and_ln55_8_fu_4825_p2);

assign and_ln60_5_fu_5613_p2 = (or_ln59_5_fu_5519_p2 & and_ln55_10_fu_5477_p2);

assign and_ln60_fu_2357_p2 = (or_ln59_fu_2263_p2 & and_ln55_fu_2221_p2);

assign and_ln61_10_fu_2763_p2 = (xor_ln61_2_fu_2745_p2 & and_ln61_9_fu_2757_p2);

assign and_ln61_11_fu_2769_p2 = (and_ln61_8_fu_2751_p2 & and_ln61_10_fu_2763_p2);

assign and_ln61_12_fu_2971_p2 = (or_ln60_3_fu_2935_p2 & or_ln59_3_fu_2923_p2);

assign and_ln61_13_fu_2977_p2 = (xor_ln54_6_fu_2845_p2 & or_ln61_10_fu_2947_p2);

assign and_ln61_14_fu_2983_p2 = (xor_ln61_3_fu_2965_p2 & and_ln61_13_fu_2977_p2);

assign and_ln61_15_fu_2989_p2 = (and_ln61_14_fu_2983_p2 & and_ln61_12_fu_2971_p2);

assign and_ln61_16_fu_4915_p2 = (or_ln60_4_fu_4879_p2 & or_ln59_4_fu_4867_p2);

assign and_ln61_17_fu_4921_p2 = (xor_ln54_8_fu_4789_p2 & or_ln61_13_fu_4891_p2);

assign and_ln61_18_fu_4927_p2 = (xor_ln61_4_fu_4909_p2 & and_ln61_17_fu_4921_p2);

assign and_ln61_19_fu_4933_p2 = (and_ln61_18_fu_4927_p2 & and_ln61_16_fu_4915_p2);

assign and_ln61_1_fu_2317_p2 = (xor_ln54_fu_2185_p2 & or_ln61_1_fu_2287_p2);

assign and_ln61_20_fu_5567_p2 = (or_ln60_5_fu_5531_p2 & or_ln59_5_fu_5519_p2);

assign and_ln61_21_fu_5573_p2 = (xor_ln54_10_fu_5441_p2 & or_ln61_16_fu_5543_p2);

assign and_ln61_22_fu_5579_p2 = (xor_ln61_5_fu_5561_p2 & and_ln61_21_fu_5573_p2);

assign and_ln61_23_fu_5585_p2 = (and_ln61_22_fu_5579_p2 & and_ln61_20_fu_5567_p2);

assign and_ln61_24_fu_6194_p2 = (xor_ln59_12_fu_6188_p2 & or_ln61_19_fu_6174_p2);

assign and_ln61_2_fu_2323_p2 = (xor_ln61_fu_2305_p2 & and_ln61_1_fu_2317_p2);

assign and_ln61_3_fu_2329_p2 = (and_ln61_fu_2311_p2 & and_ln61_2_fu_2323_p2);

assign and_ln61_4_fu_2531_p2 = (or_ln60_1_fu_2495_p2 & or_ln59_1_fu_2483_p2);

assign and_ln61_5_fu_2537_p2 = (xor_ln54_2_fu_2405_p2 & or_ln61_4_fu_2507_p2);

assign and_ln61_6_fu_2543_p2 = (xor_ln61_1_fu_2525_p2 & and_ln61_5_fu_2537_p2);

assign and_ln61_7_fu_2549_p2 = (and_ln61_6_fu_2543_p2 & and_ln61_4_fu_2531_p2);

assign and_ln61_8_fu_2751_p2 = (or_ln60_2_fu_2715_p2 & or_ln59_2_fu_2703_p2);

assign and_ln61_9_fu_2757_p2 = (xor_ln54_4_fu_2625_p2 & or_ln61_7_fu_2727_p2);

assign and_ln61_fu_2311_p2 = (or_ln60_fu_2275_p2 & or_ln59_fu_2263_p2);

assign and_ln78_12_fu_4331_p2 = (valid_L1_3_next63_reg_894 & icmp_ln78_11_fu_4326_p2);

assign and_ln78_13_fu_4337_p2 = (icmp_ln78_8_fu_4083_p2 & and_ln78_12_fu_4331_p2);

assign and_ln78_18_fu_4762_p2 = (valid_L1_4_next62_reg_909 & icmp_ln78_15_fu_4757_p2);

assign and_ln78_19_fu_4768_p2 = (icmp_ln78_12_fu_4514_p2 & and_ln78_18_fu_4762_p2);

assign and_ln78_1_fu_3475_p2 = (icmp_ln78_fu_3221_p2 & and_ln78_fu_3469_p2);

assign and_ln78_24_fu_5413_p2 = (icmp_ln78_19_fu_5407_p2 & ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6);

assign and_ln78_25_fu_5419_p2 = (icmp_ln78_16_fu_5167_p2 & and_ln78_24_fu_5413_p2);

assign and_ln78_30_fu_6065_p2 = (icmp_ln78_23_fu_6059_p2 & ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6);

assign and_ln78_31_fu_6071_p2 = (icmp_ln78_20_fu_5819_p2 & and_ln78_30_fu_6065_p2);

assign and_ln78_34_fu_6532_p2 = (icmp_ln78_27_fu_6526_p2 & ap_phi_mux_valid_L3_next81_phi_fu_1644_p6);

assign and_ln78_35_fu_6538_p2 = (icmp_ln78_24_fu_6360_p2 & and_ln78_34_fu_6532_p2);

assign and_ln78_6_fu_3900_p2 = (valid_L1_2_next64_reg_879 & icmp_ln78_7_fu_3895_p2);

assign and_ln78_7_fu_3906_p2 = (icmp_ln78_4_fu_3652_p2 & and_ln78_6_fu_3900_p2);

assign and_ln78_fu_3469_p2 = (valid_L1_1_next65_reg_864 & icmp_ln78_3_fu_3464_p2);

assign and_ln835_fu_7004_p2 = (valid_L3_reg_7891_pp0_iter6_reg & icmp_ln887_8_reg_8009);

assign and_ln88_2_fu_2605_p2 = (icmp_ln895_2_reg_7230 & icmp_ln887_2_reg_7224);

assign and_ln88_4_fu_2825_p2 = (icmp_ln895_4_reg_7254 & icmp_ln887_4_reg_7248);

assign and_ln88_6_fu_3045_p2 = (icmp_ln895_6_reg_7278 & icmp_ln887_6_reg_7272);

assign and_ln88_fu_2385_p2 = (icmp_ln895_reg_7206 & icmp_ln887_reg_7200);

assign and_ln97_2_fu_2615_p2 = (icmp_ln895_3_reg_7242 & icmp_ln887_3_reg_7236);

assign and_ln97_4_fu_2835_p2 = (icmp_ln895_5_reg_7266 & icmp_ln887_5_reg_7260);

assign and_ln97_6_fu_3055_p2 = (icmp_ln895_7_reg_7290 & icmp_ln887_7_reg_7284);

assign and_ln97_fu_2395_p2 = (icmp_ln895_1_reg_7218 & icmp_ln887_1_reg_7212);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter7 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_51 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_770 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V92_phi_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_782 = 'bx;

assign ap_phi_reg_pp0_iter7_p_0155_2_i_reg_1739 = 'bx;

assign ap_phi_reg_pp0_iter7_p_0997_2_i_reg_1724 = 'bx;

assign best_delta_phi_V_fu_6941_p3 = ((newtracklet_reg_7922_pp0_iter6_reg[0:0] === 1'b1) ? zext_ln321_fu_6937_p1 : best_delta_phi_V_017_fu_206);

assign bestmatch_next_data_V_fu_6920_p7 = {{{{{{tmp_1_fu_6911_p4}, {3'd1}}, {stubid_V_reg_7907_pp0_iter6_reg}}, {stub_r_V_reg_7933_pp0_iter6_reg}}, {fm_phi_V_fu_6905_p1}}, {fm_z_V_fu_6908_p1}};

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign cm_L1_1_data_V_1_fu_5225_p3 = ((icmp_ln78_17_fu_5181_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_fu_3340_p3 : cm_L1_1_data_V_fu_5217_p3);

assign cm_L1_1_data_V_2_fu_5233_p3 = ((and_ln60_4_fu_4961_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 : cm_L1_1_data_V_1_fu_5225_p3);

assign cm_L1_1_data_V_fu_5217_p3 = ((icmp_ln78_16_fu_5167_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 : 14'd0);

assign cm_L1_1_next_data_V_fu_3340_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_335_phi_fu_1392_p6 : select_ln78_10_fu_3333_p3);

assign cm_L1_2_data_V_1_fu_5187_p3 = ((icmp_ln78_17_fu_5181_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_fu_3771_p3 : cm_L1_2_data_V_fu_5173_p3);

assign cm_L1_2_data_V_2_fu_5195_p3 = ((and_ln60_4_fu_4961_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_fu_3771_p3 : cm_L1_2_data_V_1_fu_5187_p3);

assign cm_L1_2_data_V_fu_5173_p3 = ((icmp_ln78_16_fu_5167_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 : 14'd0);

assign cm_L1_2_next_data_V_fu_3771_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_834_phi_fu_1406_p6 : select_ln78_36_fu_3764_p3);

assign cm_L1_3_data_V_1_fu_5877_p3 = ((icmp_ln78_21_fu_5833_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_fu_4202_p3 : cm_L1_3_data_V_fu_5869_p3);

assign cm_L1_3_data_V_2_fu_5885_p3 = ((and_ln60_5_fu_5613_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 : cm_L1_3_data_V_1_fu_5877_p3);

assign cm_L1_3_data_V_fu_5869_p3 = ((icmp_ln78_20_fu_5819_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 : 14'd0);

assign cm_L1_3_next_data_V_fu_4202_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_1433_phi_fu_1420_p6 : select_ln78_62_fu_4195_p3);

assign cm_L1_4_data_V_1_fu_5839_p3 = ((icmp_ln78_21_fu_5833_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_fu_4633_p3 : cm_L1_4_data_V_fu_5825_p3);

assign cm_L1_4_data_V_2_fu_5847_p3 = ((and_ln60_5_fu_5613_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_fu_4633_p3 : cm_L1_4_data_V_1_fu_5839_p3);

assign cm_L1_4_data_V_fu_5825_p3 = ((icmp_ln78_20_fu_5819_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 : 14'd0);

assign cm_L1_4_next_data_V_fu_4633_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2032_phi_fu_1434_p6 : select_ln78_88_fu_4626_p3);

assign cm_L2_1_data_V_1_fu_6416_p3 = ((icmp_ln78_25_fu_6374_p2[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7742 : cm_L2_1_data_V_fu_6408_p3);

assign cm_L2_1_data_V_2_fu_6423_p3 = ((icmp_ln78_26_fu_6387_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 : cm_L2_1_data_V_1_fu_6416_p3);

assign cm_L2_1_data_V_fu_6408_p3 = ((icmp_ln78_24_fu_6360_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 : 14'd0);

assign cm_L2_1_next_data_V_fu_5273_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2625_phi_fu_1532_p6 : select_ln78_114_fu_5265_p3);

assign cm_L2_2_data_V_1_fu_6380_p3 = ((icmp_ln78_25_fu_6374_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7801 : cm_L2_2_data_V_fu_6366_p3);

assign cm_L2_2_data_V_2_fu_6393_p3 = ((icmp_ln78_26_fu_6387_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7801 : cm_L2_2_data_V_1_fu_6380_p3);

assign cm_L2_2_data_V_fu_6366_p3 = ((icmp_ln78_24_fu_6360_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 : 14'd0);

assign cm_L2_2_next_data_V_fu_5925_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3024_phi_fu_1546_p6 : select_ln78_140_fu_5917_p3);

assign cm_L3_next_data_V_fu_6462_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3421_phi_fu_1658_p6 : select_ln78_166_fu_6454_p3);

assign delta_phi_V_fu_6835_p2 = (shl_ln_fu_6815_p3 - shl_ln1503_1_fu_6827_p3);

assign delta_z_V_fu_6810_p2 = (trunc_ln1354_2_reg_7963 - add_ln1354_fu_6806_p2);

assign fm_phi_V_fu_6905_p1 = delta_phi_V_reg_7988[11:0];

assign fm_z_V_fu_6908_p1 = delta_z_V_reg_7983[8:0];

assign fullmatch_0_dataarray_data_V_address0 = zext_ln321_1_fu_7073_p1;

assign fullmatch_0_dataarray_data_V_d0 = ((icmp_ln887_8_reg_8009[0:0] === 1'b1) ? select_ln824_1_fu_6967_p3 : bestmatch_next_01819_fu_210);

assign grp_fu_7087_p2 = 16'd32;

assign icmp_ln107_1_fu_3614_p2 = ((p_Result_i9_fu_3565_p4 < p_Result_i6_fu_3496_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_2_fu_4045_p2 = ((p_Result_i11_fu_3996_p4 < p_Result_i4_fu_3927_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_3_fu_4476_p2 = ((p_Result_i15_fu_4427_p4 < p_Result_i12_fu_4358_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_4_fu_5125_p2 = ((p_Result_i19_fu_5067_p4 < p_Result_i16_fu_4989_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_5_fu_5777_p2 = ((p_Result_i23_fu_5719_p4 < p_Result_i20_fu_5641_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_6_fu_6324_p2 = ((p_Result_i27_reg_7848 < p_Result_i24_reg_7840) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_3183_p2 = ((p_Result_i3_fu_3134_p4 < p_Result_i_fu_3065_p4) ? 1'b1 : 1'b0);

assign icmp_ln453_fu_2147_p2 = ((ap_phi_mux_t_V43_phi_fu_548_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln78_10_fu_4093_p2 = ((select_ln60_5_reg_7495 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_11_fu_4326_p2 = ((select_ln60_5_reg_7495 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_12_fu_4514_p2 = ((select_ln60_7_reg_7542 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_13_fu_4519_p2 = ((select_ln60_7_reg_7542 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_14_fu_4524_p2 = ((select_ln60_7_reg_7542 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_15_fu_4757_p2 = ((select_ln60_7_reg_7542 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_16_fu_5167_p2 = ((select_ln60_9_fu_4981_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_17_fu_5181_p2 = ((select_ln60_9_fu_4981_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_18_fu_5203_p2 = ((select_ln60_9_fu_4981_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_19_fu_5407_p2 = ((select_ln60_9_fu_4981_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_1_fu_3226_p2 = ((select_ln60_1_reg_7401 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_20_fu_5819_p2 = ((select_ln60_11_fu_5633_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_21_fu_5833_p2 = ((select_ln60_11_fu_5633_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_22_fu_5855_p2 = ((select_ln60_11_fu_5633_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_23_fu_6059_p2 = ((select_ln60_11_fu_5633_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_24_fu_6360_p2 = ((select_ln59_1_fu_6208_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_25_fu_6374_p2 = ((select_ln59_1_fu_6208_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_26_fu_6387_p2 = ((select_ln59_1_fu_6208_p3 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln78_27_fu_6526_p2 = ((select_ln59_1_fu_6208_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_2_fu_3231_p2 = ((select_ln60_1_reg_7401 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_3_fu_3464_p2 = ((select_ln60_1_reg_7401 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_4_fu_3652_p2 = ((select_ln60_3_reg_7448 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_5_fu_3657_p2 = ((select_ln60_3_reg_7448 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_6_fu_3662_p2 = ((select_ln60_3_reg_7448 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_7_fu_3895_p2 = ((select_ln60_3_reg_7448 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_8_fu_4083_p2 = ((select_ln60_5_reg_7495 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_9_fu_4088_p2 = ((select_ln60_5_reg_7495 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_3221_p2 = ((select_ln60_1_reg_7401 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_fu_7035_p2 = ((select_ln887_2_fu_6997_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2135_p2 = ((ap_phi_mux_t_V43_phi_fu_548_p6 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_1_fu_3516_p2 = ((p_Result_i7_fu_3506_p4 < p_Result_i6_fu_3496_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_2_fu_3947_p2 = ((p_Result_i5_fu_3937_p4 < p_Result_i4_fu_3927_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_3_fu_4378_p2 = ((p_Result_i13_fu_4368_p4 < p_Result_i12_fu_4358_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_4_fu_5009_p2 = ((p_Result_i17_fu_4999_p4 < p_Result_i16_fu_4989_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_5_fu_5661_p2 = ((p_Result_i21_fu_5651_p4 < p_Result_i20_fu_5641_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_6_fu_6226_p2 = ((p_Result_i25_fu_6216_p4 < p_Result_i24_reg_7840) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_3085_p2 = ((p_Result_i1_fu_3075_p4 < p_Result_i_fu_3065_p4) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_6666_p2 = ((projid_V_fu_6626_p4 != id_V_fu_214) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2051_p2 = ((select_ln554_1_fu_1843_p3 < ncm_1_V_fu_1767_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2063_p2 = ((select_ln554_2_fu_1857_p3 < ncm_2_V_fu_1775_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2075_p2 = ((select_ln554_3_fu_1871_p3 < ncm_3_V_fu_1783_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2087_p2 = ((select_ln554_4_fu_1885_p3 < ncm_4_V_fu_1791_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2099_p2 = ((select_ln554_5_fu_1899_p3 < ncm_5_V_fu_1799_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2111_p2 = ((select_ln554_6_fu_1913_p3 < ncm_6_V_fu_1807_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2123_p2 = ((select_ln554_7_fu_1927_p3 < ncm_7_V_fu_1815_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_6859_p2 = (($signed(delta_z_V_fu_6810_p2) < $signed(zext_ln887_fu_6855_p1)) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2039_p2 = ((select_ln554_fu_1829_p3 < ncm_0_V_fu_1759_p3) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_6879_p2 = (($signed(delta_z_V_fu_6810_p2) < $signed(sext_ln891_fu_6875_p1)) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_2057_p2 = ((ncm_1_V_fu_1767_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_2069_p2 = ((ncm_2_V_fu_1775_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_2081_p2 = ((ncm_3_V_fu_1783_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_2093_p2 = ((ncm_4_V_fu_1791_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_2105_p2 = ((ncm_5_V_fu_1799_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2117_p2 = ((ncm_6_V_fu_1807_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2129_p2 = ((ncm_7_V_fu_1815_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2045_p2 = ((ncm_0_V_fu_1759_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_4460_p2 = ((p_Result_i14_fu_4417_p4 > p_Result_i15_fu_4427_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_4498_p2 = ((p_Result_i12_fu_4358_p4 > p_Result_i15_fu_4427_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_5033_p2 = ((p_Result_i16_fu_4989_p4 > p_Result_i17_fu_4999_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_5107_p2 = ((p_Result_i18_fu_5057_p4 > p_Result_i19_fu_5067_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_5149_p2 = ((p_Result_i16_fu_4989_p4 > p_Result_i19_fu_5067_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_5685_p2 = ((p_Result_i20_fu_5641_p4 > p_Result_i21_fu_5651_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_5759_p2 = ((p_Result_i22_fu_5709_p4 > p_Result_i23_fu_5719_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_5801_p2 = ((p_Result_i20_fu_5641_p4 > p_Result_i23_fu_5719_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_6248_p2 = ((p_Result_i24_reg_7840 > p_Result_i25_fu_6216_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_6308_p2 = ((p_Result_i26_fu_6270_p4 > p_Result_i27_reg_7848) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_3167_p2 = ((p_Result_i2_fu_3124_p4 > p_Result_i3_fu_3134_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_6345_p2 = ((p_Result_i24_reg_7840 > p_Result_i27_reg_7848) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_6948_p2 = ((absval_V_fu_6900_p3 > best_delta_phi_V_fu_6941_p3) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_3205_p2 = ((p_Result_i_fu_3065_p4 > p_Result_i3_fu_3134_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_3538_p2 = ((p_Result_i6_fu_3496_p4 > p_Result_i7_fu_3506_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_3598_p2 = ((p_Result_i8_fu_3555_p4 > p_Result_i9_fu_3565_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_3636_p2 = ((p_Result_i6_fu_3496_p4 > p_Result_i9_fu_3565_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_3969_p2 = ((p_Result_i4_fu_3927_p4 > p_Result_i5_fu_3937_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_4029_p2 = ((p_Result_i10_fu_3986_p4 > p_Result_i11_fu_3996_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_4067_p2 = ((p_Result_i4_fu_3927_p4 > p_Result_i11_fu_3996_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_4400_p2 = ((p_Result_i12_fu_4358_p4 > p_Result_i13_fu_4368_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_3107_p2 = ((p_Result_i_fu_3065_p4 > p_Result_i1_fu_3075_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_1_fu_3575_p2 = ((p_Result_i9_fu_3565_p4 < p_Result_i8_fu_3555_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_2_fu_4006_p2 = ((p_Result_i11_fu_3996_p4 < p_Result_i10_fu_3986_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_3_fu_4437_p2 = ((p_Result_i15_fu_4427_p4 < p_Result_i14_fu_4417_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_4_fu_5077_p2 = ((p_Result_i19_fu_5067_p4 < p_Result_i18_fu_5057_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_5_fu_5729_p2 = ((p_Result_i23_fu_5719_p4 < p_Result_i22_fu_5709_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_6_fu_6280_p2 = ((p_Result_i27_reg_7848 < p_Result_i26_fu_6270_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_3144_p2 = ((p_Result_i3_fu_3134_p4 < p_Result_i2_fu_3124_p4) ? 1'b1 : 1'b0);

assign match_0_dataarray_data_V_address0 = zext_ln57_fu_1943_p1;

assign match_1_dataarray_data_V_address0 = zext_ln57_1_fu_1956_p1;

assign match_2_dataarray_data_V_address0 = zext_ln57_2_fu_1969_p1;

assign match_3_dataarray_data_V_address0 = zext_ln57_3_fu_1982_p1;

assign match_4_dataarray_data_V_address0 = zext_ln57_4_fu_1995_p1;

assign match_5_dataarray_data_V_address0 = zext_ln57_5_fu_2008_p1;

assign match_6_dataarray_data_V_address0 = zext_ln57_6_fu_2021_p1;

assign match_7_dataarray_data_V_address0 = zext_ln57_7_fu_2034_p1;

assign ncm_0_V_fu_1759_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_0_nentries_1_V : match_0_nentries_0_V);

assign ncm_1_V_fu_1767_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_1_nentries_1_V : match_1_nentries_0_V);

assign ncm_2_V_fu_1775_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_2_nentries_1_V : match_2_nentries_0_V);

assign ncm_3_V_fu_1783_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_3_nentries_1_V : match_3_nentries_0_V);

assign ncm_4_V_fu_1791_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_4_nentries_1_V : match_4_nentries_0_V);

assign ncm_5_V_fu_1799_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_5_nentries_1_V : match_5_nentries_0_V);

assign ncm_6_V_fu_1807_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_6_nentries_1_V : match_6_nentries_0_V);

assign ncm_7_V_fu_1815_p3 = ((ap_phi_mux_p_phi_phi_fu_786_p4[0:0] === 1'b1) ? match_7_nentries_1_V : match_7_nentries_0_V);

assign newtracklet_fu_6672_p2 = (icmp_ln883_fu_6666_p2 | icmp_ln879_reg_7296_pp0_iter2_reg);

assign nmcout1_V_fu_7078_p2 = (p_0155_0_i42_reg_1696 + zext_ln214_fu_7041_p1);

assign or_ln107_1_fu_3626_p2 = (xor_ln97_1_reg_7462 | xor_ln107_1_fu_3620_p2);

assign or_ln107_2_fu_4057_p2 = (xor_ln97_2_reg_7509 | xor_ln107_2_fu_4051_p2);

assign or_ln107_3_fu_4488_p2 = (xor_ln97_3_reg_7556 | xor_ln107_3_fu_4482_p2);

assign or_ln107_4_fu_5137_p2 = (xor_ln97_4_fu_5089_p2 | xor_ln107_4_fu_5131_p2);

assign or_ln107_5_fu_5789_p2 = (xor_ln97_5_fu_5741_p2 | xor_ln107_5_fu_5783_p2);

assign or_ln107_6_fu_6334_p2 = (xor_ln97_6_fu_6291_p2 | xor_ln107_6_fu_6328_p2);

assign or_ln107_fu_3195_p2 = (xor_ln97_reg_7415 | xor_ln107_fu_3189_p2);

assign or_ln108_1_fu_3642_p2 = (xor_ln88_1_reg_7456 | icmp_ln899_5_fu_3636_p2);

assign or_ln108_2_fu_4073_p2 = (xor_ln88_2_reg_7503 | icmp_ln899_8_fu_4067_p2);

assign or_ln108_3_fu_4504_p2 = (xor_ln88_3_reg_7550 | icmp_ln899_11_fu_4498_p2);

assign or_ln108_4_fu_5155_p2 = (xor_ln88_4_fu_5039_p2 | icmp_ln899_14_fu_5149_p2);

assign or_ln108_5_fu_5807_p2 = (xor_ln88_5_fu_5691_p2 | icmp_ln899_17_fu_5801_p2);

assign or_ln108_6_fu_6349_p2 = (xor_ln88_6_fu_6253_p2 | icmp_ln899_20_fu_6345_p2);

assign or_ln108_fu_3211_p2 = (xor_ln88_reg_7409 | icmp_ln899_2_fu_3205_p2);

assign or_ln54_10_fu_5447_p2 = (xor_ln54_10_fu_5441_p2 | ap_phi_mux_inread_assign_570_phi_fu_1308_p6);

assign or_ln54_11_fu_5465_p2 = (xor_ln54_11_fu_5459_p2 | and_ln54_10_fu_5453_p2);

assign or_ln54_12_fu_6122_p2 = (xor_ln54_12_fu_6116_p2 | ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);

assign or_ln54_1_fu_2209_p2 = (xor_ln54_1_fu_2203_p2 | and_ln54_fu_2197_p2);

assign or_ln54_2_fu_2411_p2 = (xor_ln54_2_fu_2405_p2 | ap_phi_mux_inread_assign_168_phi_fu_826_p6);

assign or_ln54_3_fu_2429_p2 = (xor_ln54_3_fu_2423_p2 | and_ln54_2_fu_2417_p2);

assign or_ln54_4_fu_2631_p2 = (xor_ln54_4_fu_2625_p2 | ap_phi_mux_inread_assign_267_phi_fu_840_p6);

assign or_ln54_5_fu_2649_p2 = (xor_ln54_5_fu_2643_p2 | and_ln54_4_fu_2637_p2);

assign or_ln54_6_fu_2851_p2 = (xor_ln54_6_fu_2845_p2 | ap_phi_mux_inread_assign_366_phi_fu_854_p6);

assign or_ln54_7_fu_2869_p2 = (xor_ln54_7_fu_2863_p2 | and_ln54_6_fu_2857_p2);

assign or_ln54_8_fu_4795_p2 = (xor_ln54_8_fu_4789_p2 | ap_phi_mux_inread_assign_445_phi_fu_1322_p6);

assign or_ln54_9_fu_4813_p2 = (xor_ln54_9_fu_4807_p2 | and_ln54_8_fu_4801_p2);

assign or_ln54_fu_2191_p2 = (xor_ln54_fu_2185_p2 | ap_phi_mux_inread_assign69_phi_fu_812_p6);

assign or_ln55_1_fu_2453_p2 = (xor_ln55_1_fu_2447_p2 | and_ln55_2_fu_2441_p2);

assign or_ln55_2_fu_2673_p2 = (xor_ln55_2_fu_2667_p2 | and_ln55_4_fu_2661_p2);

assign or_ln55_3_fu_2893_p2 = (xor_ln55_3_fu_2887_p2 | and_ln55_6_fu_2881_p2);

assign or_ln55_4_fu_4837_p2 = (xor_ln55_4_fu_4831_p2 | and_ln55_8_fu_4825_p2);

assign or_ln55_5_fu_5489_p2 = (xor_ln55_5_fu_5483_p2 | and_ln55_10_fu_5477_p2);

assign or_ln55_6_fu_6139_p2 = (xor_ln55_6_fu_6133_p2 | ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6);

assign or_ln55_fu_2233_p2 = (xor_ln55_fu_2227_p2 | and_ln55_fu_2221_p2);

assign or_ln59_1_fu_2483_p2 = (xor_ln59_2_fu_2465_p2 | and_ln59_1_fu_2477_p2);

assign or_ln59_2_fu_2703_p2 = (xor_ln59_4_fu_2685_p2 | and_ln59_2_fu_2697_p2);

assign or_ln59_3_fu_2923_p2 = (xor_ln59_6_fu_2905_p2 | and_ln59_3_fu_2917_p2);

assign or_ln59_4_fu_4867_p2 = (xor_ln59_8_fu_4849_p2 | and_ln59_4_fu_4861_p2);

assign or_ln59_5_fu_5519_p2 = (xor_ln59_10_fu_5501_p2 | and_ln59_5_fu_5513_p2);

assign or_ln59_6_fu_6150_p2 = (ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6 | ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);

assign or_ln59_fu_2263_p2 = (xor_ln59_fu_2245_p2 | and_ln59_fu_2257_p2);

assign or_ln60_10_fu_4975_p2 = (and_ln60_4_fu_4961_p2 | and_ln54_8_fu_4801_p2);

assign or_ln60_11_fu_5627_p2 = (and_ln60_5_fu_5613_p2 | and_ln54_10_fu_5453_p2);

assign or_ln60_1_fu_2495_p2 = (xor_ln60_1_fu_2489_p2 | and_ln59_1_fu_2477_p2);

assign or_ln60_2_fu_2715_p2 = (xor_ln60_2_fu_2709_p2 | and_ln59_2_fu_2697_p2);

assign or_ln60_3_fu_2935_p2 = (xor_ln60_3_fu_2929_p2 | and_ln59_3_fu_2917_p2);

assign or_ln60_4_fu_4879_p2 = (xor_ln60_4_fu_4873_p2 | and_ln59_4_fu_4861_p2);

assign or_ln60_5_fu_5531_p2 = (xor_ln60_5_fu_5525_p2 | and_ln59_5_fu_5513_p2);

assign or_ln60_6_fu_2371_p2 = (and_ln60_fu_2357_p2 | and_ln54_fu_2197_p2);

assign or_ln60_7_fu_2591_p2 = (and_ln60_1_fu_2577_p2 | and_ln54_2_fu_2417_p2);

assign or_ln60_8_fu_2811_p2 = (and_ln60_2_fu_2797_p2 | and_ln54_4_fu_2637_p2);

assign or_ln60_9_fu_3031_p2 = (and_ln60_3_fu_3017_p2 | and_ln54_6_fu_2857_p2);

assign or_ln60_fu_2275_p2 = (xor_ln60_fu_2269_p2 | and_ln59_fu_2257_p2);

assign or_ln61_10_fu_2947_p2 = (valid8_fu_2181_p2 | valid7_fu_2177_p2);

assign or_ln61_11_fu_3003_p2 = (or_ln62_7_fu_2959_p2 | and_ln61_15_fu_2989_p2);

assign or_ln61_12_fu_4885_p2 = (ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 | ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6);

assign or_ln61_13_fu_4891_p2 = (valid_L1_2_4_fu_3919_p3 | valid_L1_1_4_fu_3488_p3);

assign or_ln61_14_fu_4947_p2 = (or_ln62_9_fu_4903_p2 | and_ln61_19_fu_4933_p2);

assign or_ln61_15_fu_5537_p2 = (ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 | ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6);

assign or_ln61_16_fu_5543_p2 = (valid_L1_4_4_fu_4781_p3 | valid_L1_3_4_fu_4350_p3);

assign or_ln61_17_fu_5599_p2 = (or_ln62_11_fu_5555_p2 | and_ln61_23_fu_5585_p2);

assign or_ln61_18_fu_6164_p2 = (valid_L2_2_4_reg_7828 | valid_L2_1_4_reg_7769);

assign or_ln61_19_fu_6174_p2 = (xor_ln61_6_fu_6168_p2 | ap_phi_mux_valid_L3_next81_phi_fu_1644_p6);

assign or_ln61_1_fu_2287_p2 = (valid2_fu_2157_p2 | valid1_fu_2153_p2);

assign or_ln61_2_fu_2343_p2 = (or_ln62_1_fu_2299_p2 | and_ln61_3_fu_2329_p2);

assign or_ln61_3_fu_2501_p2 = (ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 | ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6);

assign or_ln61_4_fu_2507_p2 = (valid4_fu_2165_p2 | valid3_fu_2161_p2);

assign or_ln61_5_fu_2563_p2 = (or_ln62_3_fu_2519_p2 | and_ln61_7_fu_2549_p2);

assign or_ln61_6_fu_2721_p2 = (ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 | ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6);

assign or_ln61_7_fu_2727_p2 = (valid6_fu_2173_p2 | valid5_fu_2169_p2);

assign or_ln61_8_fu_2783_p2 = (or_ln62_5_fu_2739_p2 | and_ln61_11_fu_2769_p2);

assign or_ln61_9_fu_2941_p2 = (ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 | ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6);

assign or_ln61_fu_2281_p2 = (ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 | ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6);

assign or_ln62_10_fu_5549_p2 = (xor_ln59_11_fu_5507_p2 | xor_ln54_10_fu_5441_p2);

assign or_ln62_11_fu_5555_p2 = (or_ln62_10_fu_5549_p2 | or_ln61_15_fu_5537_p2);

assign or_ln62_1_fu_2299_p2 = (or_ln62_fu_2293_p2 | or_ln61_fu_2281_p2);

assign or_ln62_2_fu_2513_p2 = (xor_ln59_3_fu_2471_p2 | xor_ln54_2_fu_2405_p2);

assign or_ln62_3_fu_2519_p2 = (or_ln62_2_fu_2513_p2 | or_ln61_3_fu_2501_p2);

assign or_ln62_4_fu_2733_p2 = (xor_ln59_5_fu_2691_p2 | xor_ln54_4_fu_2625_p2);

assign or_ln62_5_fu_2739_p2 = (or_ln62_4_fu_2733_p2 | or_ln61_6_fu_2721_p2);

assign or_ln62_6_fu_2953_p2 = (xor_ln59_7_fu_2911_p2 | xor_ln54_6_fu_2845_p2);

assign or_ln62_7_fu_2959_p2 = (or_ln62_6_fu_2953_p2 | or_ln61_9_fu_2941_p2);

assign or_ln62_8_fu_4897_p2 = (xor_ln59_9_fu_4855_p2 | xor_ln54_8_fu_4789_p2);

assign or_ln62_9_fu_4903_p2 = (or_ln62_8_fu_4897_p2 | or_ln61_12_fu_4885_p2);

assign or_ln62_fu_2293_p2 = (xor_ln59_1_fu_2251_p2 | xor_ln54_fu_2185_p2);

assign or_ln758_fu_6894_p2 = (p_0997_0_i41_reg_1710 | newtracklet_reg_7922_pp0_iter6_reg);

assign or_ln78_10_fu_4550_p2 = (icmp_ln78_13_fu_4519_p2 | icmp_ln78_12_fu_4514_p2);

assign or_ln78_11_fu_4564_p2 = (or_ln78_9_fu_4537_p2 | or_ln78_10_fu_4550_p2);

assign or_ln78_12_fu_5295_p2 = (icmp_ln78_18_fu_5203_p2 | and_ln60_4_fu_4961_p2);

assign or_ln78_13_fu_5947_p2 = (icmp_ln78_22_fu_5855_p2 | and_ln60_5_fu_5613_p2);

assign or_ln78_14_fu_6574_p2 = (icmp_ln78_26_fu_6387_p2 | ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);

assign or_ln78_1_fu_3257_p2 = (icmp_ln78_fu_3221_p2 | icmp_ln78_1_fu_3226_p2);

assign or_ln78_2_fu_3271_p2 = (or_ln78_fu_3244_p2 | or_ln78_1_fu_3257_p2);

assign or_ln78_3_fu_3675_p2 = (icmp_ln78_6_fu_3662_p2 | and_ln60_1_reg_7441);

assign or_ln78_4_fu_3688_p2 = (icmp_ln78_5_fu_3657_p2 | icmp_ln78_4_fu_3652_p2);

assign or_ln78_5_fu_3702_p2 = (or_ln78_4_fu_3688_p2 | or_ln78_3_fu_3675_p2);

assign or_ln78_6_fu_4106_p2 = (icmp_ln78_10_fu_4093_p2 | and_ln60_2_reg_7488);

assign or_ln78_7_fu_4119_p2 = (icmp_ln78_9_fu_4088_p2 | icmp_ln78_8_fu_4083_p2);

assign or_ln78_8_fu_4133_p2 = (or_ln78_7_fu_4119_p2 | or_ln78_6_fu_4106_p2);

assign or_ln78_9_fu_4537_p2 = (icmp_ln78_14_fu_4524_p2 | and_ln60_3_reg_7535);

assign or_ln78_fu_3244_p2 = (icmp_ln78_2_fu_3231_p2 | and_ln60_reg_7394);

assign or_ln824_fu_6954_p2 = (icmp_ln899_21_fu_6948_p2 | icmp_ln891_reg_8017);

assign or_ln835_fu_7014_p2 = (xor_ln835_fu_7008_p2 | or_ln824_fu_6954_p2);

assign or_ln87_1_fu_3528_p2 = (xor_ln87_1_fu_3522_p2 | xor_ln55_1_reg_7431);

assign or_ln87_2_fu_3959_p2 = (xor_ln87_2_fu_3953_p2 | xor_ln55_2_reg_7478);

assign or_ln87_3_fu_4390_p2 = (xor_ln87_3_fu_4384_p2 | xor_ln55_3_reg_7525);

assign or_ln87_4_fu_5021_p2 = (xor_ln87_4_fu_5015_p2 | xor_ln55_4_fu_4831_p2);

assign or_ln87_5_fu_5673_p2 = (xor_ln87_5_fu_5667_p2 | xor_ln55_5_fu_5483_p2);

assign or_ln87_6_fu_6237_p2 = (xor_ln87_6_fu_6231_p2 | xor_ln55_6_fu_6133_p2);

assign or_ln87_fu_3097_p2 = (xor_ln87_fu_3091_p2 | xor_ln55_reg_7384);

assign or_ln88_1_fu_3544_p2 = (xor_ln88_1_reg_7456 | icmp_ln899_3_fu_3538_p2);

assign or_ln88_2_fu_3975_p2 = (xor_ln88_2_reg_7503 | icmp_ln899_6_fu_3969_p2);

assign or_ln88_3_fu_4406_p2 = (xor_ln88_3_reg_7550 | icmp_ln899_9_fu_4400_p2);

assign or_ln88_4_fu_5045_p2 = (xor_ln88_4_fu_5039_p2 | icmp_ln899_12_fu_5033_p2);

assign or_ln88_5_fu_5697_p2 = (xor_ln88_5_fu_5691_p2 | icmp_ln899_15_fu_5685_p2);

assign or_ln88_6_fu_6258_p2 = (xor_ln88_6_fu_6253_p2 | icmp_ln899_18_fu_6248_p2);

assign or_ln88_fu_3113_p2 = (xor_ln88_reg_7409 | icmp_ln899_fu_3107_p2);

assign or_ln97_1_fu_3587_p2 = (xor_ln97_8_fu_3581_p2 | xor_ln97_1_reg_7462);

assign or_ln97_2_fu_4018_p2 = (xor_ln97_9_fu_4012_p2 | xor_ln97_2_reg_7509);

assign or_ln97_3_fu_4449_p2 = (xor_ln97_3_reg_7556 | xor_ln97_10_fu_4443_p2);

assign or_ln97_4_fu_5095_p2 = (xor_ln97_4_fu_5089_p2 | xor_ln97_11_fu_5083_p2);

assign or_ln97_5_fu_5747_p2 = (xor_ln97_5_fu_5741_p2 | xor_ln97_12_fu_5735_p2);

assign or_ln97_6_fu_6296_p2 = (xor_ln97_6_fu_6291_p2 | xor_ln97_13_fu_6285_p2);

assign or_ln97_fu_3156_p2 = (xor_ln97_reg_7415 | xor_ln97_7_fu_3150_p2);

assign or_ln98_1_fu_3604_p2 = (xor_ln54_3_reg_7421 | icmp_ln899_4_fu_3598_p2);

assign or_ln98_2_fu_4035_p2 = (xor_ln54_5_reg_7468 | icmp_ln899_7_fu_4029_p2);

assign or_ln98_3_fu_4466_p2 = (xor_ln54_7_reg_7515 | icmp_ln899_10_fu_4460_p2);

assign or_ln98_4_fu_5113_p2 = (xor_ln54_9_fu_4807_p2 | icmp_ln899_13_fu_5107_p2);

assign or_ln98_5_fu_5765_p2 = (xor_ln54_11_fu_5459_p2 | icmp_ln899_16_fu_5759_p2);

assign or_ln98_6_fu_6313_p2 = (xor_ln54_12_fu_6116_p2 | icmp_ln899_19_fu_6308_p2);

assign or_ln98_fu_3173_p2 = (xor_ln54_1_reg_7374 | icmp_ln899_1_fu_3167_p2);

assign p_Result_i10_fu_3986_p4 = {{ap_phi_mux_p_Val2_1433_phi_fu_1420_p6[13:7]}};

assign p_Result_i11_fu_3996_p4 = {{match_5_dataarray_data_V_q0[13:7]}};

assign p_Result_i12_fu_4358_p4 = {{match_6_dataarray_data_V_q0[13:7]}};

assign p_Result_i13_fu_4368_p4 = {{ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6[13:7]}};

assign p_Result_i14_fu_4417_p4 = {{ap_phi_mux_p_Val2_2032_phi_fu_1434_p6[13:7]}};

assign p_Result_i15_fu_4427_p4 = {{match_7_dataarray_data_V_q0[13:7]}};

assign p_Result_i16_fu_4989_p4 = {{cm_L1_1_next_data_V_fu_3340_p3[13:7]}};

assign p_Result_i17_fu_4999_p4 = {{ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6[13:7]}};

assign p_Result_i18_fu_5057_p4 = {{ap_phi_mux_p_Val2_2625_phi_fu_1532_p6[13:7]}};

assign p_Result_i19_fu_5067_p4 = {{cm_L1_2_next_data_V_fu_3771_p3[13:7]}};

assign p_Result_i1_fu_3075_p4 = {{ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6[13:7]}};

assign p_Result_i20_fu_5641_p4 = {{cm_L1_3_next_data_V_fu_4202_p3[13:7]}};

assign p_Result_i21_fu_5651_p4 = {{ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6[13:7]}};

assign p_Result_i22_fu_5709_p4 = {{ap_phi_mux_p_Val2_3024_phi_fu_1546_p6[13:7]}};

assign p_Result_i23_fu_5719_p4 = {{cm_L1_4_next_data_V_fu_4633_p3[13:7]}};

assign p_Result_i25_fu_6216_p4 = {{ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6[13:7]}};

assign p_Result_i26_fu_6270_p4 = {{ap_phi_mux_p_Val2_3421_phi_fu_1658_p6[13:7]}};

assign p_Result_i2_fu_3124_p4 = {{ap_phi_mux_p_Val2_335_phi_fu_1392_p6[13:7]}};

assign p_Result_i3_fu_3134_p4 = {{match_1_dataarray_data_V_q0[13:7]}};

assign p_Result_i4_fu_3927_p4 = {{match_4_dataarray_data_V_q0[13:7]}};

assign p_Result_i5_fu_3937_p4 = {{ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6[13:7]}};

assign p_Result_i6_fu_3496_p4 = {{match_2_dataarray_data_V_q0[13:7]}};

assign p_Result_i7_fu_3506_p4 = {{ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6[13:7]}};

assign p_Result_i8_fu_3555_p4 = {{ap_phi_mux_p_Val2_834_phi_fu_1406_p6[13:7]}};

assign p_Result_i9_fu_3565_p4 = {{match_3_dataarray_data_V_q0[13:7]}};

assign p_Result_i_fu_3065_p4 = {{match_0_dataarray_data_V_q0[13:7]}};

assign proj_phid_V_fu_6712_p4 = {{allproj_dataarray_data_V_q0[19:10]}};

assign proj_zd_V_fu_6722_p1 = allproj_dataarray_data_V_q0[9:0];

assign projid_V_fu_6626_p4 = {{cm_L3_next_data_V_fu_6462_p3[13:7]}};

assign projseed_next_V_fu_6692_p4 = {{allproj_dataarray_data_V_q0[59:57]}};

assign read_0_fu_2215_p2 = (valid1_fu_2153_p2 & or_ln54_1_fu_2209_p2);

assign read_1_fu_2239_p2 = (valid2_fu_2157_p2 & or_ln55_fu_2233_p2);

assign read_2_fu_2435_p2 = (valid3_fu_2161_p2 & or_ln54_3_fu_2429_p2);

assign read_3_fu_2459_p2 = (valid4_fu_2165_p2 & or_ln55_1_fu_2453_p2);

assign read_4_fu_2655_p2 = (valid5_fu_2169_p2 & or_ln54_5_fu_2649_p2);

assign read_5_fu_2679_p2 = (valid6_fu_2173_p2 & or_ln55_2_fu_2673_p2);

assign read_6_fu_2875_p2 = (valid7_fu_2177_p2 & or_ln54_7_fu_2869_p2);

assign read_7_fu_2899_p2 = (valid8_fu_2181_p2 & or_ln55_3_fu_2893_p2);

assign read_L1_1_fu_4819_p2 = (valid_L1_1_4_fu_3488_p3 & or_ln54_9_fu_4813_p2);

assign read_L1_2_fu_4843_p2 = (valid_L1_2_4_fu_3919_p3 & or_ln55_4_fu_4837_p2);

assign read_L1_3_fu_5471_p2 = (valid_L1_3_4_fu_4350_p3 & or_ln54_11_fu_5465_p2);

assign read_L1_4_fu_5495_p2 = (valid_L1_4_4_fu_4781_p3 & or_ln55_5_fu_5489_p2);

assign read_L2_1_fu_6128_p2 = (valid_L2_1_4_reg_7769 & or_ln54_12_fu_6122_p2);

assign read_L2_2_fu_6145_p2 = (valid_L2_2_4_reg_7828 & or_ln55_6_fu_6139_p2);

assign ret_V_2_fu_6869_p2 = (9'd0 - zext_ln215_fu_6865_p1);

assign ret_V_fu_6734_p0 = stub_r_V_fu_6682_p4;

assign ret_V_fu_6734_p1 = proj_phid_V_fu_6712_p4;

assign ret_V_fu_6734_p2 = ($signed(ret_V_fu_6734_p0) * $signed(ret_V_fu_6734_p1));

assign sA_L1_1_fu_3400_p3 = ((or_ln78_fu_3244_p2[0:0] === 1'b1) ? select_ln78_15_fu_3384_p3 : select_ln78_16_fu_3392_p3);

assign sA_L1_1_next_1_fu_3161_p2 = (vA_L1_1_next_361_reg_924 & or_ln97_fu_3156_p2);

assign sA_L1_1_next_2_fu_3200_p2 = (valid1_reg_7310 & or_ln107_fu_3195_p2);

assign sA_L1_1_next_4_fu_3378_p2 = (sA_L1_1_next_353_reg_1044 & icmp_ln78_fu_3221_p2);

assign sA_L1_1_next_fu_3102_p2 = (valid1_reg_7310 & or_ln87_fu_3097_p2);

assign sA_L1_2_fu_3831_p3 = ((or_ln78_3_fu_3675_p2[0:0] === 1'b1) ? select_ln78_41_fu_3815_p3 : select_ln78_42_fu_3823_p3);

assign sA_L1_2_next_1_fu_3592_p2 = (vA_L1_2_next_360_reg_939 & or_ln97_1_fu_3587_p2);

assign sA_L1_2_next_2_fu_3631_p2 = (valid3_reg_7326 & or_ln107_1_fu_3626_p2);

assign sA_L1_2_next_4_fu_3809_p2 = (sA_L1_2_next_352_reg_1059 & icmp_ln78_4_fu_3652_p2);

assign sA_L1_2_next_fu_3533_p2 = (valid3_reg_7326 & or_ln87_1_fu_3528_p2);

assign sA_L1_3_fu_4262_p3 = ((or_ln78_6_fu_4106_p2[0:0] === 1'b1) ? select_ln78_67_fu_4246_p3 : select_ln78_68_fu_4254_p3);

assign sA_L1_3_next_1_fu_4023_p2 = (vA_L1_3_next_359_reg_954 & or_ln97_2_fu_4018_p2);

assign sA_L1_3_next_2_fu_4062_p2 = (valid5_reg_7342 & or_ln107_2_fu_4057_p2);

assign sA_L1_3_next_4_fu_4240_p2 = (sA_L1_3_next_351_reg_1074 & icmp_ln78_8_fu_4083_p2);

assign sA_L1_3_next_fu_3964_p2 = (valid5_reg_7342 & or_ln87_2_fu_3959_p2);

assign sA_L1_4_fu_4693_p3 = ((or_ln78_9_fu_4537_p2[0:0] === 1'b1) ? select_ln78_93_fu_4677_p3 : select_ln78_94_fu_4685_p3);

assign sA_L1_4_next_1_fu_4454_p2 = (vA_L1_4_next_358_reg_969 & or_ln97_3_fu_4449_p2);

assign sA_L1_4_next_2_fu_4493_p2 = (valid7_reg_7358 & or_ln107_3_fu_4488_p2);

assign sA_L1_4_next_4_fu_4671_p2 = (sA_L1_4_next_350_reg_1089 & icmp_ln78_12_fu_4514_p2);

assign sA_L1_4_next_fu_4395_p2 = (valid7_reg_7358 & or_ln87_3_fu_4390_p2);

assign sA_L2_1_fu_5339_p3 = ((or_ln78_12_fu_5295_p2[0:0] === 1'b1) ? select_ln78_119_fu_5323_p3 : select_ln78_120_fu_5331_p3);

assign sA_L2_1_next_1_fu_5101_p2 = (or_ln97_4_fu_5095_p2 & ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6);

assign sA_L2_1_next_2_fu_5143_p2 = (valid_L1_1_4_fu_3488_p3 & or_ln107_4_fu_5137_p2);

assign sA_L2_1_next_4_fu_5317_p2 = (icmp_ln78_16_fu_5167_p2 & ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6);

assign sA_L2_1_next_fu_5027_p2 = (valid_L1_1_4_fu_3488_p3 & or_ln87_4_fu_5021_p2);

assign sA_L2_2_fu_5991_p3 = ((or_ln78_13_fu_5947_p2[0:0] === 1'b1) ? select_ln78_145_fu_5975_p3 : select_ln78_146_fu_5983_p3);

assign sA_L2_2_next_1_fu_5753_p2 = (or_ln97_5_fu_5747_p2 & ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6);

assign sA_L2_2_next_2_fu_5795_p2 = (valid_L1_3_4_fu_4350_p3 & or_ln107_5_fu_5789_p2);

assign sA_L2_2_next_4_fu_5969_p2 = (icmp_ln78_20_fu_5819_p2 & ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6);

assign sA_L2_2_next_fu_5679_p2 = (valid_L1_3_4_fu_4350_p3 & or_ln87_5_fu_5673_p2);

assign sA_L3_fu_6588_p3 = ((or_ln78_14_fu_6574_p2[0:0] === 1'b1) ? select_ln78_176_fu_6566_p3 : select_ln78_177_fu_6580_p3);

assign sA_L3_next_1_fu_6302_p2 = (or_ln97_6_fu_6296_p2 & ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6);

assign sA_L3_next_2_fu_6340_p2 = (valid_L2_1_4_reg_7769 & or_ln107_6_fu_6334_p2);

assign sA_L3_next_4_fu_6560_p2 = (icmp_ln78_24_fu_6360_p2 & ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6);

assign sA_L3_next_fu_6243_p2 = (valid_L2_1_4_reg_7769 & or_ln87_6_fu_6237_p2);

assign sB_L1_1_fu_3370_p3 = ((or_ln78_fu_3244_p2[0:0] === 1'b1) ? select_ln78_12_fu_3354_p3 : select_ln78_13_fu_3362_p3);

assign sB_L1_1_next_1_fu_3178_p2 = (valid2_reg_7318 & or_ln98_fu_3173_p2);

assign sB_L1_1_next_2_fu_3216_p2 = (valid2_reg_7318 & or_ln108_fu_3211_p2);

assign sB_L1_1_next_4_fu_3348_p2 = (sB_L1_1_next_349_reg_1104 & icmp_ln78_fu_3221_p2);

assign sB_L1_1_next_fu_3118_p2 = (valid_L1_1_next_157_reg_984 & or_ln88_fu_3113_p2);

assign sB_L1_2_fu_3801_p3 = ((or_ln78_3_fu_3675_p2[0:0] === 1'b1) ? select_ln78_38_fu_3785_p3 : select_ln78_39_fu_3793_p3);

assign sB_L1_2_next_1_fu_3609_p2 = (valid4_reg_7334 & or_ln98_1_fu_3604_p2);

assign sB_L1_2_next_2_fu_3647_p2 = (valid4_reg_7334 & or_ln108_1_fu_3642_p2);

assign sB_L1_2_next_4_fu_3779_p2 = (sB_L1_2_next_348_reg_1119 & icmp_ln78_4_fu_3652_p2);

assign sB_L1_2_next_fu_3549_p2 = (valid_L1_2_next_156_reg_999 & or_ln88_1_fu_3544_p2);

assign sB_L1_3_fu_4232_p3 = ((or_ln78_6_fu_4106_p2[0:0] === 1'b1) ? select_ln78_64_fu_4216_p3 : select_ln78_65_fu_4224_p3);

assign sB_L1_3_next_1_fu_4040_p2 = (valid6_reg_7350 & or_ln98_2_fu_4035_p2);

assign sB_L1_3_next_2_fu_4078_p2 = (valid6_reg_7350 & or_ln108_2_fu_4073_p2);

assign sB_L1_3_next_4_fu_4210_p2 = (sB_L1_3_next_347_reg_1134 & icmp_ln78_8_fu_4083_p2);

assign sB_L1_3_next_fu_3980_p2 = (valid_L1_3_next_155_reg_1014 & or_ln88_2_fu_3975_p2);

assign sB_L1_4_fu_4663_p3 = ((or_ln78_9_fu_4537_p2[0:0] === 1'b1) ? select_ln78_90_fu_4647_p3 : select_ln78_91_fu_4655_p3);

assign sB_L1_4_next_1_fu_4471_p2 = (valid8_reg_7366 & or_ln98_3_fu_4466_p2);

assign sB_L1_4_next_2_fu_4509_p2 = (valid8_reg_7366 & or_ln108_3_fu_4504_p2);

assign sB_L1_4_next_4_fu_4641_p2 = (sB_L1_4_next_346_reg_1149 & icmp_ln78_12_fu_4514_p2);

assign sB_L1_4_next_fu_4411_p2 = (valid_L1_4_next_154_reg_1029 & or_ln88_3_fu_4406_p2);

assign sB_L2_1_fu_5309_p3 = ((or_ln78_12_fu_5295_p2[0:0] === 1'b1) ? select_ln78_116_fu_5287_p3 : select_ln78_117_fu_5301_p3);

assign sB_L2_1_next_1_fu_5119_p2 = (valid_L1_2_4_fu_3919_p3 & or_ln98_4_fu_5113_p2);

assign sB_L2_1_next_2_fu_5161_p2 = (valid_L1_2_4_fu_3919_p3 & or_ln108_4_fu_5155_p2);

assign sB_L2_1_next_4_fu_5281_p2 = (icmp_ln78_16_fu_5167_p2 & ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6);

assign sB_L2_1_next_fu_5051_p2 = (or_ln88_4_fu_5045_p2 & ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6);

assign sB_L2_2_fu_5961_p3 = ((or_ln78_13_fu_5947_p2[0:0] === 1'b1) ? select_ln78_142_fu_5939_p3 : select_ln78_143_fu_5953_p3);

assign sB_L2_2_next_1_fu_5771_p2 = (valid_L1_4_4_fu_4781_p3 & or_ln98_5_fu_5765_p2);

assign sB_L2_2_next_2_fu_5813_p2 = (valid_L1_4_4_fu_4781_p3 & or_ln108_5_fu_5807_p2);

assign sB_L2_2_next_4_fu_5933_p2 = (icmp_ln78_20_fu_5819_p2 & ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6);

assign sB_L2_2_next_fu_5703_p2 = (or_ln88_5_fu_5697_p2 & ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6);

assign sB_L3_fu_6618_p3 = ((or_ln78_14_fu_6574_p2[0:0] === 1'b1) ? select_ln78_179_fu_6602_p3 : select_ln78_180_fu_6610_p3);

assign sB_L3_next_1_fu_6319_p2 = (valid_L2_2_4_reg_7828 & or_ln98_6_fu_6313_p2);

assign sB_L3_next_2_fu_6355_p2 = (valid_L2_2_4_reg_7828 & or_ln108_6_fu_6349_p2);

assign sB_L3_next_4_fu_6596_p2 = (icmp_ln78_24_fu_6360_p2 & ap_phi_mux_sB_L3_next_385_phi_fu_1588_p6);

assign sB_L3_next_fu_6264_p2 = (or_ln88_6_fu_6258_p2 & ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6);

assign select_ln214_fu_7051_p3 = ((xor_ln214_fu_7045_p2[0:0] === 1'b1) ? 7'd127 : 7'd0);

assign select_ln554_1_fu_1843_p3 = ((ap_phi_mux_read_1_015_phi_fu_576_p6[0:0] === 1'b1) ? addr_1_V_fu_1837_p2 : ap_phi_mux_addr_V_1_07_phi_fu_688_p6);

assign select_ln554_2_fu_1857_p3 = ((ap_phi_mux_read_2_014_phi_fu_590_p6[0:0] === 1'b1) ? addr_2_V_fu_1851_p2 : ap_phi_mux_addr_V_2_06_phi_fu_702_p6);

assign select_ln554_3_fu_1871_p3 = ((ap_phi_mux_read_3_013_phi_fu_604_p6[0:0] === 1'b1) ? addr_3_V_fu_1865_p2 : ap_phi_mux_addr_V_3_05_phi_fu_716_p6);

assign select_ln554_4_fu_1885_p3 = ((ap_phi_mux_read_4_012_phi_fu_618_p6[0:0] === 1'b1) ? addr_4_V_fu_1879_p2 : ap_phi_mux_addr_V_4_04_phi_fu_730_p6);

assign select_ln554_5_fu_1899_p3 = ((ap_phi_mux_read_5_011_phi_fu_632_p6[0:0] === 1'b1) ? addr_5_V_fu_1893_p2 : ap_phi_mux_addr_V_5_03_phi_fu_744_p6);

assign select_ln554_6_fu_1913_p3 = ((ap_phi_mux_read_6_010_phi_fu_646_p6[0:0] === 1'b1) ? addr_6_V_fu_1907_p2 : ap_phi_mux_addr_V_6_02_phi_fu_758_p6);

assign select_ln554_7_fu_1927_p3 = ((ap_phi_mux_read_7_09_phi_fu_660_p6[0:0] === 1'b1) ? addr_7_V_fu_1921_p2 : ap_phi_mux_addr_V_7_01_phi_fu_772_p6);

assign select_ln554_fu_1829_p3 = ((ap_phi_mux_read_0_016_phi_fu_562_p6[0:0] === 1'b1) ? addr_0_V_fu_1823_p2 : ap_phi_mux_addr_V_0_08_phi_fu_674_p6);

assign select_ln59_1_fu_6208_p3 = ((or_ln59_6_fu_6150_p2[0:0] === 1'b1) ? select_ln59_fu_6156_p3 : select_ln61_12_fu_6200_p3);

assign select_ln59_fu_6156_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln60_10_fu_5619_p3 = ((and_ln60_5_fu_5613_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_11_fu_5633_p3 = ((or_ln60_11_fu_5627_p2[0:0] === 1'b1) ? select_ln60_10_fu_5619_p3 : select_ln61_11_fu_5605_p3);

assign select_ln60_1_fu_2377_p3 = ((or_ln60_6_fu_2371_p2[0:0] === 1'b1) ? select_ln60_fu_2363_p3 : select_ln61_1_fu_2349_p3);

assign select_ln60_2_fu_2583_p3 = ((and_ln60_1_fu_2577_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_3_fu_2597_p3 = ((or_ln60_7_fu_2591_p2[0:0] === 1'b1) ? select_ln60_2_fu_2583_p3 : select_ln61_3_fu_2569_p3);

assign select_ln60_4_fu_2803_p3 = ((and_ln60_2_fu_2797_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_5_fu_2817_p3 = ((or_ln60_8_fu_2811_p2[0:0] === 1'b1) ? select_ln60_4_fu_2803_p3 : select_ln61_5_fu_2789_p3);

assign select_ln60_6_fu_3023_p3 = ((and_ln60_3_fu_3017_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_7_fu_3037_p3 = ((or_ln60_9_fu_3031_p2[0:0] === 1'b1) ? select_ln60_6_fu_3023_p3 : select_ln61_7_fu_3009_p3);

assign select_ln60_8_fu_4967_p3 = ((and_ln60_4_fu_4961_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_9_fu_4981_p3 = ((or_ln60_10_fu_4975_p2[0:0] === 1'b1) ? select_ln60_8_fu_4967_p3 : select_ln61_9_fu_4953_p3);

assign select_ln60_fu_2363_p3 = ((and_ln60_fu_2357_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln61_10_fu_5591_p3 = ((and_ln61_23_fu_5585_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_11_fu_5605_p3 = ((or_ln61_17_fu_5599_p2[0:0] === 1'b1) ? select_ln61_10_fu_5591_p3 : 3'd4);

assign select_ln61_12_fu_6200_p3 = ((and_ln61_24_fu_6194_p2[0:0] === 1'b1) ? select_ln62_fu_6180_p3 : 3'd3);

assign select_ln61_1_fu_2349_p3 = ((or_ln61_2_fu_2343_p2[0:0] === 1'b1) ? select_ln61_fu_2335_p3 : 3'd4);

assign select_ln61_2_fu_2555_p3 = ((and_ln61_7_fu_2549_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_3_fu_2569_p3 = ((or_ln61_5_fu_2563_p2[0:0] === 1'b1) ? select_ln61_2_fu_2555_p3 : 3'd4);

assign select_ln61_4_fu_2775_p3 = ((and_ln61_11_fu_2769_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_5_fu_2789_p3 = ((or_ln61_8_fu_2783_p2[0:0] === 1'b1) ? select_ln61_4_fu_2775_p3 : 3'd4);

assign select_ln61_6_fu_2995_p3 = ((and_ln61_15_fu_2989_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_7_fu_3009_p3 = ((or_ln61_11_fu_3003_p2[0:0] === 1'b1) ? select_ln61_6_fu_2995_p3 : 3'd4);

assign select_ln61_8_fu_4939_p3 = ((and_ln61_19_fu_4933_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_9_fu_4953_p3 = ((or_ln61_14_fu_4947_p2[0:0] === 1'b1) ? select_ln61_8_fu_4939_p3 : 3'd4);

assign select_ln61_fu_2335_p3 = ((and_ln61_3_fu_2329_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln62_fu_6180_p3 = ((ap_phi_mux_valid_L3_next81_phi_fu_1644_p6[0:0] === 1'b1) ? 3'd4 : 3'd0);

assign select_ln78_100_fu_4742_p3 = ((icmp_ln78_13_fu_4519_p2[0:0] === 1'b1) ? valid7_reg_7358 : vA_L1_4_next_2_fu_4729_p2);

assign select_ln78_102_fu_4774_p3 = ((and_ln60_3_reg_7535[0:0] === 1'b1) ? valid_L1_4_next_154_reg_1029 : and_ln78_19_fu_4768_p2);

assign select_ln78_10_fu_3333_p3 = ((and_ln60_reg_7394[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 : select_ln78_9_fu_3325_p3);

assign select_ln78_112_fu_5249_p3 = ((icmp_ln78_16_fu_5167_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1504_p6 : 14'd0);

assign select_ln78_113_fu_5257_p3 = ((icmp_ln78_17_fu_5181_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_112_fu_5249_p3);

assign select_ln78_114_fu_5265_p3 = ((and_ln60_4_fu_4961_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 : select_ln78_113_fu_5257_p3);

assign select_ln78_116_fu_5287_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? sB_L2_1_next_fu_5051_p2 : sB_L2_1_next_1_fu_5119_p2);

assign select_ln78_117_fu_5301_p3 = ((icmp_ln78_17_fu_5181_p2[0:0] === 1'b1) ? sB_L2_1_next_2_fu_5161_p2 : sB_L2_1_next_4_fu_5281_p2);

assign select_ln78_119_fu_5323_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? sA_L2_1_next_fu_5027_p2 : sA_L2_1_next_1_fu_5101_p2);

assign select_ln78_120_fu_5331_p3 = ((icmp_ln78_17_fu_5181_p2[0:0] === 1'b1) ? sA_L2_1_next_2_fu_5143_p2 : sA_L2_1_next_4_fu_5317_p2);

assign select_ln78_128_fu_5425_p3 = ((and_ln60_4_fu_4961_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 : and_ln78_25_fu_5419_p2);

assign select_ln78_12_fu_3354_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? sB_L1_1_next_fu_3118_p2 : sB_L1_1_next_1_fu_3178_p2);

assign select_ln78_138_fu_5901_p3 = ((icmp_ln78_20_fu_5819_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1518_p6 : 14'd0);

assign select_ln78_139_fu_5909_p3 = ((icmp_ln78_21_fu_5833_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_138_fu_5901_p3);

assign select_ln78_13_fu_3362_p3 = ((icmp_ln78_1_fu_3226_p2[0:0] === 1'b1) ? sB_L1_1_next_2_fu_3216_p2 : sB_L1_1_next_4_fu_3348_p2);

assign select_ln78_140_fu_5917_p3 = ((and_ln60_5_fu_5613_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 : select_ln78_139_fu_5909_p3);

assign select_ln78_142_fu_5939_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? sB_L2_2_next_fu_5703_p2 : sB_L2_2_next_1_fu_5771_p2);

assign select_ln78_143_fu_5953_p3 = ((icmp_ln78_21_fu_5833_p2[0:0] === 1'b1) ? sB_L2_2_next_2_fu_5813_p2 : sB_L2_2_next_4_fu_5933_p2);

assign select_ln78_145_fu_5975_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? sA_L2_2_next_fu_5679_p2 : sA_L2_2_next_1_fu_5753_p2);

assign select_ln78_146_fu_5983_p3 = ((icmp_ln78_21_fu_5833_p2[0:0] === 1'b1) ? sA_L2_2_next_2_fu_5795_p2 : sA_L2_2_next_4_fu_5969_p2);

assign select_ln78_154_fu_6077_p3 = ((and_ln60_5_fu_5613_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 : and_ln78_31_fu_6071_p2);

assign select_ln78_15_fu_3384_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? sA_L1_1_next_fu_3102_p2 : sA_L1_1_next_1_fu_3161_p2);

assign select_ln78_164_fu_6438_p3 = ((icmp_ln78_24_fu_6360_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V18_phi_fu_1686_p6 : 14'd0);

assign select_ln78_165_fu_6446_p3 = ((icmp_ln78_25_fu_6374_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_164_fu_6438_p3);

assign select_ln78_166_fu_6454_p3 = ((icmp_ln78_26_fu_6387_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 : select_ln78_165_fu_6446_p3);

assign select_ln78_16_fu_3392_p3 = ((icmp_ln78_1_fu_3226_p2[0:0] === 1'b1) ? sA_L1_1_next_2_fu_3200_p2 : sA_L1_1_next_4_fu_3378_p2);

assign select_ln78_174_fu_6544_p3 = ((icmp_ln78_26_fu_6387_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 : and_ln78_35_fu_6538_p2);

assign select_ln78_176_fu_6566_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? sA_L3_next_fu_6243_p2 : sA_L3_next_1_fu_6302_p2);

assign select_ln78_177_fu_6580_p3 = ((icmp_ln78_25_fu_6374_p2[0:0] === 1'b1) ? sA_L3_next_2_fu_6340_p2 : sA_L3_next_4_fu_6560_p2);

assign select_ln78_179_fu_6602_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? sB_L3_next_fu_6264_p2 : sB_L3_next_1_fu_6319_p2);

assign select_ln78_180_fu_6610_p3 = ((icmp_ln78_25_fu_6374_p2[0:0] === 1'b1) ? sB_L3_next_2_fu_6355_p2 : sB_L3_next_4_fu_6596_p2);

assign select_ln78_18_fu_3414_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? valid_L1_1_next_157_reg_984 : valid2_reg_7318);

assign select_ln78_19_fu_3421_p3 = ((icmp_ln78_1_fu_3226_p2[0:0] === 1'b1) ? valid2_reg_7318 : vB_L1_1_next_1_fu_3408_p2);

assign select_ln78_1_fu_3249_p3 = ((icmp_ln78_1_fu_3226_p2[0:0] === 1'b1) ? match_1_dataarray_data_V_q0 : ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6);

assign select_ln78_21_fu_3442_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? valid1_reg_7310 : vA_L1_1_next_361_reg_924);

assign select_ln78_22_fu_3449_p3 = ((icmp_ln78_1_fu_3226_p2[0:0] === 1'b1) ? valid1_reg_7310 : vA_L1_1_next_2_fu_3436_p2);

assign select_ln78_24_fu_3481_p3 = ((and_ln60_reg_7394[0:0] === 1'b1) ? valid_L1_1_next_157_reg_984 : and_ln78_1_fu_3475_p2);

assign select_ln78_26_fu_3667_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 : match_3_dataarray_data_V_q0);

assign select_ln78_27_fu_3680_p3 = ((icmp_ln78_5_fu_3657_p2[0:0] === 1'b1) ? match_3_dataarray_data_V_q0 : ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6);

assign select_ln78_28_fu_3694_p3 = ((or_ln78_3_fu_3675_p2[0:0] === 1'b1) ? select_ln78_26_fu_3667_p3 : select_ln78_27_fu_3680_p3);

assign select_ln78_2_fu_3263_p3 = ((or_ln78_fu_3244_p2[0:0] === 1'b1) ? select_ln78_fu_3236_p3 : select_ln78_1_fu_3249_p3);

assign select_ln78_30_fu_3716_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_834_phi_fu_1406_p6);

assign select_ln78_31_fu_3724_p3 = ((icmp_ln78_5_fu_3657_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_834_phi_fu_1406_p6);

assign select_ln78_32_fu_3732_p3 = ((or_ln78_3_fu_3675_p2[0:0] === 1'b1) ? select_ln78_30_fu_3716_p3 : select_ln78_31_fu_3724_p3);

assign select_ln78_34_fu_3748_p3 = ((icmp_ln78_4_fu_3652_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1350_p6 : 14'd0);

assign select_ln78_35_fu_3756_p3 = ((icmp_ln78_5_fu_3657_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_34_fu_3748_p3);

assign select_ln78_36_fu_3764_p3 = ((and_ln60_1_reg_7441[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1462_p6 : select_ln78_35_fu_3756_p3);

assign select_ln78_38_fu_3785_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? sB_L1_2_next_fu_3549_p2 : sB_L1_2_next_1_fu_3609_p2);

assign select_ln78_39_fu_3793_p3 = ((icmp_ln78_5_fu_3657_p2[0:0] === 1'b1) ? sB_L1_2_next_2_fu_3647_p2 : sB_L1_2_next_4_fu_3779_p2);

assign select_ln78_41_fu_3815_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? sA_L1_2_next_fu_3533_p2 : sA_L1_2_next_1_fu_3592_p2);

assign select_ln78_42_fu_3823_p3 = ((icmp_ln78_5_fu_3657_p2[0:0] === 1'b1) ? sA_L1_2_next_2_fu_3631_p2 : sA_L1_2_next_4_fu_3809_p2);

assign select_ln78_44_fu_3845_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? valid_L1_2_next_156_reg_999 : valid4_reg_7334);

assign select_ln78_45_fu_3852_p3 = ((icmp_ln78_5_fu_3657_p2[0:0] === 1'b1) ? valid4_reg_7334 : vB_L1_2_next_1_fu_3839_p2);

assign select_ln78_47_fu_3873_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? valid3_reg_7326 : vA_L1_2_next_360_reg_939);

assign select_ln78_48_fu_3880_p3 = ((icmp_ln78_5_fu_3657_p2[0:0] === 1'b1) ? valid3_reg_7326 : vA_L1_2_next_2_fu_3867_p2);

assign select_ln78_4_fu_3285_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_335_phi_fu_1392_p6);

assign select_ln78_50_fu_3912_p3 = ((and_ln60_1_reg_7441[0:0] === 1'b1) ? valid_L1_2_next_156_reg_999 : and_ln78_7_fu_3906_p2);

assign select_ln78_52_fu_4098_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 : match_5_dataarray_data_V_q0);

assign select_ln78_53_fu_4111_p3 = ((icmp_ln78_9_fu_4088_p2[0:0] === 1'b1) ? match_5_dataarray_data_V_q0 : ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6);

assign select_ln78_54_fu_4125_p3 = ((or_ln78_6_fu_4106_p2[0:0] === 1'b1) ? select_ln78_52_fu_4098_p3 : select_ln78_53_fu_4111_p3);

assign select_ln78_56_fu_4147_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1433_phi_fu_1420_p6);

assign select_ln78_57_fu_4155_p3 = ((icmp_ln78_9_fu_4088_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1433_phi_fu_1420_p6);

assign select_ln78_58_fu_4163_p3 = ((or_ln78_6_fu_4106_p2[0:0] === 1'b1) ? select_ln78_56_fu_4147_p3 : select_ln78_57_fu_4155_p3);

assign select_ln78_5_fu_3293_p3 = ((icmp_ln78_1_fu_3226_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_335_phi_fu_1392_p6);

assign select_ln78_60_fu_4179_p3 = ((icmp_ln78_8_fu_4083_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1364_p6 : 14'd0);

assign select_ln78_61_fu_4187_p3 = ((icmp_ln78_9_fu_4088_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_60_fu_4179_p3);

assign select_ln78_62_fu_4195_p3 = ((and_ln60_2_reg_7488[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1476_p6 : select_ln78_61_fu_4187_p3);

assign select_ln78_64_fu_4216_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? sB_L1_3_next_fu_3980_p2 : sB_L1_3_next_1_fu_4040_p2);

assign select_ln78_65_fu_4224_p3 = ((icmp_ln78_9_fu_4088_p2[0:0] === 1'b1) ? sB_L1_3_next_2_fu_4078_p2 : sB_L1_3_next_4_fu_4210_p2);

assign select_ln78_67_fu_4246_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? sA_L1_3_next_fu_3964_p2 : sA_L1_3_next_1_fu_4023_p2);

assign select_ln78_68_fu_4254_p3 = ((icmp_ln78_9_fu_4088_p2[0:0] === 1'b1) ? sA_L1_3_next_2_fu_4062_p2 : sA_L1_3_next_4_fu_4240_p2);

assign select_ln78_6_fu_3301_p3 = ((or_ln78_fu_3244_p2[0:0] === 1'b1) ? select_ln78_4_fu_3285_p3 : select_ln78_5_fu_3293_p3);

assign select_ln78_70_fu_4276_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? valid_L1_3_next_155_reg_1014 : valid6_reg_7350);

assign select_ln78_71_fu_4283_p3 = ((icmp_ln78_9_fu_4088_p2[0:0] === 1'b1) ? valid6_reg_7350 : vB_L1_3_next_1_fu_4270_p2);

assign select_ln78_73_fu_4304_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? valid5_reg_7342 : vA_L1_3_next_359_reg_954);

assign select_ln78_74_fu_4311_p3 = ((icmp_ln78_9_fu_4088_p2[0:0] === 1'b1) ? valid5_reg_7342 : vA_L1_3_next_2_fu_4298_p2);

assign select_ln78_76_fu_4343_p3 = ((and_ln60_2_reg_7488[0:0] === 1'b1) ? valid_L1_3_next_155_reg_1014 : and_ln78_13_fu_4337_p2);

assign select_ln78_78_fu_4529_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 : match_7_dataarray_data_V_q0);

assign select_ln78_79_fu_4542_p3 = ((icmp_ln78_13_fu_4519_p2[0:0] === 1'b1) ? match_7_dataarray_data_V_q0 : ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6);

assign select_ln78_80_fu_4556_p3 = ((or_ln78_9_fu_4537_p2[0:0] === 1'b1) ? select_ln78_78_fu_4529_p3 : select_ln78_79_fu_4542_p3);

assign select_ln78_82_fu_4578_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2032_phi_fu_1434_p6);

assign select_ln78_83_fu_4586_p3 = ((icmp_ln78_13_fu_4519_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2032_phi_fu_1434_p6);

assign select_ln78_84_fu_4594_p3 = ((or_ln78_9_fu_4537_p2[0:0] === 1'b1) ? select_ln78_82_fu_4578_p3 : select_ln78_83_fu_4586_p3);

assign select_ln78_86_fu_4610_p3 = ((icmp_ln78_12_fu_4514_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1378_p6 : 14'd0);

assign select_ln78_87_fu_4618_p3 = ((icmp_ln78_13_fu_4519_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_86_fu_4610_p3);

assign select_ln78_88_fu_4626_p3 = ((and_ln60_3_reg_7535[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1490_p6 : select_ln78_87_fu_4618_p3);

assign select_ln78_8_fu_3317_p3 = ((icmp_ln78_fu_3221_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1336_p6 : 14'd0);

assign select_ln78_90_fu_4647_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? sB_L1_4_next_fu_4411_p2 : sB_L1_4_next_1_fu_4471_p2);

assign select_ln78_91_fu_4655_p3 = ((icmp_ln78_13_fu_4519_p2[0:0] === 1'b1) ? sB_L1_4_next_2_fu_4509_p2 : sB_L1_4_next_4_fu_4641_p2);

assign select_ln78_93_fu_4677_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? sA_L1_4_next_fu_4395_p2 : sA_L1_4_next_1_fu_4454_p2);

assign select_ln78_94_fu_4685_p3 = ((icmp_ln78_13_fu_4519_p2[0:0] === 1'b1) ? sA_L1_4_next_2_fu_4493_p2 : sA_L1_4_next_4_fu_4671_p2);

assign select_ln78_96_fu_4707_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? valid_L1_4_next_154_reg_1029 : valid8_reg_7366);

assign select_ln78_97_fu_4714_p3 = ((icmp_ln78_13_fu_4519_p2[0:0] === 1'b1) ? valid8_reg_7366 : vB_L1_4_next_1_fu_4701_p2);

assign select_ln78_99_fu_4735_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? valid7_reg_7358 : vA_L1_4_next_358_reg_969);

assign select_ln78_9_fu_3325_p3 = ((icmp_ln78_1_fu_3226_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_8_fu_3317_p3);

assign select_ln78_fu_3236_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1448_p6 : match_1_dataarray_data_V_q0);

assign select_ln824_1_fu_6967_p3 = ((or_ln824_fu_6954_p2[0:0] === 1'b1) ? bestmatch_next_01819_fu_210 : bestmatch_next_data_V_fu_6920_p7);

assign select_ln824_2_fu_6975_p3 = ((or_ln824_fu_6954_p2[0:0] === 1'b1) ? p_0990_01516_i44_fu_218 : projseed_next_V_reg_7938_pp0_iter6_reg);

assign select_ln824_fu_6959_p3 = ((or_ln824_fu_6954_p2[0:0] === 1'b1) ? best_delta_phi_V_fu_6941_p3 : absval_V_fu_6900_p3);

assign select_ln887_1_fu_6989_p3 = ((icmp_ln887_8_reg_8009[0:0] === 1'b1) ? select_ln824_1_fu_6967_p3 : bestmatch_next_01819_fu_210);

assign select_ln887_2_fu_6997_p3 = ((icmp_ln887_8_reg_8009[0:0] === 1'b1) ? select_ln824_2_fu_6975_p3 : p_0990_01516_i44_fu_218);

assign select_ln887_fu_6982_p3 = ((icmp_ln887_8_reg_8009[0:0] === 1'b1) ? select_ln824_fu_6959_p3 : best_delta_phi_V_fu_6941_p3);

assign sext_ln321_fu_6934_p1 = $signed(LUT_matchcut_phi1_load_reg_8004);

assign sext_ln68_fu_6803_p1 = $signed(trunc_ln2_reg_7948);

assign sext_ln891_fu_6875_p1 = $signed(ret_V_2_fu_6869_p2);

assign shl_ln1503_1_fu_6827_p3 = {{add_ln1503_fu_6822_p2}, {3'd0}};

assign shl_ln_fu_6815_p3 = {{tmp_11_reg_7968}, {3'd0}};

assign stub_r_V_fu_6682_p4 = {{allstub_dataarray_data_V_q0[35:29]}};

assign stubid_V_fu_6636_p1 = cm_L3_next_data_V_fu_6462_p3[6:0];

assign sub_ln214_fu_6849_p2 = (17'd0 - delta_phi_V_fu_6835_p2);

assign t_V_fu_2141_p2 = (7'd1 + ap_phi_mux_t_V43_phi_fu_548_p6);

assign tmpA_L1_1_data_V_fu_3309_p3 = ((or_ln78_2_fu_3271_p2[0:0] === 1'b1) ? select_ln78_6_fu_3301_p3 : 14'd0);

assign tmpA_L1_2_data_V_fu_3740_p3 = ((or_ln78_5_fu_3702_p2[0:0] === 1'b1) ? select_ln78_32_fu_3732_p3 : 14'd0);

assign tmpA_L1_3_data_V_fu_4171_p3 = ((or_ln78_8_fu_4133_p2[0:0] === 1'b1) ? select_ln78_58_fu_4163_p3 : 14'd0);

assign tmpA_L1_4_data_V_fu_4602_p3 = ((or_ln78_11_fu_4564_p2[0:0] === 1'b1) ? select_ln78_84_fu_4594_p3 : 14'd0);

assign tmpA_L2_1_data_V_fu_5241_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_fu_3340_p3 : cm_L1_1_data_V_2_fu_5233_p3);

assign tmpA_L2_2_data_V_fu_5893_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_fu_4202_p3 : cm_L1_3_data_V_2_fu_5885_p3);

assign tmpA_L3_data_V_fu_6431_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7742 : cm_L2_1_data_V_2_fu_6423_p3);

assign tmpB_L1_1_data_V_fu_3277_p3 = ((or_ln78_2_fu_3271_p2[0:0] === 1'b1) ? select_ln78_2_fu_3263_p3 : 14'd0);

assign tmpB_L1_2_data_V_fu_3708_p3 = ((or_ln78_5_fu_3702_p2[0:0] === 1'b1) ? select_ln78_28_fu_3694_p3 : 14'd0);

assign tmpB_L1_3_data_V_fu_4139_p3 = ((or_ln78_8_fu_4133_p2[0:0] === 1'b1) ? select_ln78_54_fu_4125_p3 : 14'd0);

assign tmpB_L1_4_data_V_fu_4570_p3 = ((or_ln78_11_fu_4564_p2[0:0] === 1'b1) ? select_ln78_80_fu_4556_p3 : 14'd0);

assign tmpB_L2_1_data_V_fu_5209_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1560_p6 : cm_L1_2_data_V_2_fu_5195_p3);

assign tmpB_L2_2_data_V_fu_5861_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1574_p6 : cm_L1_4_data_V_2_fu_5847_p3);

assign tmpB_L3_data_V_fu_6400_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1672_p6 : cm_L2_2_data_V_2_fu_6393_p3);

assign tmp_10_fu_6653_p3 = {{bx_V92_phi_reg_794_pp0_iter2_reg}, {stubid_V_fu_6636_p1}};

assign tmp_13_fu_7065_p3 = {{p_phi_reg_782_pp0_iter6_reg}, {add_ln214_fu_7059_p2}};

assign tmp_1_fu_6911_p4 = {{proj_data_V_reg_7928_pp0_iter6_reg[59:46]}};

assign tmp_2_fu_6640_p3 = {{bx_V92_phi_reg_794_pp0_iter2_reg}, {projid_V_fu_6626_p4}};

assign tmp_3_fu_1935_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_fu_1829_p3}};

assign tmp_4_fu_1948_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_1_fu_1843_p3}};

assign tmp_5_fu_1961_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_2_fu_1857_p3}};

assign tmp_6_fu_1974_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_3_fu_1871_p3}};

assign tmp_7_fu_1987_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_4_fu_1885_p3}};

assign tmp_8_fu_2000_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_5_fu_1899_p3}};

assign tmp_9_fu_2013_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_6_fu_1913_p3}};

assign tmp_s_fu_2026_p3 = {{ap_phi_mux_p_phi_phi_fu_786_p4}, {select_ln554_7_fu_1927_p3}};

assign trunc_ln209_fu_1754_p1 = bx_V[0:0];

assign vA_L1_1_fu_3456_p3 = ((or_ln78_fu_3244_p2[0:0] === 1'b1) ? select_ln78_21_fu_3442_p3 : select_ln78_22_fu_3449_p3);

assign vA_L1_1_next_2_fu_3436_p2 = (vA_L1_1_next_361_reg_924 & icmp_ln78_fu_3221_p2);

assign vA_L1_2_fu_3887_p3 = ((or_ln78_3_fu_3675_p2[0:0] === 1'b1) ? select_ln78_47_fu_3873_p3 : select_ln78_48_fu_3880_p3);

assign vA_L1_2_next_2_fu_3867_p2 = (vA_L1_2_next_360_reg_939 & icmp_ln78_4_fu_3652_p2);

assign vA_L1_3_fu_4318_p3 = ((or_ln78_6_fu_4106_p2[0:0] === 1'b1) ? select_ln78_73_fu_4304_p3 : select_ln78_74_fu_4311_p3);

assign vA_L1_3_next_2_fu_4298_p2 = (vA_L1_3_next_359_reg_954 & icmp_ln78_8_fu_4083_p2);

assign vA_L1_4_fu_4749_p3 = ((or_ln78_9_fu_4537_p2[0:0] === 1'b1) ? select_ln78_99_fu_4735_p3 : select_ln78_100_fu_4742_p3);

assign vA_L1_4_next_2_fu_4729_p2 = (vA_L1_4_next_358_reg_969 & icmp_ln78_12_fu_4514_p2);

assign vA_L2_1_fu_5399_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? valid_L1_1_4_fu_3488_p3 : valid_L1_1_2_fu_5391_p3);

assign vA_L2_2_fu_6051_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? valid_L1_3_4_fu_4350_p3 : valid_L1_3_2_fu_6043_p3);

assign vA_L3_fu_6519_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? valid_L2_1_4_reg_7769 : valid_L2_1_2_fu_6511_p3);

assign vB_L1_1_fu_3428_p3 = ((or_ln78_fu_3244_p2[0:0] === 1'b1) ? select_ln78_18_fu_3414_p3 : select_ln78_19_fu_3421_p3);

assign vB_L1_1_next_1_fu_3408_p2 = (valid_L1_1_next_157_reg_984 & icmp_ln78_fu_3221_p2);

assign vB_L1_2_fu_3859_p3 = ((or_ln78_3_fu_3675_p2[0:0] === 1'b1) ? select_ln78_44_fu_3845_p3 : select_ln78_45_fu_3852_p3);

assign vB_L1_2_next_1_fu_3839_p2 = (valid_L1_2_next_156_reg_999 & icmp_ln78_4_fu_3652_p2);

assign vB_L1_3_fu_4290_p3 = ((or_ln78_6_fu_4106_p2[0:0] === 1'b1) ? select_ln78_70_fu_4276_p3 : select_ln78_71_fu_4283_p3);

assign vB_L1_3_next_1_fu_4270_p2 = (valid_L1_3_next_155_reg_1014 & icmp_ln78_8_fu_4083_p2);

assign vB_L1_4_fu_4721_p3 = ((or_ln78_9_fu_4537_p2[0:0] === 1'b1) ? select_ln78_96_fu_4707_p3 : select_ln78_97_fu_4714_p3);

assign vB_L1_4_next_1_fu_4701_p2 = (valid_L1_4_next_154_reg_1029 & icmp_ln78_12_fu_4514_p2);

assign vB_L2_1_fu_5369_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 : valid_L1_2_2_fu_5361_p3);

assign vB_L2_2_fu_6021_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 : valid_L1_4_2_fu_6013_p3);

assign vB_L3_fu_6490_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 : valid_L2_2_2_fu_6483_p3);

assign valid1_fu_2153_p2 = (icmp_ln895_reg_7206 & icmp_ln887_reg_7200);

assign valid2_fu_2157_p2 = (icmp_ln895_1_reg_7218 & icmp_ln887_1_reg_7212);

assign valid3_fu_2161_p2 = (icmp_ln895_2_reg_7230 & icmp_ln887_2_reg_7224);

assign valid4_fu_2165_p2 = (icmp_ln895_3_reg_7242 & icmp_ln887_3_reg_7236);

assign valid5_fu_2169_p2 = (icmp_ln895_4_reg_7254 & icmp_ln887_4_reg_7248);

assign valid6_fu_2173_p2 = (icmp_ln895_5_reg_7266 & icmp_ln887_5_reg_7260);

assign valid7_fu_2177_p2 = (icmp_ln895_6_reg_7278 & icmp_ln887_6_reg_7272);

assign valid8_fu_2181_p2 = (icmp_ln895_7_reg_7290 & icmp_ln887_7_reg_7284);

assign valid_L1_1_1_fu_5383_p3 = ((icmp_ln78_17_fu_5181_p2[0:0] === 1'b1) ? valid_L1_1_4_fu_3488_p3 : valid_L1_1_fu_5377_p2);

assign valid_L1_1_2_fu_5391_p3 = ((and_ln60_4_fu_4961_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 : valid_L1_1_1_fu_5383_p3);

assign valid_L1_1_4_fu_3488_p3 = ((icmp_ln78_2_fu_3231_p2[0:0] === 1'b1) ? vA_L1_1_next_361_reg_924 : select_ln78_24_fu_3481_p3);

assign valid_L1_1_fu_5377_p2 = (icmp_ln78_16_fu_5167_p2 & ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6);

assign valid_L1_2_1_fu_5353_p3 = ((icmp_ln78_17_fu_5181_p2[0:0] === 1'b1) ? valid_L1_2_4_fu_3919_p3 : valid_L1_2_fu_5347_p2);

assign valid_L1_2_2_fu_5361_p3 = ((and_ln60_4_fu_4961_p2[0:0] === 1'b1) ? valid_L1_2_4_fu_3919_p3 : valid_L1_2_1_fu_5353_p3);

assign valid_L1_2_4_fu_3919_p3 = ((icmp_ln78_6_fu_3662_p2[0:0] === 1'b1) ? vA_L1_2_next_360_reg_939 : select_ln78_50_fu_3912_p3);

assign valid_L1_2_fu_5347_p2 = (icmp_ln78_16_fu_5167_p2 & ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6);

assign valid_L1_3_1_fu_6035_p3 = ((icmp_ln78_21_fu_5833_p2[0:0] === 1'b1) ? valid_L1_3_4_fu_4350_p3 : valid_L1_3_fu_6029_p2);

assign valid_L1_3_2_fu_6043_p3 = ((and_ln60_5_fu_5613_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 : valid_L1_3_1_fu_6035_p3);

assign valid_L1_3_4_fu_4350_p3 = ((icmp_ln78_10_fu_4093_p2[0:0] === 1'b1) ? vA_L1_3_next_359_reg_954 : select_ln78_76_fu_4343_p3);

assign valid_L1_3_fu_6029_p2 = (icmp_ln78_20_fu_5819_p2 & ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6);

assign valid_L1_4_1_fu_6005_p3 = ((icmp_ln78_21_fu_5833_p2[0:0] === 1'b1) ? valid_L1_4_4_fu_4781_p3 : valid_L1_4_fu_5999_p2);

assign valid_L1_4_2_fu_6013_p3 = ((and_ln60_5_fu_5613_p2[0:0] === 1'b1) ? valid_L1_4_4_fu_4781_p3 : valid_L1_4_1_fu_6005_p3);

assign valid_L1_4_4_fu_4781_p3 = ((icmp_ln78_14_fu_4524_p2[0:0] === 1'b1) ? vA_L1_4_next_358_reg_969 : select_ln78_102_fu_4774_p3);

assign valid_L1_4_fu_5999_p2 = (icmp_ln78_20_fu_5819_p2 & ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6);

assign valid_L2_1_1_fu_6504_p3 = ((icmp_ln78_25_fu_6374_p2[0:0] === 1'b1) ? valid_L2_1_4_reg_7769 : valid_L2_1_fu_6498_p2);

assign valid_L2_1_2_fu_6511_p3 = ((icmp_ln78_26_fu_6387_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 : valid_L2_1_1_fu_6504_p3);

assign valid_L2_1_4_fu_5433_p3 = ((icmp_ln78_18_fu_5203_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 : select_ln78_128_fu_5425_p3);

assign valid_L2_1_fu_6498_p2 = (icmp_ln78_24_fu_6360_p2 & ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6);

assign valid_L2_2_1_fu_6476_p3 = ((icmp_ln78_25_fu_6374_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7828 : valid_L2_2_fu_6470_p2);

assign valid_L2_2_2_fu_6483_p3 = ((icmp_ln78_26_fu_6387_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7828 : valid_L2_2_1_fu_6476_p3);

assign valid_L2_2_4_fu_6085_p3 = ((icmp_ln78_22_fu_5855_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 : select_ln78_154_fu_6077_p3);

assign valid_L2_2_fu_6470_p2 = (icmp_ln78_24_fu_6360_p2 & ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6);

assign valid_L3_fu_6552_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1602_p6[0:0] === 1'b1) ? ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 : select_ln78_174_fu_6544_p3);

assign xor_ln107_1_fu_3620_p2 = (icmp_ln107_1_fu_3614_p2 ^ 1'd1);

assign xor_ln107_2_fu_4051_p2 = (icmp_ln107_2_fu_4045_p2 ^ 1'd1);

assign xor_ln107_3_fu_4482_p2 = (icmp_ln107_3_fu_4476_p2 ^ 1'd1);

assign xor_ln107_4_fu_5131_p2 = (icmp_ln107_4_fu_5125_p2 ^ 1'd1);

assign xor_ln107_5_fu_5783_p2 = (icmp_ln107_5_fu_5777_p2 ^ 1'd1);

assign xor_ln107_6_fu_6328_p2 = (icmp_ln107_6_fu_6324_p2 ^ 1'd1);

assign xor_ln107_fu_3189_p2 = (icmp_ln107_fu_3183_p2 ^ 1'd1);

assign xor_ln214_fu_7045_p2 = (or_ln758_fu_6894_p2 ^ 1'd1);

assign xor_ln54_10_fu_5441_p2 = (ap_phi_mux_valid_L2_2_next72_phi_fu_1280_p6 ^ 1'd1);

assign xor_ln54_11_fu_5459_p2 = (ap_phi_mux_vA_L2_2_next_174_phi_fu_1252_p6 ^ 1'd1);

assign xor_ln54_12_fu_6116_p2 = (ap_phi_mux_vA_L3_next_182_phi_fu_1630_p6 ^ 1'd1);

assign xor_ln54_1_fu_2203_p2 = (ap_phi_mux_vA_L1_1_next_361_phi_fu_928_p6 ^ 1'd1);

assign xor_ln54_2_fu_2405_p2 = (ap_phi_mux_valid_L1_2_next64_phi_fu_883_p6 ^ 1'd1);

assign xor_ln54_3_fu_2423_p2 = (ap_phi_mux_vA_L1_2_next_360_phi_fu_943_p6 ^ 1'd1);

assign xor_ln54_4_fu_2625_p2 = (ap_phi_mux_valid_L1_3_next63_phi_fu_898_p6 ^ 1'd1);

assign xor_ln54_5_fu_2643_p2 = (ap_phi_mux_vA_L1_3_next_359_phi_fu_958_p6 ^ 1'd1);

assign xor_ln54_6_fu_2845_p2 = (ap_phi_mux_valid_L1_4_next62_phi_fu_913_p6 ^ 1'd1);

assign xor_ln54_7_fu_2863_p2 = (ap_phi_mux_vA_L1_4_next_358_phi_fu_973_p6 ^ 1'd1);

assign xor_ln54_8_fu_4789_p2 = (ap_phi_mux_valid_L2_1_next71_phi_fu_1294_p6 ^ 1'd1);

assign xor_ln54_9_fu_4807_p2 = (ap_phi_mux_vA_L2_1_next_173_phi_fu_1266_p6 ^ 1'd1);

assign xor_ln54_fu_2185_p2 = (ap_phi_mux_valid_L1_1_next65_phi_fu_868_p6 ^ 1'd1);

assign xor_ln55_1_fu_2447_p2 = (ap_phi_mux_valid_L1_2_next_156_phi_fu_1003_p6 ^ 1'd1);

assign xor_ln55_2_fu_2667_p2 = (ap_phi_mux_valid_L1_3_next_155_phi_fu_1018_p6 ^ 1'd1);

assign xor_ln55_3_fu_2887_p2 = (ap_phi_mux_valid_L1_4_next_154_phi_fu_1033_p6 ^ 1'd1);

assign xor_ln55_4_fu_4831_p2 = (ap_phi_mux_valid_L2_1_next_175_phi_fu_1238_p6 ^ 1'd1);

assign xor_ln55_5_fu_5483_p2 = (ap_phi_mux_valid_L2_2_next_176_phi_fu_1224_p6 ^ 1'd1);

assign xor_ln55_6_fu_6133_p2 = (ap_phi_mux_valid_L3_next_183_phi_fu_1616_p6 ^ 1'd1);

assign xor_ln55_fu_2227_p2 = (ap_phi_mux_valid_L1_1_next_157_phi_fu_988_p6 ^ 1'd1);

assign xor_ln59_10_fu_5501_p2 = (ap_phi_mux_sA_L2_2_next_378_phi_fu_1196_p6 ^ 1'd1);

assign xor_ln59_11_fu_5507_p2 = (ap_phi_mux_inread_assign_570_phi_fu_1308_p6 ^ 1'd1);

assign xor_ln59_12_fu_6188_p2 = (or_ln59_6_fu_6150_p2 ^ 1'd1);

assign xor_ln59_1_fu_2251_p2 = (ap_phi_mux_inread_assign69_phi_fu_812_p6 ^ 1'd1);

assign xor_ln59_2_fu_2465_p2 = (ap_phi_mux_sA_L1_2_next_352_phi_fu_1063_p6 ^ 1'd1);

assign xor_ln59_3_fu_2471_p2 = (ap_phi_mux_inread_assign_168_phi_fu_826_p6 ^ 1'd1);

assign xor_ln59_4_fu_2685_p2 = (ap_phi_mux_sA_L1_3_next_351_phi_fu_1078_p6 ^ 1'd1);

assign xor_ln59_5_fu_2691_p2 = (ap_phi_mux_inread_assign_267_phi_fu_840_p6 ^ 1'd1);

assign xor_ln59_6_fu_2905_p2 = (ap_phi_mux_sA_L1_4_next_350_phi_fu_1093_p6 ^ 1'd1);

assign xor_ln59_7_fu_2911_p2 = (ap_phi_mux_inread_assign_366_phi_fu_854_p6 ^ 1'd1);

assign xor_ln59_8_fu_4849_p2 = (ap_phi_mux_sA_L2_1_next_377_phi_fu_1210_p6 ^ 1'd1);

assign xor_ln59_9_fu_4855_p2 = (ap_phi_mux_inread_assign_445_phi_fu_1322_p6 ^ 1'd1);

assign xor_ln59_fu_2245_p2 = (ap_phi_mux_sA_L1_1_next_353_phi_fu_1048_p6 ^ 1'd1);

assign xor_ln60_1_fu_2489_p2 = (ap_phi_mux_sB_L1_2_next_348_phi_fu_1123_p6 ^ 1'd1);

assign xor_ln60_2_fu_2709_p2 = (ap_phi_mux_sB_L1_3_next_347_phi_fu_1138_p6 ^ 1'd1);

assign xor_ln60_3_fu_2929_p2 = (ap_phi_mux_sB_L1_4_next_346_phi_fu_1153_p6 ^ 1'd1);

assign xor_ln60_4_fu_4873_p2 = (ap_phi_mux_sB_L2_1_next_379_phi_fu_1182_p6 ^ 1'd1);

assign xor_ln60_5_fu_5525_p2 = (ap_phi_mux_sB_L2_2_next_380_phi_fu_1168_p6 ^ 1'd1);

assign xor_ln60_fu_2269_p2 = (ap_phi_mux_sB_L1_1_next_349_phi_fu_1108_p6 ^ 1'd1);

assign xor_ln61_1_fu_2525_p2 = (or_ln61_3_fu_2501_p2 ^ 1'd1);

assign xor_ln61_2_fu_2745_p2 = (or_ln61_6_fu_2721_p2 ^ 1'd1);

assign xor_ln61_3_fu_2965_p2 = (or_ln61_9_fu_2941_p2 ^ 1'd1);

assign xor_ln61_4_fu_4909_p2 = (or_ln61_12_fu_4885_p2 ^ 1'd1);

assign xor_ln61_5_fu_5561_p2 = (or_ln61_15_fu_5537_p2 ^ 1'd1);

assign xor_ln61_6_fu_6168_p2 = (or_ln61_18_fu_6164_p2 ^ 1'd1);

assign xor_ln61_fu_2305_p2 = (or_ln61_fu_2281_p2 ^ 1'd1);

assign xor_ln835_fu_7008_p2 = (1'd1 ^ and_ln835_fu_7004_p2);

assign xor_ln87_1_fu_3522_p2 = (icmp_ln87_1_fu_3516_p2 ^ 1'd1);

assign xor_ln87_2_fu_3953_p2 = (icmp_ln87_2_fu_3947_p2 ^ 1'd1);

assign xor_ln87_3_fu_4384_p2 = (icmp_ln87_3_fu_4378_p2 ^ 1'd1);

assign xor_ln87_4_fu_5015_p2 = (icmp_ln87_4_fu_5009_p2 ^ 1'd1);

assign xor_ln87_5_fu_5667_p2 = (icmp_ln87_5_fu_5661_p2 ^ 1'd1);

assign xor_ln87_6_fu_6231_p2 = (icmp_ln87_6_fu_6226_p2 ^ 1'd1);

assign xor_ln87_fu_3091_p2 = (icmp_ln87_fu_3085_p2 ^ 1'd1);

assign xor_ln88_1_fu_2609_p2 = (1'd1 ^ and_ln88_2_fu_2605_p2);

assign xor_ln88_2_fu_2829_p2 = (1'd1 ^ and_ln88_4_fu_2825_p2);

assign xor_ln88_3_fu_3049_p2 = (1'd1 ^ and_ln88_6_fu_3045_p2);

assign xor_ln88_4_fu_5039_p2 = (valid_L1_1_4_fu_3488_p3 ^ 1'd1);

assign xor_ln88_5_fu_5691_p2 = (valid_L1_3_4_fu_4350_p3 ^ 1'd1);

assign xor_ln88_6_fu_6253_p2 = (valid_L2_1_4_reg_7769 ^ 1'd1);

assign xor_ln88_fu_2389_p2 = (1'd1 ^ and_ln88_fu_2385_p2);

assign xor_ln97_10_fu_4443_p2 = (icmp_ln97_3_fu_4437_p2 ^ 1'd1);

assign xor_ln97_11_fu_5083_p2 = (icmp_ln97_4_fu_5077_p2 ^ 1'd1);

assign xor_ln97_12_fu_5735_p2 = (icmp_ln97_5_fu_5729_p2 ^ 1'd1);

assign xor_ln97_13_fu_6285_p2 = (icmp_ln97_6_fu_6280_p2 ^ 1'd1);

assign xor_ln97_1_fu_2619_p2 = (1'd1 ^ and_ln97_2_fu_2615_p2);

assign xor_ln97_2_fu_2839_p2 = (1'd1 ^ and_ln97_4_fu_2835_p2);

assign xor_ln97_3_fu_3059_p2 = (1'd1 ^ and_ln97_6_fu_3055_p2);

assign xor_ln97_4_fu_5089_p2 = (valid_L1_2_4_fu_3919_p3 ^ 1'd1);

assign xor_ln97_5_fu_5741_p2 = (valid_L1_4_4_fu_4781_p3 ^ 1'd1);

assign xor_ln97_6_fu_6291_p2 = (valid_L2_2_4_reg_7828 ^ 1'd1);

assign xor_ln97_7_fu_3150_p2 = (icmp_ln97_fu_3144_p2 ^ 1'd1);

assign xor_ln97_8_fu_3581_p2 = (icmp_ln97_1_fu_3575_p2 ^ 1'd1);

assign xor_ln97_9_fu_4012_p2 = (icmp_ln97_2_fu_4006_p2 ^ 1'd1);

assign xor_ln97_fu_2399_p2 = (1'd1 ^ and_ln97_fu_2395_p2);

assign zext_ln214_fu_7041_p1 = or_ln758_fu_6894_p2;

assign zext_ln215_fu_6865_p1 = LUT_matchcut_z2_q0;

assign zext_ln321_1_fu_7073_p1 = tmp_13_fu_7065_p3;

assign zext_ln321_fu_6937_p1 = $unsigned(sext_ln321_fu_6934_p1);

assign zext_ln544_fu_6797_p1 = projseed_next_V_fu_6692_p4;

assign zext_ln57_1_fu_1956_p1 = tmp_4_fu_1948_p3;

assign zext_ln57_2_fu_1969_p1 = tmp_5_fu_1961_p3;

assign zext_ln57_3_fu_1982_p1 = tmp_6_fu_1974_p3;

assign zext_ln57_4_fu_1995_p1 = tmp_7_fu_1987_p3;

assign zext_ln57_5_fu_2008_p1 = tmp_8_fu_2000_p3;

assign zext_ln57_6_fu_2021_p1 = tmp_9_fu_2013_p3;

assign zext_ln57_7_fu_2034_p1 = tmp_s_fu_2026_p3;

assign zext_ln57_8_fu_6648_p1 = tmp_2_fu_6640_p3;

assign zext_ln57_9_fu_6661_p1 = tmp_10_fu_6653_p3;

assign zext_ln57_fu_1943_p1 = tmp_3_fu_1935_p3;

assign zext_ln887_fu_6855_p1 = LUT_matchcut_z2_q0;

always @ (posedge ap_clk) begin
    delta_phi_V_reg_7988[2:0] <= 3'b000;
    sub_ln214_reg_7999[2:0] <= 3'b000;
end

endmodule //MatchCalculator_L3PHIB
