/opt/pdk/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v3_0/verilog/v3_0_0