
---------- Begin Simulation Statistics ----------
final_tick                               13292041887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 606717                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693340                       # Number of bytes of host memory used
host_op_rate                                   967600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11049.74                       # Real time elapsed on the host
host_tick_rate                             1202928455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6704063220                       # Number of instructions simulated
sim_ops                                   10691721931                       # Number of ops (including micro ops) simulated
sim_seconds                                 13.292042                       # Number of seconds simulated
sim_ticks                                13292041887500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                         724138659                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                  6704063220                       # Number of instructions committed
system.cpu.committedOps                   10691721931                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20665.201417                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 20665.201417                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 1362921985749                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 1362921985749                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher     65952514                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total     65952514                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data   1863624289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1863624289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13891.930842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13891.930842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12889.374114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12889.374114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data   1728634480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1728634480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 1875269091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1875269091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data    134989809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     134989809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16006                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16006                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 1739727842500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1739727842500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.072425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data    134973803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    134973803                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data    430609919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    430609919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18075.096238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18075.096238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17084.121862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17084.121862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    418835188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      418835188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 212829396000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 212829396000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data     11774731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11774731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        41170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        41170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 200457586000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 200457586000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     11733561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     11733561                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.554043                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             22917                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       218950                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data   2294234208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2294234208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14227.540842                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14227.540842                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13224.867352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13224.867352                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data   2147469668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2147469668                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 2088098487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2088098487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063971                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data    146764540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      146764540                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        57176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1940185428500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1940185428500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.063946                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063946                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data    146707364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    146707364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data   2294234208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2294234208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14227.540842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14227.540842                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13224.867352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20665.201417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15532.348863                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data   2147469668                       # number of overall hits
system.cpu.dcache.overall_hits::total      2147469668                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 2088098487000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2088098487000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063971                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data    146764540                       # number of overall misses
system.cpu.dcache.overall_misses::total     146764540                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        57176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1940185428500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 1362921985749                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3303107414249                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.063946                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.092693                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data    146707364                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher     65952514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    212659878                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued   2989725769                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     99645751                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified   3106578999                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          474                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage     138527033                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements              212658854                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          622                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             11.098142                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses       4801128294                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   599.205729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   424.786797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.585162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.414831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          665                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.649414                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.350586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs         212659878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses        4801128294                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.992526                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2360129546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches          48273282                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks    135976345                       # number of writebacks
system.cpu.dcache.writebacks::total         135976345                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  1863624289                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       2252218                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                   430609919                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        110177                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst   9104119215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   9104119215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17306.567585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17306.567585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16306.567585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16306.567585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst   9104036186                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      9104036186                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1436947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1436947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        83029                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83029                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1353918000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1353918000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        83029                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83029                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst   9104119215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   9104119215                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17306.567585                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17306.567585                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16306.567585                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16306.567585                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst   9104036186                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       9104036186                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1436947000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1436947000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        83029                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83029                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1353918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1353918000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        83029                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83029                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst   9104119215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   9104119215                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17306.567585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17306.567585                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16306.567585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16306.567585                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst   9104036186                       # number of overall hits
system.cpu.icache.overall_hits::total      9104036186                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1436947000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1436947000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        83029                       # number of overall misses
system.cpu.icache.overall_misses::total         83029                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1353918000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1353918000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        83029                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83029                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  82517                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          109649.871912                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses      18208321459                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.642552                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             83029                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses       18208321459                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.642552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          9104119215                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        82517                       # number of writebacks
system.cpu.icache.writebacks::total             82517                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                  9104119215                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           172                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                      26584083775                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               26584083774.997997                       # Number of busy cycles
system.cpu.num_cc_register_reads           5249174986                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          5636615599                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    706569515                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               59785119                       # Number of float alu accesses
system.cpu.num_fp_insts                      59785119                       # number of float instructions
system.cpu.num_fp_register_reads            125922870                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            57511675                       # number of times the floating registers were written
system.cpu.num_func_calls                      240184                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002001                       # Number of idle cycles
system.cpu.num_int_alu_accesses           10612595547                       # Number of integer alu accesses
system.cpu.num_int_insts                  10612595547                       # number of integer instructions
system.cpu.num_int_register_reads         23225556995                       # number of times the integer registers were read
system.cpu.num_int_register_writes         9613417920                       # number of times the integer registers were written
system.cpu.num_load_insts                  1818282038                       # Number of load instructions
system.cpu.num_mem_refs                    2242201596                       # number of memory refs
system.cpu.num_store_insts                  423919558                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              22791481      0.21%      0.21% # Class of executed instruction
system.cpu.op_class::IntAlu                8250858298     77.17%     77.38% # Class of executed instruction
system.cpu.op_class::IntMult                139893883      1.31%     78.69% # Class of executed instruction
system.cpu.op_class::IntDiv                    279734      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                    9487      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                     208      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                 10486782      0.10%     78.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                  3428024      0.03%     78.82% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.82% # Class of executed instruction
system.cpu.op_class::SimdCvt                   138878      0.00%     78.83% # Class of executed instruction
system.cpu.op_class::SimdMisc                20729845      0.19%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMult                  437760      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdShift                 465703      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   6      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 158      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  19      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 69      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::MemRead               1817077505     17.00%     96.02% # Class of executed instruction
system.cpu.op_class::MemWrite               421654385      3.94%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1204533      0.01%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2265173      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                10691721931                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    13292041887500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                   136                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        83029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          83029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100025.270304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100025.270304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90025.270304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90025.270304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          79052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              79052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    397800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    397800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.047899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.047899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    358030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    358030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.047899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.047899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3977                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data      11733561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11733590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 132644.794047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132644.794047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 122644.794047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122644.794047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data          11508607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              11508636                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  29838977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29838977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.019172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          224954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              224954                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  27589437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27589437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.019172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       224954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         224954                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data    134973803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher     65952485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     200926288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 325681.685857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 98277.597018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101057.859268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 315681.685857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 88277.597018                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91057.859268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data     134897201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher     59763632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         194660833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  24947868500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 608225601137                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 633173469637                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.093838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        76602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher      6188853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6265455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  24181848500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 546337071137                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 570518919637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.093838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        76602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      6188853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6265455                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        82516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82516                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks    135976345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    135976345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks    135976345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        135976345                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            83029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data        146707364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher     65952514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            212742907                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100025.270304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 181680.502129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 98277.597018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102151.342273                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90025.270304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 171680.502129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 88277.597018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92151.342273                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                79052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data            146405808                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher     59763661                       # number of demand (read+write) hits
system.l2.demand_hits::total                206248521                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    397800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  54786845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher 608225601137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     663410247137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.047899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.002055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.093838                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030527                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             301556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher      6188853                       # number of demand (read+write) misses
system.l2.demand_misses::total                6494386                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    358030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  51771285500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher 546337071137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 598466387137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.047899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.002055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.093838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        301556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher      6188853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6494386                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           83029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data       146707364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher     65952514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           212742907                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 100025.270304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 181680.502129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 98277.597018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102151.342273                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90025.270304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 171680.502129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 88277.597018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92151.342273                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               79052                       # number of overall hits
system.l2.overall_hits::.cpu.data           146405808                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher     59763661                       # number of overall hits
system.l2.overall_hits::total               206248521                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    397800500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  54786845500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher 608225601137                       # number of overall miss cycles
system.l2.overall_miss_latency::total    663410247137                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.047899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.002055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.093838                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030527                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3977                       # number of overall misses
system.l2.overall_misses::.cpu.data            301556                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher      6188853                       # number of overall misses
system.l2.overall_misses::total               6494386                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    358030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  51771285500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher 546337071137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 598466387137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.047899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.002055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.093838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       301556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher      6188853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6494386                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        6465143                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         3899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        26044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1708                       # Occupied blocks per task id
system.l2.tags.avg_refs                     65.480163                       # Average number of references to valid blocks.
system.l2.tags.data_accesses               3410372063                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      14.733604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.976892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1972.508118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 30704.880068                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.937039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999118                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         30285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2483                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.924225                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.075775                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   6497911                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                3410372063                       # Number of tag accesses
system.l2.tags.tagsinuse                 32739.098683                       # Cycle average of tags in use
system.l2.tags.total_refs                   425484269                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             1786438                       # number of writebacks
system.l2.writebacks::total                   1786438                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1605159.52                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                50242.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   1786437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    301556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples   6188848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     31492.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        31.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         8.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        19149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             19149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1451965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     29798777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31269891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8601535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1451965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     29798777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39871427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8601535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8601535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1651461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    320.909662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.334779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.635797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       261008     15.80%     15.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       576979     34.94%     50.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       341829     20.70%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       132976      8.05%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        83471      5.05%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54941      3.33%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42993      2.60%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34460      2.09%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       122804      7.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1651461                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              415640384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               415640704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               114330560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            114331968                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       254528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        254528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         254528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19299584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher    396086592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          415640704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114331968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114331968                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       301556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher      6188853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     49157.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    130556.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     46330.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       254528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19299584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher    396086272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19148.901436983979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1451965.331086532911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 29798752.919405438006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    195498253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  39369988062                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher 286729881967                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      1786437                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 177371473.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    114330560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 8601429.409240568057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 316862962256076                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       102469                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            16228107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1692870                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       102469                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          301556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher      6188853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6494386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1786437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1786437                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            409921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            407286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            403310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            404125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            404249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            404986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            405032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           404486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           404230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           404484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           406434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           410252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           411025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            109574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            111507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            111618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            111646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            111572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           111353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           111459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113906                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.022595680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       102469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.378924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.650458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    195.656367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       101479     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          927      0.90%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           62      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 5389378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   6494386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6494386                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     6494386                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 77.59                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  5038945                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                32471905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  13292041872500                       # Total gap between requests
system.mem_ctrls.totMemAccLat            326295368282                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 204525724532                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       102469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.433712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.405933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31132     30.38%     30.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              378      0.37%     30.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            66351     64.75%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4601      4.49%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  70679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  71289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 102524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 106747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 102784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 109640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  1786437                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1786437                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1786437                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                89.03                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 1590383                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         158854797390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               5858220060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1709403549150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            369.705092                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  33008890248                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  199215640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 7297163834032                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 1843742191523                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  170219689306                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 3748691642391                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          20569615680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               3113714010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    707996192160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             23159682420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         470945772960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1809355413060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           4914135573150                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         12889597624196                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             4648216860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         158789100330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               5933261460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    1719151001730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            369.879738                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  31911335254                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  199670380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 7284667573500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 1835965816304                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  169760336999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 3770066445443                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          20226948960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               3153580485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    705010191360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             23210197920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         472020778320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     1804084821300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           4916456975565                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         12890699385497                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             4676869440                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19450136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19450136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19450136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    529972672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    529972672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               529972672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         21277761097                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34199727121                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6494386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6494386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6494386                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6461364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12955750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            6269432                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1786437                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4674927                       # Transaction distribution
system.membus.trans_dist::ReadExReq            224954                       # Transaction distribution
system.membus.trans_dist::ReadExResp           224954                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6269432                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       248575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    637978610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             638227185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10594944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  22312718272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            22323313216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 13292041887500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       373128292921                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         124543500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      318989818497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 114332032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        219208050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004156                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              219204263    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3787      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          219208050                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    212741371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    425484278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3778                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         6465143                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp         201009317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    137762783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82517                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81361214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11733590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11733590                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         83029                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    200926288                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
