Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  9 08:25:33 2020
| Host         : LAPTOP-K6ETJT1R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basy3_timing_summary_routed.rpt -pb Basy3_timing_summary_routed.pb -rpx Basy3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basy3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg_rep[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg_rep[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg_rep[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg_rep[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg_rep[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu/PC/curPC_reg_rep[6]/Q (HIGH)

 There are 2164 register/latch pins with no clock driven by root clock pin: remove_shake_clk/key_out_reg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slowclk/FSM_onehot_AN_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slowclk/FSM_onehot_AN_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slowclk/FSM_onehot_AN_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slowclk/FSM_onehot_AN_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4813 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.959        0.000                      0                  138        0.199        0.000                      0                  138        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.959        0.000                      0                  138        0.199        0.000                      0                  138        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/FSM_onehot_AN_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.964ns (25.599%)  route 2.802ns (74.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.829     6.326    slowclk/hide[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.297     6.623 f  slowclk/FSM_onehot_AN[4]_i_4/O
                         net (fo=1, routed)           0.641     7.264    slowclk/FSM_onehot_AN[4]_i_4_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.388 r  slowclk/FSM_onehot_AN[4]_i_2/O
                         net (fo=18, routed)          0.764     8.152    slowclk/FSM_onehot_AN[4]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  slowclk/FSM_onehot_AN[4]_i_1/O
                         net (fo=5, routed)           0.568     8.844    slowclk/FSM_onehot_AN[4]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.442    14.783    slowclk/CLK
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.803    slowclk/FSM_onehot_AN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/FSM_onehot_AN_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.964ns (25.599%)  route 2.802ns (74.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.829     6.326    slowclk/hide[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.297     6.623 f  slowclk/FSM_onehot_AN[4]_i_4/O
                         net (fo=1, routed)           0.641     7.264    slowclk/FSM_onehot_AN[4]_i_4_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.388 r  slowclk/FSM_onehot_AN[4]_i_2/O
                         net (fo=18, routed)          0.764     8.152    slowclk/FSM_onehot_AN[4]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  slowclk/FSM_onehot_AN[4]_i_1/O
                         net (fo=5, routed)           0.568     8.844    slowclk/FSM_onehot_AN[4]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.442    14.783    slowclk/CLK
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.803    slowclk/FSM_onehot_AN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/FSM_onehot_AN_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.964ns (25.599%)  route 2.802ns (74.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.829     6.326    slowclk/hide[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.297     6.623 f  slowclk/FSM_onehot_AN[4]_i_4/O
                         net (fo=1, routed)           0.641     7.264    slowclk/FSM_onehot_AN[4]_i_4_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.388 r  slowclk/FSM_onehot_AN[4]_i_2/O
                         net (fo=18, routed)          0.764     8.152    slowclk/FSM_onehot_AN[4]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  slowclk/FSM_onehot_AN[4]_i_1/O
                         net (fo=5, routed)           0.568     8.844    slowclk/FSM_onehot_AN[4]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.442    14.783    slowclk/CLK
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.803    slowclk/FSM_onehot_AN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/FSM_onehot_AN_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.964ns (25.599%)  route 2.802ns (74.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.829     6.326    slowclk/hide[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.297     6.623 f  slowclk/FSM_onehot_AN[4]_i_4/O
                         net (fo=1, routed)           0.641     7.264    slowclk/FSM_onehot_AN[4]_i_4_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.388 r  slowclk/FSM_onehot_AN[4]_i_2/O
                         net (fo=18, routed)          0.764     8.152    slowclk/FSM_onehot_AN[4]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  slowclk/FSM_onehot_AN[4]_i_1/O
                         net (fo=5, routed)           0.568     8.844    slowclk/FSM_onehot_AN[4]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.442    14.783    slowclk/CLK
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.803    slowclk/FSM_onehot_AN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 remove_shake_clk/key_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_clk/key_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.676ns (17.316%)  route 3.228ns (82.684%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.539     5.060    remove_shake_clk/CLK
    SLICE_X32Y78         FDRE                                         r  remove_shake_clk/key_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  remove_shake_clk/key_out_reg_reg/Q
                         net (fo=1, routed)           1.531     7.047    remove_shake_clk/key_out_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.143 r  remove_shake_clk/key_out_reg_BUFG_inst/O
                         net (fo=2165, routed)        1.697     8.840    remove_shake_clk/key_out_reg_BUFG
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.124     8.964 r  remove_shake_clk/key_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000     8.964    remove_shake_clk/key_out_reg_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  remove_shake_clk/key_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.423    14.764    remove_shake_clk/CLK
    SLICE_X32Y78         FDRE                                         r  remove_shake_clk/key_out_reg_reg/C
                         clock pessimism              0.296    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.029    15.054    remove_shake_clk/key_out_reg_reg
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/hide_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 2.120ns (54.467%)  route 1.772ns (45.533%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.819     6.316    slowclk/hide[1]
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     7.126 r  slowclk/hide0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.126    slowclk/hide0_carry_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  slowclk/hide0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.243    slowclk/hide0_carry__0_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  slowclk/hide0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.360    slowclk/hide0_carry__1_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.683 r  slowclk/hide0_carry__2/O[1]
                         net (fo=1, routed)           0.953     8.637    slowclk/hide0_carry__2_n_6
    SLICE_X51Y20         LUT2 (Prop_lut2_I0_O)        0.334     8.971 r  slowclk/hide[14]_i_1/O
                         net (fo=1, routed)           0.000     8.971    slowclk/hide_0[14]
    SLICE_X51Y20         FDRE                                         r  slowclk/hide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.441    14.782    slowclk/CLK
    SLICE_X51Y20         FDRE                                         r  slowclk/hide_reg[14]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)        0.075    15.096    slowclk/hide_reg[14]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/FSM_onehot_AN_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.964ns (26.954%)  route 2.612ns (73.046%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.829     6.326    slowclk/hide[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.297     6.623 f  slowclk/FSM_onehot_AN[4]_i_4/O
                         net (fo=1, routed)           0.641     7.264    slowclk/FSM_onehot_AN[4]_i_4_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.388 r  slowclk/FSM_onehot_AN[4]_i_2/O
                         net (fo=18, routed)          0.764     8.152    slowclk/FSM_onehot_AN[4]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  slowclk/FSM_onehot_AN[4]_i_1/O
                         net (fo=5, routed)           0.379     8.655    slowclk/FSM_onehot_AN[4]_i_1_n_0
    SLICE_X56Y30         FDSE                                         r  slowclk/FSM_onehot_AN_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.442    14.783    slowclk/CLK
    SLICE_X56Y30         FDSE                                         r  slowclk/FSM_onehot_AN_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         FDSE (Setup_fdse_C_CE)      -0.169    14.839    slowclk/FSM_onehot_AN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/hide_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 2.005ns (54.433%)  route 1.678ns (45.567%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.819     6.316    slowclk/hide[1]
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     7.126 r  slowclk/hide0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.126    slowclk/hide0_carry_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  slowclk/hide0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.243    slowclk/hide0_carry__0_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  slowclk/hide0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.360    slowclk/hide0_carry__1_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.579 r  slowclk/hide0_carry__2/O[0]
                         net (fo=1, routed)           0.859     8.439    slowclk/hide0_carry__2_n_7
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.323     8.762 r  slowclk/hide[13]_i_1/O
                         net (fo=1, routed)           0.000     8.762    slowclk/hide_0[13]
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.440    14.781    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[13]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.075    15.118    slowclk/hide_reg[13]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/hide_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.968ns (54.853%)  route 1.620ns (45.147%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.819     6.316    slowclk/hide[1]
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     7.126 r  slowclk/hide0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.126    slowclk/hide0_carry_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  slowclk/hide0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.243    slowclk/hide0_carry__0_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.558 r  slowclk/hide0_carry__1/O[3]
                         net (fo=1, routed)           0.801     8.359    slowclk/hide0_carry__1_n_4
    SLICE_X51Y21         LUT2 (Prop_lut2_I0_O)        0.307     8.666 r  slowclk/hide[12]_i_1/O
                         net (fo=1, routed)           0.000     8.666    slowclk/hide_0[12]
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.440    14.781    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[12]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.031    15.074    slowclk/hide_reg[12]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 slowclk/hide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/hide_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.964ns (27.268%)  route 2.571ns (72.732%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.557     5.078    slowclk/CLK
    SLICE_X51Y21         FDRE                                         r  slowclk/hide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  slowclk/hide_reg[1]/Q
                         net (fo=2, routed)           0.829     6.326    slowclk/hide[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.297     6.623 r  slowclk/FSM_onehot_AN[4]_i_4/O
                         net (fo=1, routed)           0.641     7.264    slowclk/FSM_onehot_AN[4]_i_4_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.388 f  slowclk/FSM_onehot_AN[4]_i_2/O
                         net (fo=18, routed)          1.101     8.490    slowclk/FSM_onehot_AN[4]_i_2_n_0
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  slowclk/hide[5]_i_1/O
                         net (fo=1, routed)           0.000     8.614    slowclk/hide_0[5]
    SLICE_X51Y19         FDRE                                         r  slowclk/hide_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.441    14.782    slowclk/CLK
    SLICE_X51Y19         FDRE                                         r  slowclk/hide_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.031    15.052    slowclk/hide_reg[5]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 slowclk/FSM_onehot_AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/FSM_onehot_AN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.560     1.443    slowclk/CLK
    SLICE_X56Y30         FDSE                                         r  slowclk/FSM_onehot_AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  slowclk/FSM_onehot_AN_reg[0]/Q
                         net (fo=2, routed)           0.094     1.701    slowclk/FSM_onehot_AN_reg_n_0_[0]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  slowclk/FSM_onehot_AN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    slowclk/FSM_onehot_AN[1]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.827     1.954    slowclk/CLK
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[1]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.091     1.547    slowclk/FSM_onehot_AN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 slowclk/FSM_onehot_AN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/FSM_onehot_AN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.188%)  route 0.152ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.560     1.443    slowclk/CLK
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  slowclk/FSM_onehot_AN_reg[1]/Q
                         net (fo=13, routed)          0.152     1.736    slowclk/FSM_onehot_AN_reg_n_0_[1]
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.827     1.954    slowclk/CLK
    SLICE_X57Y30         FDRE                                         r  slowclk/FSM_onehot_AN_reg[2]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.066     1.509    slowclk/FSM_onehot_AN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 remove_shake_reset/count_low_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_reset/count_low_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.445    remove_shake_reset/CLK
    SLICE_X57Y17         FDRE                                         r  remove_shake_reset/count_low_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  remove_shake_reset/count_low_reg[19]/Q
                         net (fo=2, routed)           0.117     1.703    remove_shake_reset/count_low_reg[19]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  remove_shake_reset/count_low_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    remove_shake_reset/count_low_reg[16]_i_1_n_4
    SLICE_X57Y17         FDRE                                         r  remove_shake_reset/count_low_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.956    remove_shake_reset/CLK
    SLICE_X57Y17         FDRE                                         r  remove_shake_reset/count_low_reg[19]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.105     1.550    remove_shake_reset/count_low_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 remove_shake_reset/count_low_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_reset/count_low_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    remove_shake_reset/CLK
    SLICE_X57Y14         FDRE                                         r  remove_shake_reset/count_low_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  remove_shake_reset/count_low_reg[7]/Q
                         net (fo=2, routed)           0.117     1.705    remove_shake_reset/count_low_reg[7]
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  remove_shake_reset/count_low_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    remove_shake_reset/count_low_reg[4]_i_1_n_4
    SLICE_X57Y14         FDRE                                         r  remove_shake_reset/count_low_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    remove_shake_reset/CLK
    SLICE_X57Y14         FDRE                                         r  remove_shake_reset/count_low_reg[7]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.105     1.552    remove_shake_reset/count_low_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 remove_shake_reset/count_low_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_reset/count_low_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.446    remove_shake_reset/CLK
    SLICE_X57Y16         FDRE                                         r  remove_shake_reset/count_low_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  remove_shake_reset/count_low_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    remove_shake_reset/count_low_reg[15]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  remove_shake_reset/count_low_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    remove_shake_reset/count_low_reg[12]_i_1_n_4
    SLICE_X57Y16         FDRE                                         r  remove_shake_reset/count_low_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.957    remove_shake_reset/CLK
    SLICE_X57Y16         FDRE                                         r  remove_shake_reset/count_low_reg[15]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.105     1.551    remove_shake_reset/count_low_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 remove_shake_clk/count_high_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_clk/count_high_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.436    remove_shake_clk/CLK
    SLICE_X31Y80         FDRE                                         r  remove_shake_clk/count_high_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  remove_shake_clk/count_high_reg[15]/Q
                         net (fo=2, routed)           0.118     1.695    remove_shake_clk/count_high_reg[15]
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  remove_shake_clk/count_high_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    remove_shake_clk/count_high_reg[12]_i_1__0_n_4
    SLICE_X31Y80         FDRE                                         r  remove_shake_clk/count_high_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.819     1.947    remove_shake_clk/CLK
    SLICE_X31Y80         FDRE                                         r  remove_shake_clk/count_high_reg[15]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.105     1.541    remove_shake_clk/count_high_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 remove_shake_clk/count_high_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_clk/count_high_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.554     1.437    remove_shake_clk/CLK
    SLICE_X31Y81         FDRE                                         r  remove_shake_clk/count_high_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  remove_shake_clk/count_high_reg[19]/Q
                         net (fo=2, routed)           0.118     1.696    remove_shake_clk/count_high_reg[19]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  remove_shake_clk/count_high_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    remove_shake_clk/count_high_reg[16]_i_1__0_n_4
    SLICE_X31Y81         FDRE                                         r  remove_shake_clk/count_high_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.820     1.948    remove_shake_clk/CLK
    SLICE_X31Y81         FDRE                                         r  remove_shake_clk/count_high_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X31Y81         FDRE (Hold_fdre_C_D)         0.105     1.542    remove_shake_clk/count_high_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 remove_shake_clk/count_high_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_clk/count_high_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.551     1.434    remove_shake_clk/CLK
    SLICE_X31Y77         FDRE                                         r  remove_shake_clk/count_high_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  remove_shake_clk/count_high_reg[3]/Q
                         net (fo=2, routed)           0.118     1.693    remove_shake_clk/count_high_reg[3]
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  remove_shake_clk/count_high_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.801    remove_shake_clk/count_high_reg[0]_i_1__0_n_4
    SLICE_X31Y77         FDRE                                         r  remove_shake_clk/count_high_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.816     1.944    remove_shake_clk/CLK
    SLICE_X31Y77         FDRE                                         r  remove_shake_clk/count_high_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.105     1.539    remove_shake_clk/count_high_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 remove_shake_reset/count_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_reset/count_low_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    remove_shake_reset/CLK
    SLICE_X57Y13         FDRE                                         r  remove_shake_reset/count_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  remove_shake_reset/count_low_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    remove_shake_reset/count_low_reg[3]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  remove_shake_reset/count_low_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    remove_shake_reset/count_low_reg[0]_i_2_n_4
    SLICE_X57Y13         FDRE                                         r  remove_shake_reset/count_low_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    remove_shake_reset/CLK
    SLICE_X57Y13         FDRE                                         r  remove_shake_reset/count_low_reg[3]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.105     1.552    remove_shake_reset/count_low_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 remove_shake_clk/count_high_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remove_shake_clk/count_high_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.435    remove_shake_clk/CLK
    SLICE_X31Y79         FDRE                                         r  remove_shake_clk/count_high_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  remove_shake_clk/count_high_reg[11]/Q
                         net (fo=2, routed)           0.120     1.697    remove_shake_clk/count_high_reg[11]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  remove_shake_clk/count_high_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.805    remove_shake_clk/count_high_reg[8]_i_1__0_n_4
    SLICE_X31Y79         FDRE                                         r  remove_shake_clk/count_high_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     1.946    remove_shake_clk/CLK
    SLICE_X31Y79         FDRE                                         r  remove_shake_clk/count_high_reg[11]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X31Y79         FDRE (Hold_fdre_C_D)         0.105     1.540    remove_shake_clk/count_high_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y77   remove_shake_clk/count_high_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y79   remove_shake_clk/count_high_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y79   remove_shake_clk/count_high_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y80   remove_shake_clk/count_high_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y80   remove_shake_clk/count_high_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y80   remove_shake_clk/count_high_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y80   remove_shake_clk/count_high_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y81   remove_shake_clk/count_high_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y81   remove_shake_clk/count_high_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   remove_shake_clk/count_high_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   remove_shake_clk/count_high_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y80   remove_shake_clk/count_high_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y80   remove_shake_clk/count_high_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y80   remove_shake_clk/count_high_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y80   remove_shake_clk/count_high_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y81   remove_shake_clk/count_high_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y81   remove_shake_clk/count_high_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y81   remove_shake_clk/count_high_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y81   remove_shake_clk/count_high_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   remove_shake_clk/count_high_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   remove_shake_clk/count_high_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   remove_shake_clk/count_high_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   remove_shake_clk/count_high_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82   remove_shake_clk/count_high_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82   remove_shake_clk/count_high_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82   remove_shake_clk/count_high_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82   remove_shake_clk/count_high_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   remove_shake_clk/count_high_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   remove_shake_clk/count_high_reg[2]/C



