# do final_project.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:47 on Dec 02,2018
# vlog -work work final_main.vo 
# -- Compiling module skeleton
# -- Compiling module hard_block
# 
# Top level modules:
# 	skeleton
# End time: 20:47:47 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:47 on Dec 02,2018
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module skeleton_vlg_vec_tst
# 
# Top level modules:
# 	skeleton_vlg_vec_tst
# End time: 20:47:48 on Dec 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.skeleton_vlg_vec_tst 
# Start time: 20:47:48 on Dec 02,2018
# Loading work.skeleton_vlg_vec_tst
# Loading work.skeleton
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11696 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#26
# Simulation time: 0 ps
# ** Note: $finish    : Waveform1.vwf.vt(75)
#    Time: 1 us  Iteration: 0  Instance: /skeleton_vlg_vec_tst
# End time: 20:47:52 on Dec 02,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
