# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do ARM_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/constant.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/constant.v 
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/instMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/instMem.v 
# -- Compiling module instMem
# 
# Top level modules:
# 	instMem
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:02:49 on Mar 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/memory.v 
# -- Compiling module memory
# ** Warning: D:/Research Project_Spring 2017/memory.v(18): (vlog-2182) 'mem_array' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	memory
# End time: 08:02:49 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vsim rtl_work.pc
# vsim rtl_work.pc 
# Start time: 08:02:57 on Mar 18,2017
# Loading rtl_work.pc
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:17 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 08:03:17 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:20 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 08:03:20 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:22 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 08:03:22 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu
# End time: 08:03:28 on Mar 18,2017, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim rtl_work.cpu 
# Start time: 08:03:28 on Mar 18,2017
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'readRegister2'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'regWrite'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (1) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
run -all
add wave sim:/cpu/*
run -all
run -all
restart -f
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'readRegister2'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'regWrite'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (1) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
run -all
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:24:19 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 08:24:19 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:24:22 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 08:24:22 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu
# End time: 08:24:32 on Mar 18,2017, Elapsed time: 0:21:04
# Errors: 0, Warnings: 14
# vsim rtl_work.cpu 
# Start time: 08:24:32 on Mar 18,2017
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Error: (vsim-3043) D:/Research Project_Spring 2017/cpu_test.v(48): Unresolved reference to 'S'.
#    Time: 0 ps  Iteration: 0  Instance: /cpu File: D:/Research Project_Spring 2017/cpu_test.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'readRegister2'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'regWrite'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (1) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# Error loading design
# End time: 08:24:32 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
vsim rtl_work.cpu
# vsim rtl_work.cpu 
# Start time: 08:24:35 on Mar 18,2017
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Error: (vsim-3043) D:/Research Project_Spring 2017/cpu_test.v(48): Unresolved reference to 'S'.
#    Time: 0 ps  Iteration: 0  Instance: /cpu File: D:/Research Project_Spring 2017/cpu_test.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'readRegister2'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'regWrite'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (1) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# Error loading design
# End time: 08:24:35 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:24:57 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 08:24:57 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu
# vsim rtl_work.cpu 
# Start time: 08:25:03 on Mar 18,2017
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'readRegister2'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'regWrite'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (1) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu/*
run -all
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:03 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/alu_test.v(4): near "reg": syntax error, unexpected reg, expecting "SystemVerilog keyword 'import'" or ';' or '#' or '('.
# End time: 08:33:03 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:34:14 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# ** Error: D:/Research Project_Spring 2017/alu_test.v(16): (vlog-2730) Undefined variable: 'aluop'.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/alu_test.v(17): near "currentInst": syntax error, unexpected IDENTIFIER, expecting '('.
# End time: 08:34:14 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:34:18 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# ** Error: D:/Research Project_Spring 2017/alu_test.v(16): (vlog-2730) Undefined variable: 'aluop'.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/alu_test.v(17): near "currentInst": syntax error, unexpected IDENTIFIER, expecting '('.
# End time: 08:34:18 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:35:37 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# ** Error: D:/Research Project_Spring 2017/alu_test.v(16): (vlog-2730) Undefined variable: 'aluop'.
# End time: 08:35:37 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:35:56 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# 
# Top level modules:
# 	alu_test
# End time: 08:35:56 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.alu_test
# End time: 08:36:02 on Mar 18,2017, Elapsed time: 0:10:59
# Errors: 6, Warnings: 7
# vsim rtl_work.alu_test 
# Start time: 08:36:02 on Mar 18,2017
# Loading rtl_work.alu_test
# Loading rtl_work.alu
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/alu_test.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'instA'. The port definition is at: D:/Research Project_Spring 2017/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_test/alu1 File: D:/Research Project_Spring 2017/alu.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/alu_test.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'instB'. The port definition is at: D:/Research Project_Spring 2017/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_test/alu1 File: D:/Research Project_Spring 2017/alu.v
add wave sim:/alu_test/*
run -all
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:36 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# 
# Top level modules:
# 	alu_test
# End time: 08:37:36 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.alu_test
# End time: 08:37:42 on Mar 18,2017, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# vsim rtl_work.alu_test 
# Start time: 08:37:42 on Mar 18,2017
# Loading rtl_work.alu_test
# Loading rtl_work.alu
add wave sim:/alu_test/*
run -all
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:51 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# ** Error: D:/Research Project_Spring 2017/alu_test.v(14): (vlog-2730) Undefined variable: 'instA'.
# ** Error: D:/Research Project_Spring 2017/alu_test.v(15): (vlog-2730) Undefined variable: 'instB'.
# End time: 08:39:51 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:13 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# ** Error: D:/Research Project_Spring 2017/alu_test.v(19): (vlog-2730) Undefined variable: 'instA'.
# ** Error: D:/Research Project_Spring 2017/alu_test.v(20): (vlog-2730) Undefined variable: 'instB'.
# End time: 08:40:13 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:17 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# ** Error: D:/Research Project_Spring 2017/alu_test.v(19): (vlog-2730) Undefined variable: 'instA'.
# ** Error: D:/Research Project_Spring 2017/alu_test.v(20): (vlog-2730) Undefined variable: 'instB'.
# End time: 08:40:17 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:29 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# 
# Top level modules:
# 	alu_test
# End time: 08:40:29 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:30 on Mar 18,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu_test.v 
# -- Compiling module alu_test
# 
# Top level modules:
# 	alu_test
# End time: 08:40:30 on Mar 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.alu_test
# End time: 08:40:37 on Mar 18,2017, Elapsed time: 0:02:55
# Errors: 7, Warnings: 1
# vsim rtl_work.alu_test 
# Start time: 08:40:37 on Mar 18,2017
# Loading rtl_work.alu_test
# Loading rtl_work.alu
add wave sim:/alu_test/*
run -all
vsim rtl_work.cpu
# End time: 08:41:26 on Mar 18,2017, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim rtl_work.cpu 
# Start time: 08:41:26 on Mar 18,2017
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(31): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'readRegister2'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'regWrite'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(37): [PCDPC] - Port size (5) does not match connection size (1) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu/*
run -all
# End time: 08:51:58 on Mar 18,2017, Elapsed time: 0:10:32
# Errors: 0, Warnings: 7
