
rsp_pcmap.h,16914
#define __RSP_PCMAP_H__61,2263
#define ADRSPC_FLASH_BASE	65,2313
#define ADRSPC_CALENDAR	67,2377
#define ADRSPC_NVRAM	69,2439
#define   NVRAM_MAGIC_OFFSET	70,2494
#define   NVRAM_START_OFFSET	72,2581
#define ADRSPC_NVRAM_END	74,2682
#define ADRSPC_IOREGS	76,2755
#define ADRSPC_COUNTER0	78,2790
#define ADRSPC_COUNTER1	79,2857
#define ADRSPC_COUNTER2	80,2893
#define ADRSPC_COUNTCTL	82,2930
#define   COUNTCTL_C2ENABLE	83,2966
#define   COUNTCTL_C1ENABLE	84,2999
#define   COUNTCTL_C0ENABLE	85,3032
#define ADRSPC_INTMASK	87,3066
#define ADRSPC_INTVALUE	88,3101
#define ADRSPC_INTEND	89,3159
#define  INTEND_LEVEL0	90,3193
#define  INTEND_LEVEL1	91,3222
#define  INTEND_LEVEL2	92,3251
#define  INTEND_LEVEL3	93,3280
#define  INTEND_LEVEL4	94,3309
#define  INTEND_LEVEL5	95,3338
#define  INTEND_LEVEL6	96,3367
#define  INTEND_LEVEL7	97,3396
#define ADRSPC_INTVALIDMASK	98,3425
#define ADRSPC_CLEAR_TIMER2	100,3465
#define ADRSPC_DCL	102,3505
#define   DCL_DRAM_WRBUF	103,3536
#define   DCL_MEMD_WRBUF	104,3568
#define   DCL_IO_WRBUF	105,3600
#define   DCL_DRAM_RDBYPASS	106,3631
#define   DCL_MEMD_RDBYPASS	107,3666
#define   DCL_MEMD_DELAY_RSP1	108,3701
#define   DCL_MEMD_DELAY_RSP2	109,3738
#define ADRSPC_DRAM_CONFIG	111,3776
#define   DRAM_REFRESH_1US	112,3814
#define   DRAM_REFRESH_15US	113,3846
#define   DRAM_CONFIG_1BANK	114,3886
#define   DRAM_CONFIG_2BANKS	115,3919
#define ADRSPC_BANK_CONFIG	116,3953
#define   DRAM_BANK1_64MB	117,3991
#define   DRAM_BANK1_32MB	118,4022
#define   DRAM_BANK1_16MB	119,4053
#define   DRAM_BANK1_8MB	120,4084
#define   DRAM_BANK2_64MB	121,4114
#define   DRAM_BANK2_32MB	122,4145
#define   DRAM_BANK2_16MB	123,4176
#define   DRAM_BANK2_8MB	124,4207
#define ADRSPC_DRAM_WREXCEPT_HI	126,4238
#define ADRSPC_DRAM_WREXCEPT_LO	127,4281
#define ADRSPC_MEMD_WREXCEPT_HI	128,4324
#define ADRSPC_MEMD_WREXCEPT_LO	129,4367
#define ADRSPC_IO_WREXCEPT_HI	130,4410
#define ADRSPC_IO_WREXCEPT_LO	131,4451
#define ADRSPC_WATCH_HI	133,4493
#define ADRSPC_WATCH_LO	134,4529
#define ADRSPC_WATCH_MASK_HI	135,4565
#define ADRSPC_WATCH_MASK_LO	136,4605
#define ADRSPC_WATCH_CONTROL	137,4645
#define   DCL_WATCH_INACTIVE	138,4685
#define   DCL_WATCH_WRITE	139,4719
#define   DCL_WATCH_READ	140,4750
#define   DCL_WATCH_ANYCYCLE	141,4780
#define ADRSPC_WATCH_STATUS	142,4814
#define   DCL_WATCH_READ_BURST	143,4853
#define   DCL_WATCH_READ_1B	144,4889
#define   DCL_WATCH_READ_2B	145,4922
#define   DCL_WATCH_READ_3B	146,4955
#define   DCL_WATCH_READ_4B	147,4988
#define   DCL_WATCH_READ_5B	148,5021
#define   DCL_WATCH_READ_6B	149,5054
#define   DCL_WATCH_READ_7B	150,5087
#define   DCL_WATCH_READ_8B	151,5120
#define   DCL_WATCH_WRITE_BURST	152,5153
#define   DCL_WATCH_WRITE_1B	153,5190
#define   DCL_WATCH_WRITE_2B	154,5224
#define   DCL_WATCH_WRITE_3B	155,5258
#define   DCL_WATCH_WRITE_4B	156,5292
#define   DCL_WATCH_WRITE_5B	157,5326
#define   DCL_WATCH_WRITE_6B	158,5360
#define   DCL_WATCH_WRITE_7B	159,5394
#define   DCL_WATCH_WRITE_8B	160,5428
#define ADRSPC_TRAP_STATUS	162,5463
#define   TRAP_WATCH	163,5501
#define   TRAP_IOEXCEPT	164,5528
#define   TRAP_MEMDEXCEPT	165,5558
#define   TRAP_DRAMEXCEPT	166,5589
#define ADRSPC_SYSCONTROL	168,5621
#define   CONTROL_FLASH_VPP	169,5658
#define   CONTROL_DBUS_ENABLE	170,5709
#define   CONTROL_CBUS_ENABLE	171,5774
#define   CONTROL_CBUS_RECEIVE	172,5827
#define   CONTROL_DALLAS_CLK	173,5896
#define   CONTROL_DALLAS_DATA	174,5930
#define   CONTROL_DALLAS_RESET	175,5965
#define   CONTROL_DALLAS_WRITE	176,6001
#define ADRSPC_CBUS_LOCK	178,6038
#define   CBUS_LOCK_REQUEST	179,6074
#define   CBUS_LOCK_GRANTACTIVE	180,6107
#define   CBUS_IOBUS_REQUEST	181,6144
#define ADRSPC_CBUS0REG	183,6196
#define ADRSPC_CBUS1REG	184,6232
#define   CBUSX_LATCHED_STALL	185,6268
#define   CBUSX_UNLATCHED_STALL	186,6303
#define   CBUSX_GRANT_ENABLE	187,6340
#define   CBUSX_PARITY_DISABLE	188,6374
#define   CBUSX_STALL_UPDATE	189,6441
#define ADRSPC_RESETREASON	191,6493
#define   REASON_PERIPH	192,6531
#define   REASON_SWNMI	193,6561
#define   REASON_PBNMI	194,6590
#define   REASON_WATCHDOG	195,6619
#define   REASON_ALL	196,6650
#define ADRSPC_SYSRESET	199,6744
#define ADRSPC_RESET_PERIPH	202,6838
#define   PERIPH_DBUS_IF	203,6877
#define   PERIPH_DBUS	204,6935
#define   PERIPH_PCMCIA	205,6985
#define   PERIPH_IO_FPGA	206,7015
#define   PERIPH_QA_ASIC	207,7045
#define   PERIPH_MEMD_ASIC	208,7075
#define ADRSPC_FLASHSIMM_REG	210,7108
#define   FLASH_HWREV_MASK	211,7148
#define   FLASH_BANKSIZE_MASK	212,7182
#define     FLASH_BANKSIZE_1M	213,7219
#define     FLASH_BANKSIZE_2M	214,7256
#define     FLASH_BANKSIZE_4M	215,7293
#define     FLASH_BANKSIZE_8M	216,7330
#define     FLASH_BANKSIZE_16M	217,7367
#define     FLASH_BANKSIZE_32M	218,7405
#define   FLASH_INSTALLED_MASK	219,7443
#define     FLASH_INSTALLED_Y	220,7481
#define     FLASH_INSTALLED_N	221,7518
#define   FLASH_BANKS_MASK	222,7555
#define     FLASH_BANKS_ONE	223,7589
#define     FLASH_BANKS_TWO	224,7624
#define ADRSPC_RSPLED	226,7660
#define ADRSPC_PCMCIA_INDEX_REG_RSP1 228,7695
#define ADRSPC_PCMCIA_DATA_REG_RSP1 229,7746
#define ADRSPC_PCMCIA_INDEX_REG_RSP2 231,7798
#define ADRSPC_PCMCIA_DATA_REG_RSP2 232,7849
#define ADRSPC_NMI	234,7901
#define ADRSPC_DUART	236,7933
#define ADRSPC_DIAGBUS	238,8003
#define DIAGBUS_ADRSPC_LEN 239,8054
#define ADRSPC_IDPROM	241,8100
#define ADRSPC_DBUS_SLOT	247,8242
#define ADRSPC_DBUS_LAST_CMD	248,8307
#define ADRSPC_DBUS_STATUS	249,8347
#define ADRSPC_MASTER_CMD	251,8386
#define   MASTER_CMD_NOTHING	252,8423
#define   MASTER_CMD_MASTER	253,8454
#define   MASTER_CMD_SLAVE	254,8484
#define   MASTER_CMD_NONPART	255,8513
#define ADRSPC_MASTER_STATUS	257,8545
#define   MASTER_STATUS_MS_TIMER_ENABLE	258,8585
#define   MASTER_STATUS_RCV_PRESENT	259,8630
#define   MASTER_STATUS_OTHER_MASK	260,8671
#define   MASTER_STATUS_OTHER_NOTHING	261,8711
#define   MASTER_STATUS_OTHER_MASTER	262,8754
#define   MASTER_STATUS_OTHER_SLAVE	263,8796
#define   MASTER_STATUS_OTHER_NONPART	264,8837
#define   MASTER_STATUS_OTHER_SHIFT 265,8880
#define   MASTER_STATUS_THIS_MASK	266,8922
#define   MASTER_STATUS_THIS_NOTHING	267,8961
#define   MASTER_STATUS_THIS_MASTER	268,9003
#define   MASTER_STATUS_THIS_SLAVE	269,9044
#define   MASTER_STATUS_THIS_NONPART	270,9084
#define ADRSPC_MASTER_TIMER_ENABLE 272,9127
#define    MASTER_TIMER_ENABLE 273,9173
#define ADRSPC_MASTER_TIMER 275,9216
#define    MASTER_TIMER_COUNT_MASK 276,9262
#define    MASTER_TIMER_10MSEC 277,9304
#define ADRSPC_FPGA_INTR_STATUS	279,9347
#define ADRSPC_FPGA_INTR_MASK	280,9390
#define   FPGA_PUSH_BUTTON	281,9431
#define   FPGA_MC_ASIC	282,9463
#define   FPGA_MS_CHANGE	283,9492
#define   FPGA_MS_TIMEOUT	284,9522
#define   FPGA_DBUS_CMD_FAIL	285,9553
#define   FPGA_DBUS_SLAVE_REQ	286,9587
#define ADRSPC_MEMD	288,9623
#define ADRSPC_MEMD_QAREGS	289,9655
#define ADRSPC_MEMD_BUFHDR	290,9693
#define ADRSPC_MEMD_BUFDATA	291,9731
#define ADRSPC_MEMD_CONTROLSPC	292,9795
#define ADRSPC_QA_ERRLOG0_3	294,9838
#define   QA_ERR_READWRITE(QA_ERR_READWRITE295,9877
#define     QA_ERR_READ	296,9919
#define     QA_ERR_WRITE	297,9946
#define   QA_ERR_ATTENTION(QA_ERR_ATTENTION298,9973
#define     QA_ATTN_WRPARITY	299,10024
#define     QA_ATTN_REUSE0	300,10084
#define     QA_ATTN_RDPARITY	301,10153
#define     QA_ATTN_ALTQWR	302,10219
#define     QA_ATTN_LOWBITS	303,10282
#define   QA_ERR_SELECT(QA_ERR_SELECT304,10356
#define   QA_ERR_ADDR(QA_ERR_ADDR305,10404
#define   QA_ERR_DATAPAR(QA_ERR_DATAPAR306,10454
#define ADRSPC_QA_ERRLOG4_7	307,10495
#define ADRSPC_QA_ERRLOG8_11	308,10534
#define ADRSPC_QA_BASE	309,10574
#define ADRSPC_QA_CONTROL	310,10609
#define ADRSPC_PAGEMAP_BASE	312,10647
#define PAGEMAP_HI(PAGEMAP_HI320,10952
#define PAGEMAP_LO(PAGEMAP_LO322,11039
#define PMINDEX(PMINDEX324,11130
#define PAGEMAP_SLOTS	325,11196
#define PAGEMAPS_PER_SLOT	326,11222
#define PMVALUE_HI_VALID	327,11251
#define PMVALUE_HI(PMVALUE_HI328,11281
#define PMVALUE_LO(PMVALUE_LO331,11418
#define ADRSPC_PAGESIZE8_15	333,11460
#define   PAGESIZE_4K	334,11499
#define   PAGESIZE_8K	335,11524
#define ADRSPC_PAGESIZE0_7	336,11549
#define ADRSPC_MEMD_CONFIG	337,11587
#define   MEMD_CONFIG_512K	338,11625
#define   MEMD_CONFIG_2M	339,11657
#define ADRSPC_MEMD_ERRSTATUS	340,11687
#define   MEMDERR_CHASINT	341,11728
#define   MEMDERR_QA	342,11776
#define   MEMDERR_CYMEMD	343,11803
#define ADRSPC_QA_CMDINT_MASK	345,11834
#define   QA_INT_ENABLE	346,11875
#define   QA_INT_DISABLE	347,11905
#define ADRSPC_QA_NETINT_MASK	348,11935
#define ADRSPC_MEMD_DIAG	350,11977
#define   DIAG_ERRCK_ENABLE	351,12013
#define   DIAG_BAD_PARITY	352,12087
#define   DIAG_CYIO_DISABLE	353,12155
#define   DIAG_CY0IO_ENABLE	354,12227
#define   DIAG_CY1IO_ENABLE	355,12296
#define   DIAG_CY_CYCLESTEAL	356,12365
#define   DIAG_PARITY_EVEN	357,12427
#define   DIAG_IN_ORDER	358,12499
#define ADRSPC_RPERRSTAT	359,12539
#define   RPERR_CY_TIMEOUT	360,12575
#define   RPERR_CY_ALIGN	361,12649
#define   RPERR_MEMD_DIAG	362,12716
#define   RPERR_QA_WRITE	363,12747
#define   RPERR_QA_READ	364,12777
#define   RPERR_SRAM_WRITE	365,12807
#define   RPERR_SRAM_READ	366,12839
#define   RPERR_ADDRESS	367,12870
#define ADRSPC_CYDATPARERR	368,12934
#define   CYDATPAR_WRITE(CYDATPAR_WRITE369,12992
#define   CYDATPAR_READ(CYDATPAR_READ370,13055
#define ADRSPC_MDERRINFO	371,13120
#define   MDERR_LOG_VALID	372,13173
#define   MDERR_MC_CTRL(MDERR_MC_CTRL373,13206
#define   MDERR_RP_ERRS(MDERR_RP_ERRS374,13255
#define   MDERR_SRAM_ERRS(MDERR_SRAM_ERRS375,13297
#define   MDERR_QA_ERRS(MDERR_QA_ERRS376,13349
#define   MDERR_CY0_ERRS(MDERR_CY0_ERRS377,13398
#define   MDERR_CY1_ERRS(MDERR_CY1_ERRS378,13448
#define   MDERR_MERGE_HIGH_LOW(MDERR_MERGE_HIGH_LOW379,13493
#define ADRSPC_CYVA23_17	382,13614
#define   CYVIRTADDR23_17(CYVIRTADDR23_17383,13650
#define ADRSPC_CYPHYSADDR	384,13690
#define   CYPHYSADDR20_16(CYPHYSADDR20_16385,13727
#define   CYPHYSADDR20_13(CYPHYSADDR20_13386,13780
#define ADRSPC_CYMISC	387,13825
#define   CYMISC_PA15(CYMISC_PA15388,13859
#define   CYMISC_PA12(CYMISC_PA12389,13907
#define   CYMISC_PA2_0(CYMISC_PA2_0390,13955
#define   CYMISC_PA3_1(CYMISC_PA3_1391,14012
#define   CYMISC_CYADDRPAR23_16	392,14069
#define   CYMISC_CYADDRPAR15_8	393,14106
#define   CYMISC_CYADDRPAR7_0	394,14142
#define ADRSPC_CYERRCMD	395,14177
#define   CYERRCMD_CMD(CYERRCMD_CMD396,14213
#define     CYCMD_READ_8B	397,14252
#define     CYCMD_WRITE_8B	398,14283
#define     CYCMD_READ_4B	399,14315
#define     CYCMD_WRITE_1B	400,14346
#define     CYCMD_WRITE_2B	401,14378
#define     CYCMD_WRITE_4B	402,14410
#define ADRSPC_CYERR	403,14442
#define   CYERR_DATPAR_MEMDRD	404,14475
#define   CYERR_BADWRITEDAT_PM	405,14522
#define   CYERR_PM_PARITY	406,14570
#define   CYERR_PM_INVALIDREG	407,14613
#define   CYERR_CMDADDR	408,14660
#define   CYERR_INVALIDCMD	409,14690
#define   CYERR_ADDRPARITY	410,14734
#define   CYERR_DATAPARITY	411,14778
#define   CYERR_PMT_WRPARITY	412,14822
#define   CYERR_PMT_PARITY	413,14868
#define   CYERR_PMT_INVALID	414,14912
#define   CYERR_BADCMD	415,14957
#define   CYERR_BADADDR	416,14998
#define ADRSPC_MEMD_BITSWAP	417,15040
#define ADRSPC_MEMD_WRITETHRU	418,15079
#define ADRSPC_MEMD_UNCACHED	419,15120
#define ADRSPC_PA_SLAVE_XLATE	424,15186
#define ADRSPC_ATHI_COUNT_HIGH	425,15227
#define ADRSPC_ATHI_COUNT_LOW	426,15269
#define ADRSPC_ATLO_COUNT_HIGH	427,15310
#define ADRSPC_ATLO_COUNT_LOW	428,15352
#define ADRSPC_CY1VA23_17	429,15393
#define ADRSPC_CY1PHYSADDR	430,15430
#define ADRSPC_CY1MISC	431,15468
#define ADRSPC_CY1ERRCMD	432,15503
#define ADRSPC_CY1ERR	433,15539
#define ADRSPC_CYMASTER_ERR	434,15573
#define   CYMERR0_NO_ACK_NACK	435,15612
#define   CYMERR0_NACK	436,15647
#define   CYMERR0_INVALIDCMD	437,15676
#define   CYMERR1_NO_ACK_NACK	438,15710
#define   CYMERR1_NACK	439,15745
#define   CYMERR1_INVALIDCMD	440,15774
#define   CYMERR0_ARB_TIMEOUT	441,15808
#define   CYMERR1_ARB_TIMEOUT	442,15843
#define   CYMERR0_MASK	443,15878
#define   CYMERR1_MASK	445,15988
#define ADRSPC_MC_INTR_STATUS	447,16098
#define   MC_INTR_RP_PROBLEM	448,16139
#define   MC_INTR_QA	449,16173
#define   MC_INTR_MD1	450,16200
#define   MC_INTR_MD0	451,16228
#define   MC_INTR_CY1	452,16256
#define   MC_INTR_CY0	453,16284
#define   MC_INTR_RP_FAIL	454,16312
#define ADRSPC_MC_INTR_MASK	455,16343
#define ADRSPC_QA_STATUS_RANGE	457,16383
#define   RANGE(RANGE458,16425
#define   RANGE_UPPER(RANGE_UPPER459,16481
#define   RANGE_LOWER(RANGE_LOWER460,16517
#define ADRSPC_QA_RANGE	461,16555
#define ADRSPC_BUFHDR_RANGE	462,16591
#define ADRSPC_BUFFER_RANGE	463,16630
#define ADRSPC_NACK_RANGE	464,16669
#define ADRSPC_CY0_7DETERMINE	465,16706
#define ADRSPC_CY8_15DETERMINE	466,16747
#define ADRSPC_CY_DIAG_LOOPBACK	467,16789
#define ADRSPC_CYPERF_RP2	469,16860
#define ADRSPC_CYPERF_RP1	470,16924
#define ADRSPC_CYPERF_RP0	471,16961
#define ADRSPC_CYPERF_CY0_2	473,17030
#define ADRSPC_CYPERF_CY0_1	474,17069
#define ADRSPC_CYPERF_CY0_0	475,17108
#define ADRSPC_CYPERF_CY1_2	477,17148
#define ADRSPC_CYPERF_CY1_1	478,17187
#define ADRSPC_CYPERF_CY1_0	479,17226
#define LVL2_CACHE_TAGLINES_10	487,17487
#define PHY_MEMD	491,17552
#define PHY_MEMD_OTHER	492,17581
#define PHY_MEMD_QAREGS	493,17616
#define PHY_MEMD_BUFHDR	494,17650
#define PHY_MEMD_CONTROLSPC	495,17707
#define PHY_FLASH_BASE	496,17757
#define PHY_IOREGS	497,17792
#define PHY_PROM	498,17823
#define PHY_MEMD_BITSWAP	500,17853
#define LVL2_CACHE_TAGLINES_10	506,17984
#define ACTIVE_LOW(ACTIVE_LOW508,18028
#define ADRSPC_K0BASE 520,18157
#define ADRSPC_K0SIZE 521,18195
#define ADRSPC_K1BASE 522,18233
#define ADRSPC_K1SIZE 523,18271
#define ADRSPC_KSBASE 524,18309
#define ADRSPC_KSSIZE 525,18347
#define ADRSPC_K3BASE 526,18385
#define ADRSPC_K3SIZE 527,18423
#define ADRSPC_KUBASE 528,18461
#define ADRSPC_KUSIZE 529,18499
#define KSEG_MSB_ADDR 530,18537
#define NVRAM_MAGIC_OFFSET	533,18575
#define NVRAM_START_OFFSET	535,18660
#define MON_TIMER_VAL_20MS 540,18784
#define RESET_VEC_OFFSET 542,18848
#define PHY_TO_KSEG1(PHY_TO_KSEG1548,19001
#define PHY_TO_KSEG0(PHY_TO_KSEG0549,19045
#define PHY_ADDR(PHY_ADDR550,19089
#define ROM_OFFSET(ROM_OFFSET551,19133
#define KSEG1_TO_KSEG0(KSEG1_TO_KSEG0552,19177
#define KUSEG_TO_KSEG1(KUSEG_TO_KSEG1553,19221
#define PHY_ADRSPC_RAM	561,19350
#define PHY_ADRSPC_RAM_END 562,19404
#define PHY_ADRSPC_MEMD 564,19485
#define PHY_ADRSPC_MEMD_END 565,19544
#define PHY_ADRSPC_MEMD_ASIC 566,19625
#define MEMD_ADR_LINE	567,19709
#define PHY_ADRSPC_FLASH 569,19770
#define PHY_ADRSPC_FLASH_BASE	570,19842
#define PHY_ADRSPC_FLASH_END	571,19915
#define PHY_ADRSPC_PCMCIA 573,20000
#define PHY_ADRSPC_PCMCIA_END	574,20074
#define PHY_ADRSPC_SLOT0 575,20141
#define PHY_ADRSPC_SLOT1 576,20204
#define PHY_ADRSPC_PCMCIA_REG 577,20267
#define PHY_ADRSPC_ID_EEPROM 579,20349
#define PHY_ADRSPC_RXFLASH 581,20409
#define PHY_ADRSPC_RXFLASH_END	582,20491
#define PHY_ADRSPC_NVRAM	589,20670
#define PHY_ADRSPC_NVRAM_END	590,20728
#define PHY_ADRSPC_PROM	597,20884
#define PHY_ADRSPC_PROM_END	598,20941
#define PHY_ADRSPC_DCL_ASIC 600,21018
#define PHY_ADRSPC_REG_FPGA 602,21090
#define PHY_ADRSPC_IRSP2_DBUS_FPGA	604,21167
#define PHY_ADRSPC_BAD_ADDR 606,21241
#define PHY_ADRSPC_DUART 609,21342
#define PHY_ADRSPC_DIAGBUS 610,21408
#define KSEG1_ADRSPC_RAM 617,21610
#define KSEG1_ADRSPC_RAM_END 618,21674
#define KSEG1_ADRSPC_MEMD 620,21743
#define KSEG1_ADRSPC_MEMD_END 621,21808
#define KSEG1_ADRSPC_FLASH 623,21878
#define KSEG1_ADRSPC_FLASH_BASE 624,21944
#define KSEG1_ADRSPC_FLASH_END 625,22015
#define KSEG1_ADRSPC_PCMCIA_REG	627,22086
#define KSEG1_ADRSPC_PCMCIA 629,22158
#define KSEG1_ADRSPC_PCMCIA_END 630,22225
#define KSEG1_ADRSPC_SLOT0 631,22296
#define KSEG1_ADRSPC_SLOT1 632,22362
#define KSEG1_ADRSPC_ID_EEPROM 634,22429
#define KSEG1_ADRSPC_RXFLASH 636,22500
#define KSEG1_ADRSPC_RXFLASH_END 637,22568
#define KSEG1_ADRSPC_BAD_ADDR 639,22641
#define KSEG1_ADRSPC_SLOTIO 641,22711
#define KSEG1_ADRSPC_SLOTIO_END 642,22778
#define KSEG1_ADRSPC_NVRAM 644,22850
#define KSEG1_ADRSPC_NVRAM_END 645,22916
#define KSEG1_ADRSPC_CPUIO 647,22987
#define KSEG1_ADRSPC_CPUIO_END 648,23053
#define KSEG1_ADRSPC_PROM 650,23124
#define KSEG1_ADRSPC_PROM_END	651,23189
#define KSEG1_ADRSPC_DCL_ASIC 653,23257
#define KSEG1_ADRSPC_MEMD_ASIC 654,23326
#define KSEG1_ADRSPC_REG_FPGA 656,23397
#define KSEG1_ADRSPC_IRSP2_DBUS_FPGA	658,23467
#define KSEG1_ADRSPC_DUART 660,23546
#define KSEG1_ADRSPC_DIAGBUS 662,23613
#define MON_INIT_SP 668,23737
#define MON_FREE_MEM 670,23787
