# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2022, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-01 11:48+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:2
msgid "VGA"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:5
msgid "Introduction"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:7
msgid "VGA interfaces are becoming an endangered species, but implementing a VGA controller is still a good exercise."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:9
msgid "An explanation about the VGA protocol can be found `here <http://www.xess.com/blog/vga-the-rest-of-the-story/>`_."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:11
msgid "This VGA controller tutorial is based on `this <https://github.com/SpinalHDL/SpinalHDL/blob/master/lib/src/main/scala/spinal/lib/graphic/vga/VgaCtrl.scala>`_ implementation."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:14
msgid "Data structures"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:16
msgid "Before implementing the controller itself we need to define some data structures."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:19
msgid "RGB color"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:21
msgid "First, we need a three channel color structure (Red, Green, Blue). This data structure will be used to feed the controller with pixels and also will be used by the VGA bus."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:29
msgid "VGA bus"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:35
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:109
msgid "io name"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:36
msgid "Driver"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:37
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:111
msgid "Description"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:38
msgid "vSync"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:39
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:42
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:45
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:48
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:128
msgid "master"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:40
msgid "Vertical synchronization, indicate the beginning of a new frame"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:41
msgid "hSync"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:43
msgid "Horizontal synchronization, indicate the beginning of a new line"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:44
msgid "colorEn"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:46
msgid "High when the interface is in the visible part"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:47
msgid "color"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:49
msgid "Carry the color, don't care when colorEn is low"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:57
msgid "This Vga ``Bundle`` uses the ``IMasterSlave`` trait, which allows you to create master/slave VGA interfaces using the following:"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:65
msgid "VGA timings"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:67
msgid "The VGA interface is driven by using 8 different timings. Here is one simple example of a ``Bundle`` that is able to carry them."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:82
msgid "But this not a very good way to specify it because it is redundant for vertical and horizontal timings."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:84
msgid "Let's write it in a clearer way:"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:92
msgid "Then we can add some some functions to set these timings for specific resolutions and frame rates:"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:100
msgid "VGA Controller"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:103
msgid "Specification"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:110
msgid "Direction"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:112
msgid "softReset"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:113
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:116
msgid "in"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:114
msgid "Reset internal counters and keep the VGA interface inactive"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:115
msgid "timings"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:117
msgid "Specify VGA horizontal and vertical timings"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:118
msgid "pixels"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:119
msgid "slave"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:120
msgid "Stream of RGB colors that feeds the VGA controller"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:121
msgid "error"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:122
#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:125
msgid "out"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:123
msgid "High when the pixels stream is too slow"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:124
msgid "frameStart"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:126
msgid "High when a new frame starts"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:127
msgid "vga"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:129
msgid "VGA interface"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:132
msgid "The controller does not integrate any pixel buffering. It directly takes them from the ``pixels`` ``Stream`` and puts them on the ``vga.color`` out at the right time. If ``pixels`` is not valid then ``error`` becomes high for one cycle."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:135
msgid "Component and io definition"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:137
msgid "Let's define a new VgaCtrl ``Component``\\ , which takes as ``RgbConfig`` and ``timingsWidth`` as parameters. Let's give the bit width a default value of 12."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:146
msgid "Horizontal and vertical logic"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:148
msgid "The logic that generates horizontal and vertical synchronization signals is quite the same. It kind of resembles ~PWM~. The horizontal one counts up each cycle, while the vertical one use the horizontal syncronization signal as to increment."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:150
msgid "Let's define ``HVArea``\\ , which represents one ~PWM~ and then instantiate it two times: one for both horizontal and vertical syncronization."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:160
msgid "As you can see, it's done by using ``Area``. This is to avoid the creation of a new ``Component`` which would have been much more verbose."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:163
msgid "Interconnections"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:165
msgid "Now that we have timing generators for horizontal and vertical synchronization, we need to drive the outputs."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:176
msgid "Bonus"
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:178
msgid "The VgaCtrl that was defined above is generic (not application specific). We can imagine a case where the system provides a ``Stream`` of ``Fragment`` of RGB, which means the system transmits pixels between start/end of picture indications."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:181
msgid "In this case we can automatically manage the ``softReset`` input by asserting it when an ``error`` occurs, then wait for the end of the current ``pixels`` picture to deassert ``error``."
msgstr ""

#: ../../source/SpinalHDL/Examples/Intermediates ones/vga.rst:183
msgid "Let's add a function to ``VgaCtrl`` that can be called from the parent component to feed ``VgaCtrl`` by using this ``Stream`` of ``Fragment`` of RGB."
msgstr ""
