
centos-preinstalled/sgp_dd:     file format elf32-littlearm


Disassembly of section .init:

00010ff0 <_init@@Base>:
   10ff0:	push	{r3, lr}
   10ff4:	bl	133dc <sg_chk_n_print3@plt+0x2120>
   10ff8:	pop	{r3, pc}

Disassembly of section .plt:

00010ffc <pthread_mutex_unlock@plt-0x14>:
   10ffc:	push	{lr}		; (str lr, [sp, #-4]!)
   11000:	ldr	lr, [pc, #4]	; 1100c <_init@@Base+0x1c>
   11004:	add	lr, pc, lr
   11008:	ldr	pc, [lr, #8]!
   1100c:	strdeq	r7, [r1], -r4

00011010 <pthread_mutex_unlock@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #94208	; 0x17000
   11018:	ldr	pc, [ip, #4084]!	; 0xff4

0001101c <raise@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #94208	; 0x17000
   11024:	ldr	pc, [ip, #4076]!	; 0xfec

00011028 <sg_print_command@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #94208	; 0x17000
   11030:	ldr	pc, [ip, #4068]!	; 0xfe4

00011034 <pthread_cond_broadcast@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #94208	; 0x17000
   1103c:	ldr	pc, [ip, #4060]!	; 0xfdc

00011040 <sg_ll_readcap_10@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #94208	; 0x17000
   11048:	ldr	pc, [ip, #4052]!	; 0xfd4

0001104c <sg_ll_readcap_16@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #94208	; 0x17000
   11054:	ldr	pc, [ip, #4044]!	; 0xfcc

00011058 <strcmp@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #94208	; 0x17000
   11060:	ldr	pc, [ip, #4036]!	; 0xfc4

00011064 <read@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #94208	; 0x17000
   1106c:	ldr	pc, [ip, #4028]!	; 0xfbc

00011070 <free@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #94208	; 0x17000
   11078:	ldr	pc, [ip, #4020]!	; 0xfb4

0001107c <pthread_mutex_lock@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #94208	; 0x17000
   11084:	ldr	pc, [ip, #4012]!	; 0xfac

00011088 <pthread_mutex_init@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #94208	; 0x17000
   11090:	ldr	pc, [ip, #4004]!	; 0xfa4

00011094 <sigwait@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #94208	; 0x17000
   1109c:	ldr	pc, [ip, #3996]!	; 0xf9c

000110a0 <__stack_chk_fail@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #94208	; 0x17000
   110a8:	ldr	pc, [ip, #3988]!	; 0xf94

000110ac <pthread_cond_init@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #94208	; 0x17000
   110b4:	ldr	pc, [ip, #3980]!	; 0xf8c

000110b8 <sysconf@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #94208	; 0x17000
   110c0:	ldr	pc, [ip, #3972]!	; 0xf84

000110c4 <perror@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #94208	; 0x17000
   110cc:	ldr	pc, [ip, #3964]!	; 0xf7c

000110d0 <sigaction@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #94208	; 0x17000
   110d8:	ldr	pc, [ip, #3956]!	; 0xf74

000110dc <fwrite@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #94208	; 0x17000
   110e4:	ldr	pc, [ip, #3948]!	; 0xf6c

000110e8 <ioctl@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #94208	; 0x17000
   110f0:	ldr	pc, [ip, #3940]!	; 0xf64

000110f4 <lseek64@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #94208	; 0x17000
   110fc:	ldr	pc, [ip, #3932]!	; 0xf5c

00011100 <gettimeofday@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #94208	; 0x17000
   11108:	ldr	pc, [ip, #3924]!	; 0xf54

0001110c <pthread_sigmask@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #94208	; 0x17000
   11114:	ldr	pc, [ip, #3916]!	; 0xf4c

00011118 <pthread_create@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #94208	; 0x17000
   11120:	ldr	pc, [ip, #3908]!	; 0xf44

00011124 <open64@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #94208	; 0x17000
   1112c:	ldr	pc, [ip, #3900]!	; 0xf3c

00011130 <malloc@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #94208	; 0x17000
   11138:	ldr	pc, [ip, #3892]!	; 0xf34

0001113c <sigaddset@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #94208	; 0x17000
   11144:	ldr	pc, [ip, #3884]!	; 0xf2c

00011148 <__libc_start_main@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #94208	; 0x17000
   11150:	ldr	pc, [ip, #3876]!	; 0xf24

00011154 <__gmon_start__@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #94208	; 0x17000
   1115c:	ldr	pc, [ip, #3868]!	; 0xf1c

00011160 <kill@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #94208	; 0x17000
   11168:	ldr	pc, [ip, #3860]!	; 0xf14

0001116c <getpid@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #94208	; 0x17000
   11174:	ldr	pc, [ip, #3852]!	; 0xf0c

00011178 <exit@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #94208	; 0x17000
   11180:	ldr	pc, [ip, #3844]!	; 0xf04

00011184 <strlen@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #94208	; 0x17000
   1118c:	ldr	pc, [ip, #3836]!	; 0xefc

00011190 <strchr@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #94208	; 0x17000
   11198:	ldr	pc, [ip, #3828]!	; 0xef4

0001119c <sg_err_category3@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #94208	; 0x17000
   111a4:	ldr	pc, [ip, #3820]!	; 0xeec

000111a8 <__gcc_personality_v0@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #94208	; 0x17000
   111b0:	ldr	pc, [ip, #3812]!	; 0xee4

000111b4 <__open64_2@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #94208	; 0x17000
   111bc:	ldr	pc, [ip, #3804]!	; 0xedc

000111c0 <__errno_location@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #94208	; 0x17000
   111c8:	ldr	pc, [ip, #3796]!	; 0xed4

000111cc <memset@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #94208	; 0x17000
   111d4:	ldr	pc, [ip, #3788]!	; 0xecc

000111d8 <strncpy@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #94208	; 0x17000
   111e0:	ldr	pc, [ip, #3780]!	; 0xec4

000111e4 <pthread_cancel@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #94208	; 0x17000
   111ec:	ldr	pc, [ip, #3772]!	; 0xebc

000111f0 <write@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #94208	; 0x17000
   111f8:	ldr	pc, [ip, #3764]!	; 0xeb4

000111fc <sg_get_llnum@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #94208	; 0x17000
   11204:	ldr	pc, [ip, #3756]!	; 0xeac

00011208 <__fprintf_chk@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #94208	; 0x17000
   11210:	ldr	pc, [ip, #3748]!	; 0xea4

00011214 <sigemptyset@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #94208	; 0x17000
   1121c:	ldr	pc, [ip, #3740]!	; 0xe9c

00011220 <pthread_join@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #94208	; 0x17000
   11228:	ldr	pc, [ip, #3732]!	; 0xe94

0001122c <fputc@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #94208	; 0x17000
   11234:	ldr	pc, [ip, #3724]!	; 0xe8c

00011238 <safe_strerror@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #94208	; 0x17000
   11240:	ldr	pc, [ip, #3716]!	; 0xe84

00011244 <pthread_cond_wait@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #94208	; 0x17000
   1124c:	ldr	pc, [ip, #3708]!	; 0xe7c

00011250 <sg_get_num@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #94208	; 0x17000
   11258:	ldr	pc, [ip, #3700]!	; 0xe74

0001125c <__xstat64@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #94208	; 0x17000
   11264:	ldr	pc, [ip, #3692]!	; 0xe6c

00011268 <_Unwind_Resume@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #94208	; 0x17000
   11270:	ldr	pc, [ip, #3684]!	; 0xe64

00011274 <sg_ll_sync_cache_10@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #94208	; 0x17000
   1127c:	ldr	pc, [ip, #3676]!	; 0xe5c

00011280 <fputs@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #94208	; 0x17000
   11288:	ldr	pc, [ip, #3668]!	; 0xe54

0001128c <strncmp@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #94208	; 0x17000
   11294:	ldr	pc, [ip, #3660]!	; 0xe4c

00011298 <abort@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #94208	; 0x17000
   112a0:	ldr	pc, [ip, #3652]!	; 0xe44

000112a4 <close@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #94208	; 0x17000
   112ac:	ldr	pc, [ip, #3644]!	; 0xe3c

000112b0 <__snprintf_chk@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #94208	; 0x17000
   112b8:	ldr	pc, [ip, #3636]!	; 0xe34

000112bc <sg_chk_n_print3@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #94208	; 0x17000
   112c4:	ldr	pc, [ip, #3628]!	; 0xe2c

Disassembly of section .text:

000112c8 <.text>:
   112c8:	movw	r3, #37136	; 0x9110
   112cc:	movt	r3, #2
   112d0:	push	{r4, r5, r6, r7, lr}
   112d4:	sub	sp, sp, #20
   112d8:	ldr	ip, [r3]
   112dc:	mov	r7, r1
   112e0:	movw	r1, #4712	; 0x1268
   112e4:	mov	r6, r0
   112e8:	mov	r4, r2
   112ec:	mov	r5, r3
   112f0:	str	ip, [sp, #12]
   112f4:	bl	110e8 <ioctl@plt>
   112f8:	cmp	r0, #0
   112fc:	bge	11320 <sg_chk_n_print3@plt+0x64>
   11300:	ldr	r3, [r4]
   11304:	cmp	r3, #0
   11308:	ble	11320 <sg_chk_n_print3@plt+0x64>
   1130c:	movw	r0, #27228	; 0x6a5c
   11310:	movt	r0, #1
   11314:	bl	110c4 <perror@plt>
   11318:	mvn	r3, #0
   1131c:	b	11368 <sg_chk_n_print3@plt+0xac>
   11320:	mov	r0, r6
   11324:	movw	r1, #4722	; 0x1272
   11328:	mov	r2, sp
   1132c:	movt	r1, #32772	; 0x8004
   11330:	bl	110e8 <ioctl@plt>
   11334:	cmp	r0, #0
   11338:	bge	11350 <sg_chk_n_print3@plt+0x94>
   1133c:	movw	r0, #27252	; 0x6a74
   11340:	movt	r0, #1
   11344:	bl	110c4 <perror@plt>
   11348:	mvn	r3, #0
   1134c:	b	11368 <sg_chk_n_print3@plt+0xac>
   11350:	ldr	r2, [r4]
   11354:	ldrd	r0, [sp]
   11358:	asr	r3, r2, #31
   1135c:	bl	15e4c <sg_chk_n_print3@plt+0x4b90>
   11360:	mov	r3, #0
   11364:	strd	r0, [r7]
   11368:	ldr	r2, [sp, #12]
   1136c:	mov	r0, r3
   11370:	ldr	r3, [r5]
   11374:	cmp	r2, r3
   11378:	beq	11380 <sg_chk_n_print3@plt+0xc4>
   1137c:	bl	110a0 <__stack_chk_fail@plt>
   11380:	add	sp, sp, #20
   11384:	pop	{r4, r5, r6, r7, pc}
   11388:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1138c:	movw	r8, #37136	; 0x9110
   11390:	movt	r8, #2
   11394:	sub	sp, sp, #56	; 0x38
   11398:	mov	r3, #0
   1139c:	mov	lr, #8
   113a0:	ldr	ip, [r8]
   113a4:	mov	r7, r1
   113a8:	str	r3, [sp, #4]
   113ac:	mov	r1, r3
   113b0:	str	r3, [sp, #8]
   113b4:	mov	r6, r2
   113b8:	str	lr, [sp]
   113bc:	mov	r2, r3
   113c0:	add	r3, sp, #20
   113c4:	str	ip, [sp, #52]	; 0x34
   113c8:	mov	r9, r0
   113cc:	bl	11040 <sg_ll_readcap_10@plt>
   113d0:	subs	r2, r0, #0
   113d4:	movne	r0, r2
   113d8:	bne	114f8 <sg_chk_n_print3@plt+0x23c>
   113dc:	ldrb	r3, [sp, #20]
   113e0:	ldrb	r1, [sp, #21]
   113e4:	cmp	r3, #255	; 0xff
   113e8:	ldrb	ip, [sp, #22]
   113ec:	ldrb	sl, [sp, #23]
   113f0:	bne	114b0 <sg_chk_n_print3@plt+0x1f4>
   113f4:	cmp	r1, #255	; 0xff
   113f8:	bne	114b0 <sg_chk_n_print3@plt+0x1f4>
   113fc:	cmp	ip, #255	; 0xff
   11400:	bne	114b0 <sg_chk_n_print3@plt+0x1f4>
   11404:	cmp	sl, #255	; 0xff
   11408:	bne	114b0 <sg_chk_n_print3@plt+0x1f4>
   1140c:	add	r3, sp, #20
   11410:	str	r2, [sp, #8]
   11414:	str	r3, [sp]
   11418:	mov	r1, r2
   1141c:	str	r2, [sp, #12]
   11420:	mov	ip, #32
   11424:	mov	r0, r9
   11428:	mov	r2, #0
   1142c:	mov	r3, #0
   11430:	str	ip, [sp, #4]
   11434:	bl	1104c <sg_ll_readcap_16@plt>
   11438:	cmp	r0, #0
   1143c:	bne	114f8 <sg_chk_n_print3@plt+0x23c>
   11440:	mov	r2, #0
   11444:	mov	r3, #0
   11448:	mov	ip, r0
   1144c:	add	r9, sp, #20
   11450:	lsl	r5, r3, #8
   11454:	orr	r5, r5, r2, lsr #24
   11458:	lsl	r4, r2, #8
   1145c:	ldrb	r0, [r9, ip]
   11460:	add	ip, ip, #1
   11464:	cmp	ip, #8
   11468:	mov	r1, #0
   1146c:	orr	r2, r0, r4
   11470:	orr	r3, r1, r5
   11474:	bne	1144c <sg_chk_n_print3@plt+0x190>
   11478:	ldrb	r4, [sp, #29]
   1147c:	adds	r2, r2, #1
   11480:	ldrb	r5, [sp, #28]
   11484:	adc	r3, r3, #0
   11488:	ldrb	ip, [sp, #31]
   1148c:	mov	r0, #0
   11490:	lsl	r4, r4, #16
   11494:	ldrb	r1, [sp, #30]
   11498:	orr	r4, r4, r5, lsl #24
   1149c:	strd	r2, [r7]
   114a0:	orr	r3, r4, ip
   114a4:	orr	r3, r3, r1, lsl #8
   114a8:	str	r3, [r6]
   114ac:	b	114f8 <sg_chk_n_print3@plt+0x23c>
   114b0:	lsl	r0, r1, #16
   114b4:	ldrb	r5, [sp, #25]
   114b8:	orr	r0, r0, r3, lsl #24
   114bc:	ldrb	r9, [sp, #24]
   114c0:	orr	r0, r0, sl
   114c4:	ldrb	r4, [sp, #27]
   114c8:	lsl	r5, r5, #16
   114cc:	ldrb	r2, [sp, #26]
   114d0:	orr	r0, r0, ip, lsl #8
   114d4:	orr	r3, r5, r9, lsl #24
   114d8:	adds	r0, r0, #1
   114dc:	mov	r1, #0
   114e0:	orr	r3, r3, r4
   114e4:	adc	r1, r1, #0
   114e8:	strd	r0, [r7]
   114ec:	mov	r0, #0
   114f0:	orr	r3, r3, r2, lsl #8
   114f4:	str	r3, [r6]
   114f8:	ldr	r2, [sp, #52]	; 0x34
   114fc:	ldr	r3, [r8]
   11500:	cmp	r2, r3
   11504:	beq	1150c <sg_chk_n_print3@plt+0x250>
   11508:	bl	110a0 <__stack_chk_fail@plt>
   1150c:	add	sp, sp, #56	; 0x38
   11510:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11514:	movw	r3, #37140	; 0x9114
   11518:	movt	r3, #2
   1151c:	push	{r4, r5, r6, lr}
   11520:	mov	r4, r0
   11524:	ldr	r1, [r3]
   11528:	add	r5, r4, #88	; 0x58
   1152c:	movw	r0, #29324	; 0x728c
   11530:	movt	r0, #1
   11534:	bl	11280 <fputs@plt>
   11538:	mov	r6, #1
   1153c:	add	r0, r4, #200	; 0xc8
   11540:	str	r6, [r4, #196]	; 0xc4
   11544:	bl	11010 <pthread_mutex_unlock@plt>
   11548:	mov	r0, r5
   1154c:	bl	1107c <pthread_mutex_lock@plt>
   11550:	str	r6, [r4, #84]	; 0x54
   11554:	mov	r0, r5
   11558:	bl	11010 <pthread_mutex_unlock@plt>
   1155c:	add	r0, r4, #224	; 0xe0
   11560:	pop	{r4, r5, r6, lr}
   11564:	b	11034 <pthread_cond_broadcast@plt>
   11568:	movw	r3, #37136	; 0x9110
   1156c:	movt	r3, #2
   11570:	push	{r4, r5, r6, r7, lr}
   11574:	sub	sp, sp, #12
   11578:	ldr	ip, [r3]
   1157c:	mov	r6, r1
   11580:	mov	r7, r2
   11584:	movw	r1, #8834	; 0x2282
   11588:	mov	r2, sp
   1158c:	mov	r5, r0
   11590:	mov	r4, r3
   11594:	str	ip, [sp, #4]
   11598:	bl	110e8 <ioctl@plt>
   1159c:	cmp	r0, #0
   115a0:	blt	115b4 <sg_chk_n_print3@plt+0x2f8>
   115a4:	ldr	ip, [sp]
   115a8:	movw	r3, #29999	; 0x752f
   115ac:	cmp	ip, r3
   115b0:	bgt	115d4 <sg_chk_n_print3@plt+0x318>
   115b4:	movw	r2, #37140	; 0x9114
   115b8:	movt	r2, #2
   115bc:	movw	r0, #29964	; 0x750c
   115c0:	movt	r0, #1
   115c4:	ldr	r1, [r2]
   115c8:	bl	11280 <fputs@plt>
   115cc:	mov	r0, #1
   115d0:	b	11634 <sg_chk_n_print3@plt+0x378>
   115d4:	mul	r6, r7, r6
   115d8:	mov	r0, r5
   115dc:	movw	r1, #8821	; 0x2275
   115e0:	mov	r2, sp
   115e4:	str	r6, [sp]
   115e8:	bl	110e8 <ioctl@plt>
   115ec:	cmp	r0, #0
   115f0:	bge	11600 <sg_chk_n_print3@plt+0x344>
   115f4:	movw	r0, #30000	; 0x7530
   115f8:	movt	r0, #1
   115fc:	bl	110c4 <perror@plt>
   11600:	mov	r0, r5
   11604:	mov	r2, sp
   11608:	movw	r1, #8827	; 0x227b
   1160c:	mov	r3, #1
   11610:	str	r3, [sp]
   11614:	bl	110e8 <ioctl@plt>
   11618:	cmp	r0, #0
   1161c:	movge	r0, #0
   11620:	bge	11634 <sg_chk_n_print3@plt+0x378>
   11624:	movw	r0, #30036	; 0x7554
   11628:	movt	r0, #1
   1162c:	bl	110c4 <perror@plt>
   11630:	mov	r0, #0
   11634:	ldr	r2, [sp, #4]
   11638:	ldr	r3, [r4]
   1163c:	cmp	r2, r3
   11640:	beq	11648 <sg_chk_n_print3@plt+0x38c>
   11644:	bl	110a0 <__stack_chk_fail@plt>
   11648:	add	sp, sp, #12
   1164c:	pop	{r4, r5, r6, r7, pc}
   11650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11654:	sub	sp, sp, #2736	; 0xab0
   11658:	sub	sp, sp, #4
   1165c:	movw	r4, #37136	; 0x9110
   11660:	movt	r4, #2
   11664:	add	sl, sp, #2736	; 0xab0
   11668:	movw	ip, #62888	; 0xf5a8
   1166c:	movw	r3, #62896	; 0xf5b0
   11670:	movt	ip, #65535	; 0xffff
   11674:	movt	r3, #65535	; 0xffff
   11678:	ldr	r7, [r4]
   1167c:	add	r5, sl, ip
   11680:	add	lr, sl, r3
   11684:	str	r4, [sp, #52]	; 0x34
   11688:	mov	r4, #4
   1168c:	movw	r6, #37152	; 0x9120
   11690:	mov	r2, r4
   11694:	movt	r6, #2
   11698:	add	lr, lr, r2
   1169c:	add	r4, r5, r4
   116a0:	mov	r8, r0
   116a4:	mov	r2, #320	; 0x140
   116a8:	mov	r5, r1
   116ac:	add	r0, r6, #24
   116b0:	mov	r1, #0
   116b4:	str	r7, [sp, #2732]	; 0xaac
   116b8:	mov	r9, r1
   116bc:	str	r1, [sl, r3]
   116c0:	str	r1, [r4]
   116c4:	mov	r7, r9
   116c8:	str	r1, [lr]
   116cc:	str	r1, [sl, ip]
   116d0:	bl	111cc <memset@plt>
   116d4:	cmp	r8, #1
   116d8:	mov	r2, #128	; 0x80
   116dc:	mov	r3, #1
   116e0:	str	r2, [r6, #300]	; 0x12c
   116e4:	str	r3, [r6, #40]	; 0x28
   116e8:	mov	r2, #10
   116ec:	str	r3, [r6, #152]	; 0x98
   116f0:	str	r2, [r6, #44]	; 0x2c
   116f4:	str	r2, [r6, #156]	; 0x9c
   116f8:	strb	r9, [sp, #172]	; 0xac
   116fc:	strb	r9, [sp, #684]	; 0x2ac
   11700:	str	r9, [sp, #32]
   11704:	str	r9, [sp, #36]	; 0x24
   11708:	ble	12310 <sg_chk_n_print3@plt+0x1054>
   1170c:	ldrd	sl, [sp, #32]
   11710:	mov	r4, r3
   11714:	add	ip, sp, #172	; 0xac
   11718:	str	r9, [sp, #60]	; 0x3c
   1171c:	str	ip, [sp, #68]	; 0x44
   11720:	strd	sl, [sp, #40]	; 0x28
   11724:	add	fp, sp, #684	; 0x2ac
   11728:	str	r9, [sp, #56]	; 0x38
   1172c:	str	fp, [sp, #64]	; 0x40
   11730:	ldr	r1, [r5, #4]!
   11734:	cmp	r1, #0
   11738:	beq	117d4 <sg_chk_n_print3@plt+0x518>
   1173c:	add	r0, sp, #1696	; 0x6a0
   11740:	mov	r2, #1024	; 0x400
   11744:	add	r0, r0, #12
   11748:	bl	111d8 <strncpy@plt>
   1174c:	ldrb	r1, [sp, #1708]	; 0x6ac
   11750:	mov	r3, #0
   11754:	strb	r3, [sp, #2731]	; 0xaab
   11758:	cmp	r1, r3
   1175c:	cmpne	r1, #61	; 0x3d
   11760:	beq	11ddc <sg_chk_n_print3@plt+0xb20>
   11764:	add	lr, sp, #1712	; 0x6b0
   11768:	sub	r2, lr, #3
   1176c:	mov	fp, r2
   11770:	ldrb	r3, [r2], #1
   11774:	cmp	r3, #61	; 0x3d
   11778:	cmpne	r3, #0
   1177c:	bne	1176c <sg_chk_n_print3@plt+0x4b0>
   11780:	cmp	r3, #0
   11784:	movne	r3, #0
   11788:	strbne	r3, [fp]
   1178c:	ldrbne	sl, [sp, #1708]	; 0x6ac
   11790:	addne	fp, fp, #1
   11794:	moveq	sl, r1
   11798:	cmp	sl, #98	; 0x62
   1179c:	bne	11bec <sg_chk_n_print3@plt+0x930>
   117a0:	ldrb	r3, [sp, #1709]	; 0x6ad
   117a4:	cmp	r3, #112	; 0x70
   117a8:	beq	11c48 <sg_chk_n_print3@plt+0x98c>
   117ac:	cmp	r3, #115	; 0x73
   117b0:	bne	11c54 <sg_chk_n_print3@plt+0x998>
   117b4:	ldrb	r3, [sp, #1710]	; 0x6ae
   117b8:	cmp	r3, #0
   117bc:	bne	11c54 <sg_chk_n_print3@plt+0x998>
   117c0:	mov	r0, fp
   117c4:	bl	11250 <sg_get_num@plt>
   117c8:	cmn	r0, #1
   117cc:	str	r0, [r6, #296]	; 0x128
   117d0:	beq	11fec <sg_chk_n_print3@plt+0xd30>
   117d4:	add	r4, r4, #1
   117d8:	cmp	r4, r8
   117dc:	bne	11730 <sg_chk_n_print3@plt+0x474>
   117e0:	ldr	r3, [r6, #296]	; 0x128
   117e4:	movw	r1, #37152	; 0x9120
   117e8:	movt	r1, #2
   117ec:	cmp	r3, #0
   117f0:	ble	12014 <sg_chk_n_print3@plt+0xd58>
   117f4:	ldr	r5, [sp, #56]	; 0x38
   117f8:	cmp	r5, #0
   117fc:	beq	11858 <sg_chk_n_print3@plt+0x59c>
   11800:	ldr	r3, [r6, #296]	; 0x128
   11804:	cmp	r3, r5
   11808:	beq	11858 <sg_chk_n_print3@plt+0x59c>
   1180c:	movw	r3, #37140	; 0x9114
   11810:	movt	r3, #2
   11814:	mov	r1, #1
   11818:	movw	r0, #31652	; 0x7ba4
   1181c:	ldr	r3, [r3]
   11820:	mov	r2, #45	; 0x2d
   11824:	movt	r0, #1
   11828:	mov	r4, r1
   1182c:	bl	110dc <fwrite@plt>
   11830:	bl	137a0 <sg_chk_n_print3@plt+0x24e4>
   11834:	mov	r0, r4
   11838:	ldr	r4, [sp, #52]	; 0x34
   1183c:	ldr	r2, [sp, #2732]	; 0xaac
   11840:	ldr	r3, [r4]
   11844:	cmp	r2, r3
   11848:	bne	126bc <sg_chk_n_print3@plt+0x1400>
   1184c:	add	sp, sp, #2736	; 0xab0
   11850:	add	sp, sp, #4
   11854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11858:	ldr	sl, [sp, #60]	; 0x3c
   1185c:	cmp	sl, #0
   11860:	bne	11f28 <sg_chk_n_print3@plt+0xc6c>
   11864:	ldr	fp, [sp, #36]	; 0x24
   11868:	ldr	ip, [sp, #44]	; 0x2c
   1186c:	orrs	fp, fp, ip
   11870:	bmi	12040 <sg_chk_n_print3@plt+0xd84>
   11874:	ldr	r3, [r6, #160]	; 0xa0
   11878:	cmp	r3, #0
   1187c:	ble	1188c <sg_chk_n_print3@plt+0x5d0>
   11880:	ldrd	r4, [sp, #32]
   11884:	orrs	r5, r4, r5
   11888:	bne	11f74 <sg_chk_n_print3@plt+0xcb8>
   1188c:	ldr	r2, [r6, #300]	; 0x12c
   11890:	movw	r3, #37152	; 0x9120
   11894:	movt	r3, #2
   11898:	cmp	r2, #0
   1189c:	ble	11f9c <sg_chk_n_print3@plt+0xce0>
   118a0:	ldr	r2, [r3, #296]	; 0x128
   118a4:	cmp	r2, #2048	; 0x800
   118a8:	blt	118b8 <sg_chk_n_print3@plt+0x5fc>
   118ac:	cmp	r9, #0
   118b0:	moveq	r2, #32
   118b4:	streq	r2, [r3, #300]	; 0x12c
   118b8:	movw	r8, #37120	; 0x9100
   118bc:	movt	r8, #2
   118c0:	ldr	r3, [r8, #8]
   118c4:	sub	r3, r3, #1
   118c8:	cmp	r3, #15
   118cc:	bhi	122e4 <sg_chk_n_print3@plt+0x1028>
   118d0:	ldr	r3, [r6, #336]	; 0x150
   118d4:	cmp	r3, #0
   118d8:	bne	125e8 <sg_chk_n_print3@plt+0x132c>
   118dc:	mov	r0, #2
   118e0:	movw	r1, #15996	; 0x3e7c
   118e4:	movt	r1, #1
   118e8:	movw	r5, #37152	; 0x9120
   118ec:	bl	13518 <sg_chk_n_print3@plt+0x225c>
   118f0:	mov	r0, #3
   118f4:	movw	r1, #15996	; 0x3e7c
   118f8:	movt	r1, #1
   118fc:	bl	13518 <sg_chk_n_print3@plt+0x225c>
   11900:	mov	r0, #13
   11904:	movw	r1, #15996	; 0x3e7c
   11908:	movt	r1, #1
   1190c:	bl	13518 <sg_chk_n_print3@plt+0x225c>
   11910:	movw	r1, #14704	; 0x3970
   11914:	mov	r0, #10
   11918:	movt	r1, #1
   1191c:	bl	13518 <sg_chk_n_print3@plt+0x225c>
   11920:	ldrb	r3, [sp, #172]	; 0xac
   11924:	mov	r2, #0
   11928:	mov	r9, #1
   1192c:	cmp	r3, #45	; 0x2d
   11930:	cmpne	r3, r2
   11934:	movt	r5, #2
   11938:	str	r2, [r6, #24]
   1193c:	str	r9, [r6, #136]	; 0x88
   11940:	bne	124f8 <sg_chk_n_print3@plt+0x123c>
   11944:	ldrb	r3, [sp, #684]	; 0x2ac
   11948:	cmp	r3, #45	; 0x2d
   1194c:	cmpne	r3, #0
   11950:	bne	12444 <sg_chk_n_print3@plt+0x1188>
   11954:	ldr	r0, [r6, #24]
   11958:	movw	r3, #37152	; 0x9120
   1195c:	movt	r3, #2
   11960:	cmp	r0, #0
   11964:	bne	11974 <sg_chk_n_print3@plt+0x6b8>
   11968:	ldr	r4, [r3, #136]	; 0x88
   1196c:	cmp	r4, #1
   11970:	beq	12680 <sg_chk_n_print3@plt+0x13c4>
   11974:	ldrd	r2, [r8]
   11978:	cmp	r2, #0
   1197c:	sbcs	r4, r3, #0
   11980:	blt	12324 <sg_chk_n_print3@plt+0x1068>
   11984:	ldr	r3, [r6, #336]	; 0x150
   11988:	cmp	r3, #1
   1198c:	ble	119d8 <sg_chk_n_print3@plt+0x71c>
   11990:	add	r4, sp, #2736	; 0xab0
   11994:	movw	r3, #62888	; 0xf5a8
   11998:	movw	r0, #62896	; 0xf5b0
   1199c:	movt	r3, #65535	; 0xffff
   119a0:	movt	r0, #65535	; 0xffff
   119a4:	ldrd	sl, [r8]
   119a8:	ldrd	r2, [r3, r4]
   119ac:	movw	r1, #37140	; 0x9114
   119b0:	ldrd	r4, [r4, r0]
   119b4:	movt	r1, #2
   119b8:	ldr	r0, [r1]
   119bc:	mov	r1, #1
   119c0:	strd	r2, [sp, #8]
   119c4:	movw	r2, #32696	; 0x7fb8
   119c8:	strd	r4, [sp, #16]
   119cc:	movt	r2, #1
   119d0:	strd	sl, [sp]
   119d4:	bl	11208 <__fprintf_chk@plt>
   119d8:	ldrd	r2, [r8]
   119dc:	cmp	r2, #0
   119e0:	sbcs	r5, r3, #0
   119e4:	blt	12224 <sg_chk_n_print3@plt+0xf68>
   119e8:	cmp	r7, #0
   119ec:	bne	11a18 <sg_chk_n_print3@plt+0x75c>
   119f0:	ldr	r0, [r6, #40]	; 0x28
   119f4:	movw	r1, #37152	; 0x9120
   119f8:	movt	r1, #2
   119fc:	cmp	r0, #2
   11a00:	beq	13344 <sg_chk_n_print3@plt+0x2088>
   11a04:	ldr	r3, [r6, #152]	; 0x98
   11a08:	movw	r1, #37152	; 0x9120
   11a0c:	movt	r1, #2
   11a10:	cmp	r3, #2
   11a14:	beq	132e4 <sg_chk_n_print3@plt+0x2028>
   11a18:	ldrd	sl, [sp, #40]	; 0x28
   11a1c:	movw	r4, #37152	; 0x9120
   11a20:	ldrd	r2, [r8]
   11a24:	movt	r4, #2
   11a28:	mov	r1, #0
   11a2c:	add	r0, r4, #112	; 0x70
   11a30:	strd	sl, [r6, #32]
   11a34:	strd	sl, [r6, #80]	; 0x50
   11a38:	ldrd	sl, [sp, #32]
   11a3c:	strd	r2, [r6, #88]	; 0x58
   11a40:	strd	r2, [r6, #96]	; 0x60
   11a44:	strd	sl, [r6, #144]	; 0x90
   11a48:	strd	sl, [r6, #192]	; 0xc0
   11a4c:	strd	r2, [r6, #200]	; 0xc8
   11a50:	strd	r2, [r6, #208]	; 0xd0
   11a54:	bl	11088 <pthread_mutex_init@plt>
   11a58:	subs	r1, r0, #0
   11a5c:	bne	132a4 <sg_chk_n_print3@plt+0x1fe8>
   11a60:	add	r0, r4, #224	; 0xe0
   11a64:	bl	11088 <pthread_mutex_init@plt>
   11a68:	subs	r1, r0, #0
   11a6c:	bne	13264 <sg_chk_n_print3@plt+0x1fa8>
   11a70:	add	r0, r4, #312	; 0x138
   11a74:	bl	11088 <pthread_mutex_init@plt>
   11a78:	subs	r1, r0, #0
   11a7c:	bne	13224 <sg_chk_n_print3@plt+0x1f68>
   11a80:	add	r0, r4, #248	; 0xf8
   11a84:	bl	110ac <pthread_cond_init@plt>
   11a88:	subs	r5, r0, #0
   11a8c:	bne	131e4 <sg_chk_n_print3@plt+0x1f28>
   11a90:	add	r0, r4, #356	; 0x164
   11a94:	bl	11214 <sigemptyset@plt>
   11a98:	mov	r1, #2
   11a9c:	add	r0, r4, #356	; 0x164
   11aa0:	bl	1113c <sigaddset@plt>
   11aa4:	add	r1, r4, #356	; 0x164
   11aa8:	mov	r0, r5
   11aac:	mov	r2, r5
   11ab0:	bl	1110c <pthread_sigmask@plt>
   11ab4:	subs	r1, r0, #0
   11ab8:	bne	131a4 <sg_chk_n_print3@plt+0x1ee8>
   11abc:	add	r3, r4, #24
   11ac0:	movw	r2, #15884	; 0x3e0c
   11ac4:	add	r0, r4, #492	; 0x1ec
   11ac8:	movt	r2, #1
   11acc:	bl	11118 <pthread_create@plt>
   11ad0:	subs	r3, r0, #0
   11ad4:	bne	13164 <sg_chk_n_print3@plt+0x1ea8>
   11ad8:	ldr	r2, [r4, #352]	; 0x160
   11adc:	cmp	r2, #0
   11ae0:	beq	11af8 <sg_chk_n_print3@plt+0x83c>
   11ae4:	add	r0, r4, #344	; 0x158
   11ae8:	mov	r1, r3
   11aec:	str	r3, [r4, #344]	; 0x158
   11af0:	str	r3, [r4, #348]	; 0x15c
   11af4:	bl	11100 <gettimeofday@plt>
   11af8:	ldrd	r2, [r6, #208]	; 0xd0
   11afc:	movw	r4, #37152	; 0x9120
   11b00:	movt	r4, #2
   11b04:	cmp	r2, #1
   11b08:	sbcs	fp, r3, #0
   11b0c:	blt	120a8 <sg_chk_n_print3@plt+0xdec>
   11b10:	ldr	r3, [r8, #8]
   11b14:	cmp	r3, #0
   11b18:	ble	120a8 <sg_chk_n_print3@plt+0xdec>
   11b1c:	add	r0, r4, #224	; 0xe0
   11b20:	bl	1107c <pthread_mutex_lock@plt>
   11b24:	subs	r1, r0, #0
   11b28:	bne	13124 <sg_chk_n_print3@plt+0x1e68>
   11b2c:	add	r5, sp, #108	; 0x6c
   11b30:	movw	r2, #17704	; 0x4528
   11b34:	add	r3, r4, #24
   11b38:	movt	r2, #1
   11b3c:	mov	r0, r5
   11b40:	bl	11118 <pthread_create@plt>
   11b44:	cmp	r0, #0
   11b48:	bne	13100 <sg_chk_n_print3@plt+0x1e44>
   11b4c:	ldr	r3, [r4, #336]	; 0x150
   11b50:	cmp	r3, #0
   11b54:	bne	130dc <sg_chk_n_print3@plt+0x1e20>
   11b58:	ldr	r0, [pc, #4044]	; 12b2c <sg_chk_n_print3@plt+0x1870>
   11b5c:	sub	r1, r0, #24
   11b60:	bl	11244 <pthread_cond_wait@plt>
   11b64:	cmp	r0, #0
   11b68:	bne	13078 <sg_chk_n_print3@plt+0x1dbc>
   11b6c:	ldr	r0, [pc, #4028]	; 12b30 <sg_chk_n_print3@plt+0x1874>
   11b70:	bl	11010 <pthread_mutex_unlock@plt>
   11b74:	cmp	r0, #0
   11b78:	bne	13038 <sg_chk_n_print3@plt+0x1d7c>
   11b7c:	movw	r7, #37152	; 0x9120
   11b80:	movw	r9, #37140	; 0x9114
   11b84:	movt	r7, #2
   11b88:	movt	r9, #2
   11b8c:	mov	r4, #1
   11b90:	b	11b98 <sg_chk_n_print3@plt+0x8dc>
   11b94:	add	r4, r4, #1
   11b98:	ldr	r3, [r8, #8]
   11b9c:	cmp	r4, r3
   11ba0:	bge	1224c <sg_chk_n_print3@plt+0xf90>
   11ba4:	movw	r2, #17704	; 0x4528
   11ba8:	add	r0, r5, r4, lsl #2
   11bac:	movt	r2, #1
   11bb0:	mov	r1, #0
   11bb4:	ldr	r3, [pc, #3968]	; 12b3c <sg_chk_n_print3@plt+0x1880>
   11bb8:	bl	11118 <pthread_create@plt>
   11bbc:	cmp	r0, #0
   11bc0:	bne	12ff8 <sg_chk_n_print3@plt+0x1d3c>
   11bc4:	ldr	r3, [r7, #336]	; 0x150
   11bc8:	cmp	r3, #0
   11bcc:	beq	11b94 <sg_chk_n_print3@plt+0x8d8>
   11bd0:	movw	r2, #33076	; 0x8134
   11bd4:	ldr	r0, [r9]
   11bd8:	movt	r2, #1
   11bdc:	mov	r1, #1
   11be0:	mov	r3, r4
   11be4:	bl	11208 <__fprintf_chk@plt>
   11be8:	b	11b94 <sg_chk_n_print3@plt+0x8d8>
   11bec:	add	r0, sp, #1696	; 0x6a0
   11bf0:	movw	r1, #31120	; 0x7990
   11bf4:	add	r0, r0, #12
   11bf8:	movt	r1, #1
   11bfc:	bl	11058 <strcmp@plt>
   11c00:	cmp	r0, #0
   11c04:	beq	11ce8 <sg_chk_n_print3@plt+0xa2c>
   11c08:	cmp	sl, #99	; 0x63
   11c0c:	bne	11c70 <sg_chk_n_print3@plt+0x9b4>
   11c10:	ldrb	r3, [sp, #1709]	; 0x6ad
   11c14:	cmp	r3, #111	; 0x6f
   11c18:	bne	11c70 <sg_chk_n_print3@plt+0x9b4>
   11c1c:	ldrb	r3, [sp, #1710]	; 0x6ae
   11c20:	cmp	r3, #101	; 0x65
   11c24:	bne	11c70 <sg_chk_n_print3@plt+0x9b4>
   11c28:	ldrb	r3, [sp, #1711]	; 0x6af
   11c2c:	cmp	r3, #0
   11c30:	bne	11c70 <sg_chk_n_print3@plt+0x9b4>
   11c34:	mov	r0, fp
   11c38:	bl	11250 <sg_get_num@plt>
   11c3c:	str	r0, [r6, #52]	; 0x34
   11c40:	str	r0, [r6, #164]	; 0xa4
   11c44:	b	117d4 <sg_chk_n_print3@plt+0x518>
   11c48:	ldrb	r3, [sp, #1710]	; 0x6ae
   11c4c:	cmp	r3, #116	; 0x74
   11c50:	beq	11db4 <sg_chk_n_print3@plt+0xaf8>
   11c54:	add	r0, sp, #1696	; 0x6a0
   11c58:	movw	r1, #31120	; 0x7990
   11c5c:	add	r0, r0, #12
   11c60:	movt	r1, #1
   11c64:	bl	11058 <strcmp@plt>
   11c68:	cmp	r0, #0
   11c6c:	beq	11ce8 <sg_chk_n_print3@plt+0xa2c>
   11c70:	add	r0, sp, #1696	; 0x6a0
   11c74:	movw	r1, #31128	; 0x7998
   11c78:	add	r0, r0, #12
   11c7c:	movt	r1, #1
   11c80:	bl	11058 <strcmp@plt>
   11c84:	cmp	r0, #0
   11c88:	bne	11d00 <sg_chk_n_print3@plt+0xa44>
   11c8c:	ldrb	r3, [fp]
   11c90:	cmp	r3, #45	; 0x2d
   11c94:	beq	11dfc <sg_chk_n_print3@plt+0xb40>
   11c98:	mov	r0, fp
   11c9c:	bl	111fc <sg_get_llnum@plt>
   11ca0:	mvn	r2, #0
   11ca4:	mvn	r3, #0
   11ca8:	movw	ip, #37120	; 0x9100
   11cac:	movt	ip, #2
   11cb0:	cmp	r1, r3
   11cb4:	cmpeq	r0, r2
   11cb8:	strd	r0, [ip]
   11cbc:	bne	117d4 <sg_chk_n_print3@plt+0x518>
   11cc0:	movw	r3, #37140	; 0x9114
   11cc4:	movt	r3, #2
   11cc8:	mov	r1, #1
   11ccc:	movw	r0, #31136	; 0x79a0
   11cd0:	ldr	r3, [r3]
   11cd4:	mov	r2, #33	; 0x21
   11cd8:	movt	r0, #1
   11cdc:	mov	r4, r1
   11ce0:	bl	110dc <fwrite@plt>
   11ce4:	b	11834 <sg_chk_n_print3@plt+0x578>
   11ce8:	mov	r0, fp
   11cec:	mov	r7, #1
   11cf0:	bl	11250 <sg_get_num@plt>
   11cf4:	str	r0, [r6, #44]	; 0x2c
   11cf8:	str	r0, [r6, #156]	; 0x9c
   11cfc:	b	117d4 <sg_chk_n_print3@plt+0x518>
   11d00:	add	r0, sp, #1696	; 0x6a0
   11d04:	movw	r1, #31172	; 0x79c4
   11d08:	add	r0, r0, #12
   11d0c:	movt	r1, #1
   11d10:	mov	r2, #3
   11d14:	bl	1128c <strncmp@plt>
   11d18:	cmp	r0, #0
   11d1c:	beq	11dec <sg_chk_n_print3@plt+0xb30>
   11d20:	add	r0, sp, #1696	; 0x6a0
   11d24:	movw	r1, #31176	; 0x79c8
   11d28:	add	r0, r0, #12
   11d2c:	movt	r1, #1
   11d30:	mov	r2, #4
   11d34:	bl	1128c <strncmp@plt>
   11d38:	cmp	r0, #0
   11d3c:	beq	11dec <sg_chk_n_print3@plt+0xb30>
   11d40:	cmp	sl, #100	; 0x64
   11d44:	beq	11e18 <sg_chk_n_print3@plt+0xb5c>
   11d48:	cmp	sl, #102	; 0x66
   11d4c:	bne	126c0 <sg_chk_n_print3@plt+0x1404>
   11d50:	ldrb	r3, [sp, #1709]	; 0x6ad
   11d54:	cmp	r3, #117	; 0x75
   11d58:	beq	11f38 <sg_chk_n_print3@plt+0xc7c>
   11d5c:	add	r0, sp, #1696	; 0x6a0
   11d60:	movw	r1, #31244	; 0x7a0c
   11d64:	add	r0, r0, #12
   11d68:	movt	r1, #1
   11d6c:	bl	11058 <strcmp@plt>
   11d70:	cmp	r0, #0
   11d74:	bne	11e74 <sg_chk_n_print3@plt+0xbb8>
   11d78:	mov	r0, fp
   11d7c:	ldr	r1, [pc, #3504]	; 12b34 <sg_chk_n_print3@plt+0x1878>
   11d80:	bl	13f30 <sg_chk_n_print3@plt+0x2c74>
   11d84:	cmp	r0, #0
   11d88:	beq	117d4 <sg_chk_n_print3@plt+0x518>
   11d8c:	movw	r3, #37140	; 0x9114
   11d90:	movt	r3, #2
   11d94:	mov	r1, #1
   11d98:	movw	r0, #31252	; 0x7a14
   11d9c:	ldr	r3, [r3]
   11da0:	mov	r2, #33	; 0x21
   11da4:	movt	r0, #1
   11da8:	mov	r4, r1
   11dac:	bl	110dc <fwrite@plt>
   11db0:	b	11834 <sg_chk_n_print3@plt+0x578>
   11db4:	ldrb	r3, [sp, #1711]	; 0x6af
   11db8:	cmp	r3, #0
   11dbc:	bne	11c54 <sg_chk_n_print3@plt+0x998>
   11dc0:	mov	r0, fp
   11dc4:	bl	11250 <sg_get_num@plt>
   11dc8:	cmn	r0, #1
   11dcc:	str	r0, [r6, #300]	; 0x12c
   11dd0:	beq	11fc4 <sg_chk_n_print3@plt+0xd08>
   11dd4:	mov	r9, #1
   11dd8:	b	117d4 <sg_chk_n_print3@plt+0x518>
   11ddc:	add	fp, sp, #1696	; 0x6a0
   11de0:	mov	r3, r1
   11de4:	add	fp, fp, #12
   11de8:	b	11780 <sg_chk_n_print3@plt+0x4c4>
   11dec:	mov	r0, fp
   11df0:	bl	11250 <sg_get_num@plt>
   11df4:	str	r0, [r6, #336]	; 0x150
   11df8:	b	117d4 <sg_chk_n_print3@plt+0x518>
   11dfc:	ldrb	r3, [fp, #1]
   11e00:	cmp	r3, #49	; 0x31
   11e04:	bne	11c98 <sg_chk_n_print3@plt+0x9dc>
   11e08:	ldrb	r3, [fp, #2]
   11e0c:	cmp	r3, #0
   11e10:	beq	117d4 <sg_chk_n_print3@plt+0x518>
   11e14:	b	11c98 <sg_chk_n_print3@plt+0x9dc>
   11e18:	ldrb	r3, [sp, #1709]	; 0x6ad
   11e1c:	cmp	r3, #105	; 0x69
   11e20:	bne	11e50 <sg_chk_n_print3@plt+0xb94>
   11e24:	ldrb	r3, [sp, #1710]	; 0x6ae
   11e28:	cmp	r3, #111	; 0x6f
   11e2c:	bne	11e50 <sg_chk_n_print3@plt+0xb94>
   11e30:	ldrb	r3, [sp, #1711]	; 0x6af
   11e34:	cmp	r3, #0
   11e38:	bne	11e50 <sg_chk_n_print3@plt+0xb94>
   11e3c:	mov	r0, fp
   11e40:	bl	11250 <sg_get_num@plt>
   11e44:	str	r0, [r6, #56]	; 0x38
   11e48:	str	r0, [r6, #168]	; 0xa8
   11e4c:	b	117d4 <sg_chk_n_print3@plt+0x518>
   11e50:	add	r0, sp, #1696	; 0x6a0
   11e54:	movw	r1, #31244	; 0x7a0c
   11e58:	add	r0, r0, #12
   11e5c:	movt	r1, #1
   11e60:	bl	11058 <strcmp@plt>
   11e64:	cmp	r0, #0
   11e68:	beq	11d78 <sg_chk_n_print3@plt+0xabc>
   11e6c:	cmp	sl, #111	; 0x6f
   11e70:	beq	12068 <sg_chk_n_print3@plt+0xdac>
   11e74:	add	r0, sp, #1696	; 0x6a0
   11e78:	movw	r1, #31348	; 0x7a74
   11e7c:	add	r0, r0, #12
   11e80:	movt	r1, #1
   11e84:	bl	11058 <strcmp@plt>
   11e88:	cmp	r0, #0
   11e8c:	beq	122a8 <sg_chk_n_print3@plt+0xfec>
   11e90:	add	r0, sp, #1696	; 0x6a0
   11e94:	movw	r1, #31392	; 0x7aa0
   11e98:	add	r0, r0, #12
   11e9c:	movt	r1, #1
   11ea0:	bl	11058 <strcmp@plt>
   11ea4:	cmp	r0, #0
   11ea8:	beq	12fb0 <sg_chk_n_print3@plt+0x1cf4>
   11eac:	add	r0, sp, #1696	; 0x6a0
   11eb0:	movw	r1, #31436	; 0x7acc
   11eb4:	add	r0, r0, #12
   11eb8:	movt	r1, #1
   11ebc:	bl	11058 <strcmp@plt>
   11ec0:	cmp	r0, #0
   11ec4:	beq	12f68 <sg_chk_n_print3@plt+0x1cac>
   11ec8:	add	r0, sp, #1696	; 0x6a0
   11ecc:	movw	r1, #31480	; 0x7af8
   11ed0:	add	r0, r0, #12
   11ed4:	movt	r1, #1
   11ed8:	bl	11058 <strcmp@plt>
   11edc:	cmp	r0, #0
   11ee0:	beq	12f58 <sg_chk_n_print3@plt+0x1c9c>
   11ee4:	cmp	sl, #116	; 0x74
   11ee8:	bne	12e18 <sg_chk_n_print3@plt+0x1b5c>
   11eec:	ldrb	r3, [sp, #1709]	; 0x6ad
   11ef0:	cmp	r3, #104	; 0x68
   11ef4:	bne	12e18 <sg_chk_n_print3@plt+0x1b5c>
   11ef8:	ldrb	r3, [sp, #1710]	; 0x6ae
   11efc:	cmp	r3, #114	; 0x72
   11f00:	bne	12e18 <sg_chk_n_print3@plt+0x1b5c>
   11f04:	ldrb	r3, [sp, #1711]	; 0x6af
   11f08:	cmp	r3, #0
   11f0c:	bne	12e18 <sg_chk_n_print3@plt+0x1b5c>
   11f10:	mov	r0, fp
   11f14:	bl	11250 <sg_get_num@plt>
   11f18:	movw	r3, #37120	; 0x9100
   11f1c:	movt	r3, #2
   11f20:	str	r0, [r3, #8]
   11f24:	b	117d4 <sg_chk_n_print3@plt+0x518>
   11f28:	ldr	r3, [r6, #296]	; 0x128
   11f2c:	cmp	r3, sl
   11f30:	bne	1180c <sg_chk_n_print3@plt+0x550>
   11f34:	b	11864 <sg_chk_n_print3@plt+0x5a8>
   11f38:	ldrb	r3, [sp, #1710]	; 0x6ae
   11f3c:	cmp	r3, #97	; 0x61
   11f40:	bne	11d5c <sg_chk_n_print3@plt+0xaa0>
   11f44:	ldrb	r3, [sp, #1711]	; 0x6af
   11f48:	cmp	r3, #0
   11f4c:	bne	11d5c <sg_chk_n_print3@plt+0xaa0>
   11f50:	mov	r0, fp
   11f54:	bl	11250 <sg_get_num@plt>
   11f58:	tst	r0, #1
   11f5c:	movne	r3, #1
   11f60:	strne	r3, [r6, #188]	; 0xbc
   11f64:	tst	r0, #2
   11f68:	movne	r3, #1
   11f6c:	strne	r3, [r6, #76]	; 0x4c
   11f70:	b	117d4 <sg_chk_n_print3@plt+0x518>
   11f74:	movw	r3, #37140	; 0x9114
   11f78:	movt	r3, #2
   11f7c:	mov	r1, #1
   11f80:	movw	r0, #31736	; 0x7bf8
   11f84:	ldr	r3, [r3]
   11f88:	mov	r2, #40	; 0x28
   11f8c:	movt	r0, #1
   11f90:	mov	r4, r1
   11f94:	bl	110dc <fwrite@plt>
   11f98:	b	11834 <sg_chk_n_print3@plt+0x578>
   11f9c:	movw	r3, #37140	; 0x9114
   11fa0:	movt	r3, #2
   11fa4:	mov	r1, #1
   11fa8:	movw	r0, #31780	; 0x7c24
   11fac:	ldr	r3, [r3]
   11fb0:	mov	r2, #27
   11fb4:	movt	r0, #1
   11fb8:	mov	r4, r1
   11fbc:	bl	110dc <fwrite@plt>
   11fc0:	b	11834 <sg_chk_n_print3@plt+0x578>
   11fc4:	movw	r3, #37140	; 0x9114
   11fc8:	movt	r3, #2
   11fcc:	mov	r1, #1
   11fd0:	movw	r0, #31056	; 0x7950
   11fd4:	ldr	r3, [r3]
   11fd8:	mov	r2, #31
   11fdc:	movt	r0, #1
   11fe0:	mov	r4, r1
   11fe4:	bl	110dc <fwrite@plt>
   11fe8:	b	11834 <sg_chk_n_print3@plt+0x578>
   11fec:	movw	r3, #37140	; 0x9114
   11ff0:	movt	r3, #2
   11ff4:	mov	r1, #1
   11ff8:	movw	r0, #31088	; 0x7970
   11ffc:	ldr	r3, [r3]
   12000:	mov	r2, #30
   12004:	movt	r0, #1
   12008:	mov	r4, r1
   1200c:	bl	110dc <fwrite@plt>
   12010:	b	11834 <sg_chk_n_print3@plt+0x578>
   12014:	movw	r3, #37140	; 0x9114
   12018:	movt	r3, #2
   1201c:	mov	ip, #512	; 0x200
   12020:	movw	r2, #31604	; 0x7b74
   12024:	str	ip, [r1, #296]	; 0x128
   12028:	movt	r2, #1
   1202c:	ldr	r0, [r3]
   12030:	mov	r1, #1
   12034:	mov	r3, ip
   12038:	bl	11208 <__fprintf_chk@plt>
   1203c:	b	117f4 <sg_chk_n_print3@plt+0x538>
   12040:	movw	r3, #37140	; 0x9114
   12044:	movt	r3, #2
   12048:	mov	r1, #1
   1204c:	movw	r0, #31700	; 0x7bd4
   12050:	ldr	r3, [r3]
   12054:	mov	r2, #33	; 0x21
   12058:	movt	r0, #1
   1205c:	mov	r4, r1
   12060:	bl	110dc <fwrite@plt>
   12064:	b	11834 <sg_chk_n_print3@plt+0x578>
   12068:	ldrb	r3, [sp, #1709]	; 0x6ad
   1206c:	cmp	r3, #98	; 0x62
   12070:	beq	1262c <sg_chk_n_print3@plt+0x1370>
   12074:	cmp	r3, #102	; 0x66
   12078:	bne	11e74 <sg_chk_n_print3@plt+0xbb8>
   1207c:	ldrb	r3, [sp, #1710]	; 0x6ae
   12080:	cmp	r3, #0
   12084:	bne	11e74 <sg_chk_n_print3@plt+0xbb8>
   12088:	ldrb	r3, [sp, #684]	; 0x2ac
   1208c:	cmp	r3, #0
   12090:	bne	12784 <sg_chk_n_print3@plt+0x14c8>
   12094:	mov	r1, fp
   12098:	ldr	r0, [sp, #64]	; 0x40
   1209c:	mov	r2, #512	; 0x200
   120a0:	bl	111d8 <strncpy@plt>
   120a4:	b	117d4 <sg_chk_n_print3@plt+0x518>
   120a8:	ldr	r2, [r6, #352]	; 0x160
   120ac:	movw	r3, #37152	; 0x9120
   120b0:	movt	r3, #2
   120b4:	cmp	r2, #0
   120b8:	beq	120dc <sg_chk_n_print3@plt+0xe20>
   120bc:	ldr	r2, [r3, #344]	; 0x158
   120c0:	cmp	r2, #0
   120c4:	bne	120d4 <sg_chk_n_print3@plt+0xe18>
   120c8:	ldr	r3, [r3, #348]	; 0x15c
   120cc:	cmp	r3, #0
   120d0:	beq	120dc <sg_chk_n_print3@plt+0xe20>
   120d4:	mov	r0, #0
   120d8:	bl	137f8 <sg_chk_n_print3@plt+0x253c>
   120dc:	ldr	r3, [r6, #488]	; 0x1e8
   120e0:	movw	r7, #37152	; 0x9120
   120e4:	movt	r7, #2
   120e8:	cmp	r3, #0
   120ec:	beq	120fc <sg_chk_n_print3@plt+0xe40>
   120f0:	ldr	r3, [r7, #152]	; 0x98
   120f4:	cmp	r3, #2
   120f8:	beq	12d68 <sg_chk_n_print3@plt+0x1aac>
   120fc:	ldr	r0, [r6, #492]	; 0x1ec
   12100:	movw	r4, #37152	; 0x9120
   12104:	bl	111e4 <pthread_cancel@plt>
   12108:	movt	r4, #2
   1210c:	cmp	r0, #0
   12110:	bne	12d28 <sg_chk_n_print3@plt+0x1a6c>
   12114:	ldr	r0, [r4, #24]
   12118:	cmp	r0, #0
   1211c:	beq	12124 <sg_chk_n_print3@plt+0xe68>
   12120:	bl	112a4 <close@plt>
   12124:	ldr	r0, [r6, #136]	; 0x88
   12128:	movw	r3, #37152	; 0x9120
   1212c:	movt	r3, #2
   12130:	cmp	r0, #1
   12134:	beq	12148 <sg_chk_n_print3@plt+0xe8c>
   12138:	ldr	r3, [r3, #152]	; 0x98
   1213c:	cmp	r3, #8
   12140:	beq	12148 <sg_chk_n_print3@plt+0xe8c>
   12144:	bl	112a4 <close@plt>
   12148:	ldrd	r2, [r6, #200]	; 0xc8
   1214c:	ldr	r4, [r6, #484]	; 0x1e4
   12150:	orrs	ip, r2, r3
   12154:	beq	12180 <sg_chk_n_print3@plt+0xec4>
   12158:	movw	r1, #37140	; 0x9114
   1215c:	movt	r1, #2
   12160:	cmp	r4, #0
   12164:	strd	r2, [sp]
   12168:	movw	r2, #33272	; 0x81f8
   1216c:	ldr	r0, [r1]
   12170:	movt	r2, #1
   12174:	mov	r1, #1
   12178:	moveq	r4, #99	; 0x63
   1217c:	bl	11208 <__fprintf_chk@plt>
   12180:	movw	r0, #31432	; 0x7ac8
   12184:	movt	r0, #1
   12188:	bl	136d4 <sg_chk_n_print3@plt+0x2418>
   1218c:	ldr	r3, [r6, #304]	; 0x130
   12190:	cmp	r3, #0
   12194:	bne	121cc <sg_chk_n_print3@plt+0xf10>
   12198:	ldr	r3, [r6, #308]	; 0x134
   1219c:	cmp	r3, #0
   121a0:	beq	121c0 <sg_chk_n_print3@plt+0xf04>
   121a4:	movw	r1, #37140	; 0x9114
   121a8:	movt	r1, #2
   121ac:	movw	r2, #33456	; 0x82b0
   121b0:	movt	r2, #1
   121b4:	ldr	r0, [r1]
   121b8:	mov	r1, #1
   121bc:	bl	11208 <__fprintf_chk@plt>
   121c0:	cmp	r4, #0
   121c4:	movlt	r4, #99	; 0x63
   121c8:	b	11834 <sg_chk_n_print3@plt+0x578>
   121cc:	movw	r5, #37140	; 0x9114
   121d0:	movt	r5, #2
   121d4:	mov	r1, #1
   121d8:	movw	r2, #33324	; 0x822c
   121dc:	ldr	r0, [r5]
   121e0:	movt	r2, #1
   121e4:	bl	11208 <__fprintf_chk@plt>
   121e8:	movw	r0, #33372	; 0x825c
   121ec:	mov	r1, #0
   121f0:	movt	r0, #1
   121f4:	bl	11124 <open64@plt>
   121f8:	subs	r7, r0, #0
   121fc:	blt	12198 <sg_chk_n_print3@plt+0xedc>
   12200:	add	r1, sp, #75	; 0x4b
   12204:	mov	r2, #1
   12208:	bl	11064 <read@plt>
   1220c:	cmp	r0, #1
   12210:	mov	r1, r0
   12214:	beq	12d00 <sg_chk_n_print3@plt+0x1a44>
   12218:	mov	r0, r7
   1221c:	bl	112a4 <close@plt>
   12220:	b	12198 <sg_chk_n_print3@plt+0xedc>
   12224:	movw	r3, #37140	; 0x9114
   12228:	movt	r3, #2
   1222c:	movw	r0, #32760	; 0x7ff8
   12230:	mov	r1, #1
   12234:	ldr	r3, [r3]
   12238:	mov	r2, #42	; 0x2a
   1223c:	movt	r0, #1
   12240:	mov	r4, #99	; 0x63
   12244:	bl	110dc <fwrite@plt>
   12248:	b	11834 <sg_chk_n_print3@plt+0x578>
   1224c:	movw	r7, #37140	; 0x9114
   12250:	mov	r4, #0
   12254:	movt	r7, #2
   12258:	b	12260 <sg_chk_n_print3@plt+0xfa4>
   1225c:	add	r4, r4, #1
   12260:	ldr	r3, [r8, #8]
   12264:	cmp	r4, r3
   12268:	bge	120a8 <sg_chk_n_print3@plt+0xdec>
   1226c:	ldr	r0, [r5, r4, lsl #2]
   12270:	add	r1, sp, #84	; 0x54
   12274:	bl	11220 <pthread_join@plt>
   12278:	cmp	r0, #0
   1227c:	bne	12cac <sg_chk_n_print3@plt+0x19f0>
   12280:	ldr	r3, [r6, #336]	; 0x150
   12284:	cmp	r3, #0
   12288:	beq	1225c <sg_chk_n_print3@plt+0xfa0>
   1228c:	movw	r2, #33124	; 0x8164
   12290:	ldr	r0, [r7]
   12294:	movt	r2, #1
   12298:	mov	r1, #1
   1229c:	mov	r3, r4
   122a0:	bl	11208 <__fprintf_chk@plt>
   122a4:	b	1225c <sg_chk_n_print3@plt+0xfa0>
   122a8:	mov	r0, fp
   122ac:	ldr	r1, [pc, #2180]	; 12b38 <sg_chk_n_print3@plt+0x187c>
   122b0:	bl	13f30 <sg_chk_n_print3@plt+0x2c74>
   122b4:	cmp	r0, #0
   122b8:	beq	117d4 <sg_chk_n_print3@plt+0x518>
   122bc:	movw	r3, #37140	; 0x9114
   122c0:	movt	r3, #2
   122c4:	mov	r1, #1
   122c8:	movw	r0, #31356	; 0x7a7c
   122cc:	ldr	r3, [r3]
   122d0:	mov	r2, #33	; 0x21
   122d4:	movt	r0, #1
   122d8:	mov	r4, r1
   122dc:	bl	110dc <fwrite@plt>
   122e0:	b	11834 <sg_chk_n_print3@plt+0x578>
   122e4:	movw	r3, #37140	; 0x9114
   122e8:	movt	r3, #2
   122ec:	mov	r1, #1
   122f0:	mov	r2, #38	; 0x26
   122f4:	ldr	r3, [r3]
   122f8:	movw	r0, #31808	; 0x7c40
   122fc:	movt	r0, #1
   12300:	mov	r4, r1
   12304:	bl	110dc <fwrite@plt>
   12308:	bl	137a0 <sg_chk_n_print3@plt+0x24e4>
   1230c:	b	11834 <sg_chk_n_print3@plt+0x578>
   12310:	ldrd	r4, [sp, #32]
   12314:	str	r7, [sp, #60]	; 0x3c
   12318:	str	r7, [sp, #56]	; 0x38
   1231c:	strd	r4, [sp, #40]	; 0x28
   12320:	b	117e0 <sg_chk_n_print3@plt+0x524>
   12324:	ldr	r3, [r6, #40]	; 0x28
   12328:	movw	r9, #62888	; 0xf5a8
   1232c:	add	r5, sp, #2736	; 0xab0
   12330:	movt	r9, #65535	; 0xffff
   12334:	cmp	r3, #2
   12338:	mvn	sl, #0
   1233c:	mvn	fp, #0
   12340:	movw	r4, #37152	; 0x9120
   12344:	strd	sl, [r5, r9]
   12348:	movt	r4, #2
   1234c:	beq	12bec <sg_chk_n_print3@plt+0x1930>
   12350:	cmp	r3, #32
   12354:	beq	12b40 <sg_chk_n_print3@plt+0x1884>
   12358:	movw	r1, #62888	; 0xf5a8
   1235c:	add	r0, sp, #2736	; 0xab0
   12360:	movt	r1, #65535	; 0xffff
   12364:	ldrd	r4, [sp, #40]	; 0x28
   12368:	ldrd	r2, [r0, r1]
   1236c:	cmp	r4, r2
   12370:	sbcs	r5, r5, r3
   12374:	bge	12388 <sg_chk_n_print3@plt+0x10cc>
   12378:	ldrd	sl, [sp, #40]	; 0x28
   1237c:	subs	r2, r2, sl
   12380:	sbc	r3, r3, fp
   12384:	strd	r2, [r0, r1]
   12388:	ldr	r3, [r6, #152]	; 0x98
   1238c:	movw	r4, #62896	; 0xf5b0
   12390:	add	ip, sp, #2736	; 0xab0
   12394:	movt	r4, #65535	; 0xffff
   12398:	cmp	r3, #2
   1239c:	mvn	sl, #0
   123a0:	mvn	fp, #0
   123a4:	movw	r9, #37152	; 0x9120
   123a8:	strd	sl, [ip, r4]
   123ac:	movt	r9, #2
   123b0:	beq	12940 <sg_chk_n_print3@plt+0x1684>
   123b4:	cmp	r3, #32
   123b8:	beq	128ac <sg_chk_n_print3@plt+0x15f0>
   123bc:	movw	r1, #62896	; 0xf5b0
   123c0:	add	r5, sp, #2736	; 0xab0
   123c4:	movt	r1, #65535	; 0xffff
   123c8:	ldrd	sl, [sp, #32]
   123cc:	ldrd	r2, [r5, r1]
   123d0:	cmp	sl, r2
   123d4:	sbcs	fp, fp, r3
   123d8:	bge	123f0 <sg_chk_n_print3@plt+0x1134>
   123dc:	ldrd	r4, [sp, #32]
   123e0:	subs	r2, r2, r4
   123e4:	sbc	r3, r3, r5
   123e8:	add	r5, sp, #2736	; 0xab0
   123ec:	strd	r2, [r5, r1]
   123f0:	movw	r3, #62888	; 0xf5a8
   123f4:	add	sl, sp, #2736	; 0xab0
   123f8:	movt	r3, #65535	; 0xffff
   123fc:	ldrd	r2, [r3, sl]
   12400:	cmp	r2, #1
   12404:	sbcs	fp, r3, #0
   12408:	blt	127ac <sg_chk_n_print3@plt+0x14f0>
   1240c:	movw	r1, #62896	; 0xf5b0
   12410:	movt	r1, #65535	; 0xffff
   12414:	ldrd	r0, [r1, sl]
   12418:	cmp	r0, #1
   1241c:	sbcs	ip, r1, #0
   12420:	blt	127bc <sg_chk_n_print3@plt+0x1500>
   12424:	cmp	r2, r0
   12428:	sbcs	lr, r3, r1
   1242c:	movw	ip, #37120	; 0x9100
   12430:	movt	ip, #2
   12434:	movlt	r0, r2
   12438:	movlt	r1, r3
   1243c:	strd	r0, [ip]
   12440:	b	11984 <sg_chk_n_print3@plt+0x6c8>
   12444:	add	r4, sp, #684	; 0x2ac
   12448:	movw	r5, #37152	; 0x9120
   1244c:	movt	r5, #2
   12450:	mov	r0, r4
   12454:	bl	13590 <sg_chk_n_print3@plt+0x22d4>
   12458:	cmp	r0, #16
   1245c:	str	r0, [r6, #152]	; 0x98
   12460:	beq	12b04 <sg_chk_n_print3@plt+0x1848>
   12464:	cmp	r0, #2
   12468:	beq	12a9c <sg_chk_n_print3@plt+0x17e0>
   1246c:	cmp	r0, #8
   12470:	mvneq	r3, #0
   12474:	streq	r3, [r5, #136]	; 0x88
   12478:	beq	11954 <sg_chk_n_print3@plt+0x698>
   1247c:	cmp	r0, #4
   12480:	beq	129e8 <sg_chk_n_print3@plt+0x172c>
   12484:	ldr	r1, [r5, #172]	; 0xac
   12488:	mov	r3, #65	; 0x41
   1248c:	movt	r3, #1
   12490:	ldr	r2, [r6, #184]	; 0xb8
   12494:	cmp	r1, #0
   12498:	mov	r0, r4
   1249c:	movne	r1, r3
   124a0:	ldr	r3, [r6, #180]	; 0xb4
   124a4:	moveq	r1, #65	; 0x41
   124a8:	cmp	r2, #0
   124ac:	orrne	r1, r1, #128	; 0x80
   124b0:	cmp	r3, #0
   124b4:	ldr	r3, [r6, #160]	; 0xa0
   124b8:	orrne	r1, r1, #1048576	; 0x100000
   124bc:	orrne	r1, r1, #4096	; 0x1000
   124c0:	movw	r2, #438	; 0x1b6
   124c4:	cmp	r3, #0
   124c8:	orrne	r1, r1, #1024	; 0x400
   124cc:	bl	11124 <open64@plt>
   124d0:	cmp	r0, #0
   124d4:	str	r0, [r6, #136]	; 0x88
   124d8:	bge	12a00 <sg_chk_n_print3@plt+0x1744>
   124dc:	add	r0, sp, #1184	; 0x4a0
   124e0:	movw	r2, #32156	; 0x7d9c
   124e4:	mov	r1, #512	; 0x200
   124e8:	str	r4, [sp, #4]
   124ec:	add	r0, r0, #12
   124f0:	movt	r2, #1
   124f4:	b	125c4 <sg_chk_n_print3@plt+0x1308>
   124f8:	add	r4, sp, #172	; 0xac
   124fc:	mov	r0, r4
   12500:	bl	13590 <sg_chk_n_print3@plt+0x22d4>
   12504:	cmp	r0, #64	; 0x40
   12508:	str	r0, [r5, #40]	; 0x28
   1250c:	beq	12884 <sg_chk_n_print3@plt+0x15c8>
   12510:	cmp	r0, #16
   12514:	beq	12840 <sg_chk_n_print3@plt+0x1584>
   12518:	cmp	r0, #2
   1251c:	ldr	r1, [r5, #60]	; 0x3c
   12520:	ldr	r3, [r6, #72]	; 0x48
   12524:	beq	127e0 <sg_chk_n_print3@plt+0x1524>
   12528:	cmp	r1, #0
   1252c:	mov	r0, r4
   12530:	movne	r1, #65536	; 0x10000
   12534:	moveq	r1, #0
   12538:	cmp	r3, #0
   1253c:	ldr	r3, [r6, #68]	; 0x44
   12540:	orrne	r1, r1, #128	; 0x80
   12544:	cmp	r3, #0
   12548:	orrne	r1, r1, #1048576	; 0x100000
   1254c:	orrne	r1, r1, #4096	; 0x1000
   12550:	bl	111b4 <__open64_2@plt>
   12554:	movw	r3, #37152	; 0x9120
   12558:	movt	r3, #2
   1255c:	cmp	r0, #0
   12560:	str	r0, [r6, #24]
   12564:	blt	127c4 <sg_chk_n_print3@plt+0x1508>
   12568:	ldrd	sl, [sp, #40]	; 0x28
   1256c:	orrs	fp, sl, fp
   12570:	beq	11944 <sg_chk_n_print3@plt+0x688>
   12574:	ldr	r1, [r3, #296]	; 0x128
   12578:	mov	r3, #0
   1257c:	ldr	lr, [sp, #40]	; 0x28
   12580:	ldr	r2, [sp, #44]	; 0x2c
   12584:	str	r3, [sp]
   12588:	asr	r3, r1, #31
   1258c:	mul	ip, lr, r3
   12590:	mla	ip, r1, r2, ip
   12594:	umull	r2, r3, lr, r1
   12598:	add	r3, ip, r3
   1259c:	bl	110f4 <lseek64@plt>
   125a0:	cmp	r0, #0
   125a4:	sbcs	r3, r1, #0
   125a8:	bge	11944 <sg_chk_n_print3@plt+0x688>
   125ac:	add	r0, sp, #1184	; 0x4a0
   125b0:	movw	r2, #32060	; 0x7d3c
   125b4:	add	r0, r0, #12
   125b8:	movt	r2, #1
   125bc:	mov	r1, #512	; 0x200
   125c0:	str	r4, [sp, #4]
   125c4:	str	r2, [sp]
   125c8:	mov	r3, r1
   125cc:	mov	r2, #1
   125d0:	mov	r4, #15
   125d4:	bl	112b0 <__snprintf_chk@plt>
   125d8:	add	r0, sp, #1184	; 0x4a0
   125dc:	add	r0, r0, #12
   125e0:	bl	110c4 <perror@plt>
   125e4:	b	11834 <sg_chk_n_print3@plt+0x578>
   125e8:	ldrd	sl, [sp, #40]	; 0x28
   125ec:	movw	r3, #37140	; 0x9114
   125f0:	ldrd	r4, [r8]
   125f4:	movt	r3, #2
   125f8:	add	r1, sp, #684	; 0x2ac
   125fc:	movw	r2, #31848	; 0x7c68
   12600:	strd	sl, [sp]
   12604:	movt	r2, #1
   12608:	ldrd	sl, [sp, #32]
   1260c:	strd	sl, [sp, #16]
   12610:	ldr	r0, [r3]
   12614:	add	r3, sp, #172	; 0xac
   12618:	str	r1, [sp, #8]
   1261c:	mov	r1, #1
   12620:	strd	r4, [sp, #24]
   12624:	bl	11208 <__fprintf_chk@plt>
   12628:	b	118dc <sg_chk_n_print3@plt+0x620>
   1262c:	ldrb	r3, [sp, #1710]	; 0x6ae
   12630:	cmp	r3, #115	; 0x73
   12634:	bne	11e74 <sg_chk_n_print3@plt+0xbb8>
   12638:	ldrb	r3, [sp, #1711]	; 0x6af
   1263c:	cmp	r3, #0
   12640:	bne	11e74 <sg_chk_n_print3@plt+0xbb8>
   12644:	mov	r0, fp
   12648:	bl	11250 <sg_get_num@plt>
   1264c:	cmn	r0, #1
   12650:	str	r0, [sp, #60]	; 0x3c
   12654:	bne	117d4 <sg_chk_n_print3@plt+0x518>
   12658:	movw	r3, #37140	; 0x9114
   1265c:	movt	r3, #2
   12660:	mov	r1, #1
   12664:	movw	r0, #31288	; 0x7a38
   12668:	ldr	r3, [r3]
   1266c:	mov	r2, #31
   12670:	movt	r0, #1
   12674:	mov	r4, r1
   12678:	bl	110dc <fwrite@plt>
   1267c:	b	11834 <sg_chk_n_print3@plt+0x578>
   12680:	movw	r5, #37140	; 0x9114
   12684:	movt	r5, #2
   12688:	movw	r0, #32292	; 0x7e24
   1268c:	mov	r1, r4
   12690:	ldr	r3, [r5]
   12694:	movt	r0, #1
   12698:	mov	r2, #56	; 0x38
   1269c:	bl	110dc <fwrite@plt>
   126a0:	ldr	r3, [r5]
   126a4:	movw	r0, #31568	; 0x7b50
   126a8:	mov	r1, r4
   126ac:	mov	r2, #34	; 0x22
   126b0:	movt	r0, #1
   126b4:	bl	110dc <fwrite@plt>
   126b8:	b	11834 <sg_chk_n_print3@plt+0x578>
   126bc:	bl	110a0 <__stack_chk_fail@plt>
   126c0:	cmp	sl, #105	; 0x69
   126c4:	bne	11e50 <sg_chk_n_print3@plt+0xb94>
   126c8:	ldrb	r3, [sp, #1709]	; 0x6ad
   126cc:	cmp	r3, #98	; 0x62
   126d0:	beq	12708 <sg_chk_n_print3@plt+0x144c>
   126d4:	cmp	r3, #102	; 0x66
   126d8:	bne	11d5c <sg_chk_n_print3@plt+0xaa0>
   126dc:	ldrb	r3, [sp, #1710]	; 0x6ae
   126e0:	cmp	r3, #0
   126e4:	bne	11d5c <sg_chk_n_print3@plt+0xaa0>
   126e8:	ldrb	r3, [sp, #172]	; 0xac
   126ec:	cmp	r3, #0
   126f0:	bne	1275c <sg_chk_n_print3@plt+0x14a0>
   126f4:	mov	r1, fp
   126f8:	ldr	r0, [sp, #68]	; 0x44
   126fc:	mov	r2, #512	; 0x200
   12700:	bl	111d8 <strncpy@plt>
   12704:	b	117d4 <sg_chk_n_print3@plt+0x518>
   12708:	ldrb	r3, [sp, #1710]	; 0x6ae
   1270c:	cmp	r3, #115	; 0x73
   12710:	bne	11d5c <sg_chk_n_print3@plt+0xaa0>
   12714:	ldrb	r3, [sp, #1711]	; 0x6af
   12718:	cmp	r3, #0
   1271c:	bne	11d5c <sg_chk_n_print3@plt+0xaa0>
   12720:	mov	r0, fp
   12724:	bl	11250 <sg_get_num@plt>
   12728:	cmn	r0, #1
   1272c:	str	r0, [sp, #56]	; 0x38
   12730:	bne	117d4 <sg_chk_n_print3@plt+0x518>
   12734:	movw	r3, #37140	; 0x9114
   12738:	movt	r3, #2
   1273c:	mov	r1, #1
   12740:	movw	r0, #31184	; 0x79d0
   12744:	ldr	r3, [r3]
   12748:	mov	r2, #31
   1274c:	movt	r0, #1
   12750:	mov	r4, r1
   12754:	bl	110dc <fwrite@plt>
   12758:	b	11834 <sg_chk_n_print3@plt+0x578>
   1275c:	movw	r3, #37140	; 0x9114
   12760:	movt	r3, #2
   12764:	mov	r1, #1
   12768:	movw	r0, #31216	; 0x79f0
   1276c:	ldr	r3, [r3]
   12770:	mov	r2, #24
   12774:	movt	r0, #1
   12778:	mov	r4, r1
   1277c:	bl	110dc <fwrite@plt>
   12780:	b	11834 <sg_chk_n_print3@plt+0x578>
   12784:	movw	r3, #37140	; 0x9114
   12788:	movt	r3, #2
   1278c:	mov	r1, #1
   12790:	movw	r0, #31320	; 0x7a58
   12794:	ldr	r3, [r3]
   12798:	mov	r2, #24
   1279c:	movt	r0, #1
   127a0:	mov	r4, r1
   127a4:	bl	110dc <fwrite@plt>
   127a8:	b	11834 <sg_chk_n_print3@plt+0x578>
   127ac:	movw	r3, #62896	; 0xf5b0
   127b0:	add	r0, sp, #2736	; 0xab0
   127b4:	movt	r3, #65535	; 0xffff
   127b8:	ldrd	r2, [r3, r0]
   127bc:	strd	r2, [r8]
   127c0:	b	11984 <sg_chk_n_print3@plt+0x6c8>
   127c4:	add	r0, sp, #1184	; 0x4a0
   127c8:	movw	r2, #32020	; 0x7d14
   127cc:	mov	r1, #512	; 0x200
   127d0:	str	r4, [sp, #4]
   127d4:	add	r0, r0, #12
   127d8:	movt	r2, #1
   127dc:	b	125c4 <sg_chk_n_print3@plt+0x1308>
   127e0:	cmp	r1, #0
   127e4:	bfi	r0, r9, #16, #16
   127e8:	moveq	r1, #2
   127ec:	movne	r1, r0
   127f0:	cmp	r3, #0
   127f4:	ldr	r3, [r6, #68]	; 0x44
   127f8:	orrne	r1, r1, #128	; 0x80
   127fc:	mov	r0, r4
   12800:	cmp	r3, #0
   12804:	orrne	r1, r1, #1048576	; 0x100000
   12808:	orrne	r1, r1, #4096	; 0x1000
   1280c:	bl	111b4 <__open64_2@plt>
   12810:	movw	r3, #37152	; 0x9120
   12814:	movt	r3, #2
   12818:	cmp	r0, #0
   1281c:	str	r0, [r6, #24]
   12820:	blt	12868 <sg_chk_n_print3@plt+0x15ac>
   12824:	ldr	r1, [r3, #296]	; 0x128
   12828:	ldr	r2, [r3, #300]	; 0x12c
   1282c:	bl	11568 <sg_chk_n_print3@plt+0x2ac>
   12830:	cmp	r0, #0
   12834:	beq	11944 <sg_chk_n_print3@plt+0x688>
   12838:	mov	r4, #15
   1283c:	b	11834 <sg_chk_n_print3@plt+0x578>
   12840:	movw	r2, #37140	; 0x9114
   12844:	movt	r2, #2
   12848:	mov	r3, r4
   1284c:	mov	r1, r9
   12850:	ldr	r0, [r2]
   12854:	movw	r2, #31932	; 0x7cbc
   12858:	movt	r2, #1
   1285c:	mov	r4, #15
   12860:	bl	11208 <__fprintf_chk@plt>
   12864:	b	11834 <sg_chk_n_print3@plt+0x578>
   12868:	add	r0, sp, #1184	; 0x4a0
   1286c:	movw	r2, #31976	; 0x7ce8
   12870:	mov	r1, #512	; 0x200
   12874:	str	r4, [sp, #4]
   12878:	add	r0, r0, #12
   1287c:	movt	r2, #1
   12880:	b	125c4 <sg_chk_n_print3@plt+0x1308>
   12884:	movw	r2, #37140	; 0x9114
   12888:	movt	r2, #2
   1288c:	mov	r3, r4
   12890:	mov	r1, r9
   12894:	ldr	r0, [r2]
   12898:	movw	r2, #31900	; 0x7c9c
   1289c:	movt	r2, #1
   128a0:	mov	r4, #15
   128a4:	bl	11208 <__fprintf_chk@plt>
   128a8:	b	11834 <sg_chk_n_print3@plt+0x578>
   128ac:	ldr	r0, [r9, #136]	; 0x88
   128b0:	add	r1, sp, #96	; 0x60
   128b4:	add	r2, sp, #80	; 0x50
   128b8:	bl	112c8 <sg_chk_n_print3@plt+0xc>
   128bc:	cmp	r0, #0
   128c0:	beq	128ec <sg_chk_n_print3@plt+0x1630>
   128c4:	movw	r3, #37140	; 0x9114
   128c8:	movt	r3, #2
   128cc:	movw	r2, #32504	; 0x7ef8
   128d0:	mov	r1, #1
   128d4:	ldr	r0, [r3]
   128d8:	movt	r2, #1
   128dc:	add	r3, sp, #684	; 0x2ac
   128e0:	bl	11208 <__fprintf_chk@plt>
   128e4:	add	r0, sp, #2736	; 0xab0
   128e8:	strd	sl, [r0, r4]
   128ec:	ldr	r2, [r6, #296]	; 0x128
   128f0:	ldr	r1, [sp, #80]	; 0x50
   128f4:	cmp	r2, r1
   128f8:	beq	123bc <sg_chk_n_print3@plt+0x1100>
   128fc:	movw	r3, #37140	; 0x9114
   12900:	movt	r3, #2
   12904:	str	r2, [sp]
   12908:	movw	r2, #32644	; 0x7f84
   1290c:	str	r1, [sp, #4]
   12910:	movt	r2, #1
   12914:	ldr	r0, [r3]
   12918:	mov	r1, #1
   1291c:	add	r3, sp, #684	; 0x2ac
   12920:	add	r4, sp, #2736	; 0xab0
   12924:	bl	11208 <__fprintf_chk@plt>
   12928:	movw	r1, #62896	; 0xf5b0
   1292c:	movt	r1, #65535	; 0xffff
   12930:	mvn	r2, #0
   12934:	mvn	r3, #0
   12938:	strd	r2, [r4, r1]
   1293c:	b	123bc <sg_chk_n_print3@plt+0x1100>
   12940:	ldr	r0, [r9, #136]	; 0x88
   12944:	add	r1, sp, #96	; 0x60
   12948:	add	r2, sp, #80	; 0x50
   1294c:	bl	11388 <sg_chk_n_print3@plt+0xcc>
   12950:	cmp	r0, #2
   12954:	bne	12988 <sg_chk_n_print3@plt+0x16cc>
   12958:	movw	r3, #37140	; 0x9114
   1295c:	movt	r3, #2
   12960:	mov	r1, #1
   12964:	mov	r2, #47	; 0x2f
   12968:	movw	r0, #32596	; 0x7f54
   1296c:	ldr	r3, [r3]
   12970:	movt	r0, #1
   12974:	bl	110dc <fwrite@plt>
   12978:	ldr	r0, [r9, #136]	; 0x88
   1297c:	add	r1, sp, #96	; 0x60
   12980:	add	r2, sp, #80	; 0x50
   12984:	bl	11388 <sg_chk_n_print3@plt+0xcc>
   12988:	cmp	r0, #0
   1298c:	beq	123bc <sg_chk_n_print3@plt+0x1100>
   12990:	cmp	r0, #9
   12994:	movw	r3, #37140	; 0x9114
   12998:	movt	r3, #2
   1299c:	beq	12a64 <sg_chk_n_print3@plt+0x17a8>
   129a0:	cmp	r0, #2
   129a4:	movweq	r2, #32436	; 0x7eb4
   129a8:	ldreq	r0, [r3]
   129ac:	movwne	r2, #32472	; 0x7ed8
   129b0:	ldrne	r0, [r3]
   129b4:	moveq	r1, #1
   129b8:	movteq	r2, #1
   129bc:	movne	r1, #1
   129c0:	movtne	r2, #1
   129c4:	add	r3, sp, #684	; 0x2ac
   129c8:	bl	11208 <__fprintf_chk@plt>
   129cc:	movw	r1, #62896	; 0xf5b0
   129d0:	add	lr, sp, #2736	; 0xab0
   129d4:	movt	r1, #65535	; 0xffff
   129d8:	mvn	r2, #0
   129dc:	mvn	r3, #0
   129e0:	strd	r2, [lr, r1]
   129e4:	b	123bc <sg_chk_n_print3@plt+0x1100>
   129e8:	mov	r0, r4
   129ec:	mov	r1, #1
   129f0:	bl	11124 <open64@plt>
   129f4:	cmp	r0, #0
   129f8:	str	r0, [r5, #136]	; 0x88
   129fc:	blt	12a80 <sg_chk_n_print3@plt+0x17c4>
   12a00:	ldrd	sl, [sp, #32]
   12a04:	orrs	fp, sl, fp
   12a08:	beq	11954 <sg_chk_n_print3@plt+0x698>
   12a0c:	ldr	r1, [r6, #296]	; 0x128
   12a10:	mov	r3, #0
   12a14:	ldr	lr, [sp, #32]
   12a18:	ldr	r2, [sp, #36]	; 0x24
   12a1c:	str	r3, [sp]
   12a20:	asr	r3, r1, #31
   12a24:	ldr	r0, [r6, #136]	; 0x88
   12a28:	mul	ip, lr, r3
   12a2c:	mla	ip, r1, r2, ip
   12a30:	umull	r2, r3, lr, r1
   12a34:	add	r3, ip, r3
   12a38:	bl	110f4 <lseek64@plt>
   12a3c:	cmp	r0, #0
   12a40:	sbcs	r3, r1, #0
   12a44:	bge	11954 <sg_chk_n_print3@plt+0x698>
   12a48:	add	r0, sp, #1184	; 0x4a0
   12a4c:	movw	r2, #32240	; 0x7df0
   12a50:	mov	r1, #512	; 0x200
   12a54:	str	r4, [sp, #4]
   12a58:	add	r0, r0, #12
   12a5c:	movt	r2, #1
   12a60:	b	125c4 <sg_chk_n_print3@plt+0x1308>
   12a64:	movw	r2, #32400	; 0x7e90
   12a68:	mov	r1, #1
   12a6c:	ldr	r0, [r3]
   12a70:	movt	r2, #1
   12a74:	add	r3, sp, #684	; 0x2ac
   12a78:	bl	11208 <__fprintf_chk@plt>
   12a7c:	b	129cc <sg_chk_n_print3@plt+0x1710>
   12a80:	add	r0, sp, #1184	; 0x4a0
   12a84:	movw	r2, #32196	; 0x7dc4
   12a88:	mov	r1, #512	; 0x200
   12a8c:	str	r4, [sp, #4]
   12a90:	add	r0, r0, #12
   12a94:	movt	r2, #1
   12a98:	b	125c4 <sg_chk_n_print3@plt+0x1308>
   12a9c:	ldr	r1, [r5, #172]	; 0xac
   12aa0:	mov	r3, #2
   12aa4:	movt	r3, #1
   12aa8:	ldr	r2, [r6, #184]	; 0xb8
   12aac:	cmp	r1, #0
   12ab0:	mov	r0, r4
   12ab4:	movne	r1, r3
   12ab8:	ldr	r3, [r6, #180]	; 0xb4
   12abc:	moveq	r1, #2
   12ac0:	cmp	r2, #0
   12ac4:	orrne	r1, r1, #128	; 0x80
   12ac8:	cmp	r3, #0
   12acc:	orrne	r1, r1, #1048576	; 0x100000
   12ad0:	orrne	r1, r1, #4096	; 0x1000
   12ad4:	bl	111b4 <__open64_2@plt>
   12ad8:	movw	r3, #37152	; 0x9120
   12adc:	movt	r3, #2
   12ae0:	cmp	r0, #0
   12ae4:	str	r0, [r6, #136]	; 0x88
   12ae8:	blt	12bd0 <sg_chk_n_print3@plt+0x1914>
   12aec:	ldr	r1, [r3, #296]	; 0x128
   12af0:	ldr	r2, [r3, #300]	; 0x12c
   12af4:	bl	11568 <sg_chk_n_print3@plt+0x2ac>
   12af8:	cmp	r0, #0
   12afc:	bne	12838 <sg_chk_n_print3@plt+0x157c>
   12b00:	b	11954 <sg_chk_n_print3@plt+0x698>
   12b04:	movw	r1, #37140	; 0x9114
   12b08:	movt	r1, #2
   12b0c:	mov	r3, r4
   12b10:	movw	r2, #31932	; 0x7cbc
   12b14:	ldr	r0, [r1]
   12b18:	movt	r2, #1
   12b1c:	mov	r1, #1
   12b20:	mov	r4, #15
   12b24:	bl	11208 <__fprintf_chk@plt>
   12b28:	b	11834 <sg_chk_n_print3@plt+0x578>
   12b2c:	andeq	r9, r2, r8, lsl r2
   12b30:	andeq	r9, r2, r0, lsl #4
   12b34:	andeq	r9, r2, r0, asr r1
   12b38:	andeq	r9, r2, r0, asr #3
   12b3c:	andeq	r9, r2, r8, lsr r1
   12b40:	add	r1, sp, #88	; 0x58
   12b44:	add	r2, sp, #76	; 0x4c
   12b48:	bl	112c8 <sg_chk_n_print3@plt+0xc>
   12b4c:	cmp	r0, #0
   12b50:	beq	12b7c <sg_chk_n_print3@plt+0x18c0>
   12b54:	movw	r3, #37140	; 0x9114
   12b58:	movt	r3, #2
   12b5c:	movw	r2, #32504	; 0x7ef8
   12b60:	mov	r1, #1
   12b64:	ldr	r0, [r3]
   12b68:	movt	r2, #1
   12b6c:	add	r3, sp, #172	; 0xac
   12b70:	bl	11208 <__fprintf_chk@plt>
   12b74:	add	ip, sp, #2736	; 0xab0
   12b78:	strd	sl, [ip, r9]
   12b7c:	ldr	r2, [r6, #296]	; 0x128
   12b80:	ldr	r1, [sp, #76]	; 0x4c
   12b84:	cmp	r2, r1
   12b88:	beq	12358 <sg_chk_n_print3@plt+0x109c>
   12b8c:	movw	r3, #37140	; 0x9114
   12b90:	movt	r3, #2
   12b94:	str	r2, [sp]
   12b98:	movw	r2, #32544	; 0x7f20
   12b9c:	str	r1, [sp, #4]
   12ba0:	movt	r2, #1
   12ba4:	ldr	r0, [r3]
   12ba8:	mov	r1, #1
   12bac:	add	r3, sp, #172	; 0xac
   12bb0:	bl	11208 <__fprintf_chk@plt>
   12bb4:	movw	r1, #62888	; 0xf5a8
   12bb8:	add	lr, sp, #2736	; 0xab0
   12bbc:	movt	r1, #65535	; 0xffff
   12bc0:	mvn	r2, #0
   12bc4:	mvn	r3, #0
   12bc8:	strd	r2, [lr, r1]
   12bcc:	b	12358 <sg_chk_n_print3@plt+0x109c>
   12bd0:	add	r0, sp, #1184	; 0x4a0
   12bd4:	movw	r2, #32112	; 0x7d70
   12bd8:	mov	r1, #512	; 0x200
   12bdc:	str	r4, [sp, #4]
   12be0:	add	r0, r0, #12
   12be4:	movt	r2, #1
   12be8:	b	125c4 <sg_chk_n_print3@plt+0x1308>
   12bec:	add	r1, sp, #88	; 0x58
   12bf0:	add	r2, sp, #76	; 0x4c
   12bf4:	bl	11388 <sg_chk_n_print3@plt+0xcc>
   12bf8:	cmp	r0, #2
   12bfc:	bne	12c30 <sg_chk_n_print3@plt+0x1974>
   12c00:	movw	r3, #37140	; 0x9114
   12c04:	movt	r3, #2
   12c08:	mov	r1, #1
   12c0c:	mov	r2, #46	; 0x2e
   12c10:	movw	r0, #32352	; 0x7e60
   12c14:	ldr	r3, [r3]
   12c18:	movt	r0, #1
   12c1c:	bl	110dc <fwrite@plt>
   12c20:	ldr	r0, [r4, #24]
   12c24:	add	r1, sp, #88	; 0x58
   12c28:	add	r2, sp, #76	; 0x4c
   12c2c:	bl	11388 <sg_chk_n_print3@plt+0xcc>
   12c30:	cmp	r0, #0
   12c34:	beq	12358 <sg_chk_n_print3@plt+0x109c>
   12c38:	cmp	r0, #9
   12c3c:	movw	r3, #37140	; 0x9114
   12c40:	movt	r3, #2
   12c44:	beq	12c90 <sg_chk_n_print3@plt+0x19d4>
   12c48:	cmp	r0, #2
   12c4c:	movweq	r2, #32436	; 0x7eb4
   12c50:	ldreq	r0, [r3]
   12c54:	movwne	r2, #32472	; 0x7ed8
   12c58:	ldrne	r0, [r3]
   12c5c:	moveq	r1, #1
   12c60:	movteq	r2, #1
   12c64:	movne	r1, #1
   12c68:	movtne	r2, #1
   12c6c:	add	r3, sp, #172	; 0xac
   12c70:	bl	11208 <__fprintf_chk@plt>
   12c74:	movw	r1, #62888	; 0xf5a8
   12c78:	add	sl, sp, #2736	; 0xab0
   12c7c:	movt	r1, #65535	; 0xffff
   12c80:	mvn	r2, #0
   12c84:	mvn	r3, #0
   12c88:	strd	r2, [sl, r1]
   12c8c:	b	12358 <sg_chk_n_print3@plt+0x109c>
   12c90:	movw	r2, #32400	; 0x7e90
   12c94:	mov	r1, #1
   12c98:	ldr	r0, [r3]
   12c9c:	movt	r2, #1
   12ca0:	add	r3, sp, #172	; 0xac
   12ca4:	bl	11208 <__fprintf_chk@plt>
   12ca8:	b	12c74 <sg_chk_n_print3@plt+0x19b8>
   12cac:	movw	r3, #37140	; 0x9114
   12cb0:	add	r1, sp, #1184	; 0x4a0
   12cb4:	movt	r3, #2
   12cb8:	add	r1, r1, #12
   12cbc:	ldr	r4, [r3]
   12cc0:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   12cc4:	movw	r2, #1647	; 0x66f
   12cc8:	movw	r3, #30204	; 0x75fc
   12ccc:	str	r2, [sp, #4]
   12cd0:	movt	r3, #1
   12cd4:	movw	r2, #30128	; 0x75b0
   12cd8:	str	r3, [sp]
   12cdc:	movt	r2, #1
   12ce0:	movw	r3, #33108	; 0x8154
   12ce4:	movt	r3, #1
   12ce8:	str	r0, [sp, #8]
   12cec:	mov	r1, #1
   12cf0:	mov	r0, r4
   12cf4:	bl	11208 <__fprintf_chk@plt>
   12cf8:	mov	r0, #1
   12cfc:	bl	11178 <exit@plt>
   12d00:	ldrb	r3, [sp, #75]	; 0x4b
   12d04:	cmp	r3, #48	; 0x30
   12d08:	bne	12218 <sg_chk_n_print3@plt+0xf5c>
   12d0c:	ldr	r0, [r5]
   12d10:	movw	r2, #33396	; 0x8274
   12d14:	movw	r3, #33372	; 0x825c
   12d18:	movt	r2, #1
   12d1c:	movt	r3, #1
   12d20:	bl	11208 <__fprintf_chk@plt>
   12d24:	b	12218 <sg_chk_n_print3@plt+0xf5c>
   12d28:	movw	r3, #37140	; 0x9114
   12d2c:	add	r1, sp, #1184	; 0x4a0
   12d30:	movt	r3, #2
   12d34:	add	r1, r1, #12
   12d38:	ldr	r4, [r3]
   12d3c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   12d40:	movw	r2, #1671	; 0x687
   12d44:	movw	r3, #30204	; 0x75fc
   12d48:	str	r2, [sp, #4]
   12d4c:	movt	r3, #1
   12d50:	movw	r2, #30128	; 0x75b0
   12d54:	str	r3, [sp]
   12d58:	movt	r2, #1
   12d5c:	movw	r3, #33256	; 0x81e8
   12d60:	movt	r3, #1
   12d64:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   12d68:	movw	r5, #37140	; 0x9114
   12d6c:	movt	r5, #2
   12d70:	mov	r4, #0
   12d74:	mov	r1, #1
   12d78:	add	r3, sp, #684	; 0x2ac
   12d7c:	movw	r2, #33156	; 0x8184
   12d80:	ldr	r0, [r5]
   12d84:	movt	r2, #1
   12d88:	bl	11208 <__fprintf_chk@plt>
   12d8c:	str	r4, [sp]
   12d90:	str	r4, [sp, #4]
   12d94:	mov	r1, r4
   12d98:	str	r4, [sp, #8]
   12d9c:	mov	r2, r4
   12da0:	str	r4, [sp, #12]
   12da4:	mov	r3, r4
   12da8:	ldr	r0, [r7, #136]	; 0x88
   12dac:	bl	11274 <sg_ll_sync_cache_10@plt>
   12db0:	cmp	r0, #6
   12db4:	bne	12df4 <sg_chk_n_print3@plt+0x1b38>
   12db8:	mov	r1, #1
   12dbc:	mov	r2, #32
   12dc0:	ldr	r3, [r5]
   12dc4:	movw	r0, #33188	; 0x81a4
   12dc8:	movt	r0, #1
   12dcc:	bl	110dc <fwrite@plt>
   12dd0:	str	r4, [sp]
   12dd4:	str	r4, [sp, #4]
   12dd8:	mov	r1, r4
   12ddc:	str	r4, [sp, #8]
   12de0:	mov	r2, r4
   12de4:	str	r4, [sp, #12]
   12de8:	mov	r3, r4
   12dec:	ldr	r0, [r7, #136]	; 0x88
   12df0:	bl	11274 <sg_ll_sync_cache_10@plt>
   12df4:	cmp	r0, #0
   12df8:	beq	120fc <sg_chk_n_print3@plt+0xe40>
   12dfc:	ldr	r3, [r5]
   12e00:	movw	r0, #33224	; 0x81c8
   12e04:	mov	r1, #1
   12e08:	mov	r2, #28
   12e0c:	movt	r0, #1
   12e10:	bl	110dc <fwrite@plt>
   12e14:	b	120fc <sg_chk_n_print3@plt+0xe40>
   12e18:	add	r0, sp, #1696	; 0x6a0
   12e1c:	movw	r1, #31488	; 0x7b00
   12e20:	add	r0, r0, #12
   12e24:	movt	r1, #1
   12e28:	bl	11058 <strcmp@plt>
   12e2c:	cmp	r0, #0
   12e30:	bne	12e44 <sg_chk_n_print3@plt+0x1b88>
   12e34:	mov	r0, fp
   12e38:	bl	11250 <sg_get_num@plt>
   12e3c:	str	r0, [r6, #352]	; 0x160
   12e40:	b	117d4 <sg_chk_n_print3@plt+0x518>
   12e44:	add	r0, sp, #1696	; 0x6a0
   12e48:	movw	r1, #31496	; 0x7b08
   12e4c:	add	r0, r0, #12
   12e50:	movt	r1, #1
   12e54:	bl	11058 <strcmp@plt>
   12e58:	cmp	r0, #0
   12e5c:	beq	12f4c <sg_chk_n_print3@plt+0x1c90>
   12e60:	add	r0, sp, #1696	; 0x6a0
   12e64:	movw	r1, #31504	; 0x7b10
   12e68:	add	r0, r0, #12
   12e6c:	movt	r1, #1
   12e70:	mov	r2, #2
   12e74:	bl	1128c <strncmp@plt>
   12e78:	cmp	r0, #0
   12e7c:	beq	12f4c <sg_chk_n_print3@plt+0x1c90>
   12e80:	cmp	sl, #45	; 0x2d
   12e84:	bne	12f00 <sg_chk_n_print3@plt+0x1c44>
   12e88:	ldrb	r4, [sp, #1709]	; 0x6ad
   12e8c:	cmp	r4, #63	; 0x3f
   12e90:	bne	12ea0 <sg_chk_n_print3@plt+0x1be4>
   12e94:	ldrb	r3, [sp, #1710]	; 0x6ae
   12e98:	cmp	r3, #0
   12e9c:	beq	12f4c <sg_chk_n_print3@plt+0x1c90>
   12ea0:	add	r0, sp, #1696	; 0x6a0
   12ea4:	movw	r1, #33496	; 0x82d8
   12ea8:	add	r0, r0, #12
   12eac:	movt	r1, #1
   12eb0:	mov	r2, #6
   12eb4:	bl	1128c <strncmp@plt>
   12eb8:	cmp	r0, #0
   12ebc:	beq	12ed4 <sg_chk_n_print3@plt+0x1c18>
   12ec0:	cmp	r4, #86	; 0x56
   12ec4:	bne	12f20 <sg_chk_n_print3@plt+0x1c64>
   12ec8:	ldrb	r3, [sp, #1710]	; 0x6ae
   12ecc:	cmp	r3, #0
   12ed0:	bne	12f20 <sg_chk_n_print3@plt+0x1c64>
   12ed4:	movw	r1, #37140	; 0x9114
   12ed8:	movt	r1, #2
   12edc:	movw	r2, #31508	; 0x7b14
   12ee0:	movw	r3, #31524	; 0x7b24
   12ee4:	ldr	r0, [r1]
   12ee8:	movt	r2, #1
   12eec:	movt	r3, #1
   12ef0:	mov	r1, #1
   12ef4:	bl	11208 <__fprintf_chk@plt>
   12ef8:	mov	r4, #0
   12efc:	b	11834 <sg_chk_n_print3@plt+0x578>
   12f00:	add	r0, sp, #1696	; 0x6a0
   12f04:	movw	r1, #33496	; 0x82d8
   12f08:	add	r0, r0, #12
   12f0c:	movt	r1, #1
   12f10:	mov	r2, #6
   12f14:	bl	1128c <strncmp@plt>
   12f18:	cmp	r0, #0
   12f1c:	beq	12ed4 <sg_chk_n_print3@plt+0x1c18>
   12f20:	movw	r5, #37140	; 0x9114
   12f24:	movt	r5, #2
   12f28:	add	r3, sp, #1696	; 0x6a0
   12f2c:	mov	r1, #1
   12f30:	add	r3, r3, #12
   12f34:	movw	r2, #31540	; 0x7b34
   12f38:	ldr	r0, [r5]
   12f3c:	movt	r2, #1
   12f40:	mov	r4, r1
   12f44:	bl	11208 <__fprintf_chk@plt>
   12f48:	b	126a0 <sg_chk_n_print3@plt+0x13e4>
   12f4c:	bl	137a0 <sg_chk_n_print3@plt+0x24e4>
   12f50:	mov	r4, #0
   12f54:	b	11834 <sg_chk_n_print3@plt+0x578>
   12f58:	mov	r0, fp
   12f5c:	bl	11250 <sg_get_num@plt>
   12f60:	str	r0, [r6, #488]	; 0x1e8
   12f64:	b	117d4 <sg_chk_n_print3@plt+0x518>
   12f68:	mov	r0, fp
   12f6c:	bl	111fc <sg_get_llnum@plt>
   12f70:	mvn	r2, #0
   12f74:	mvn	r3, #0
   12f78:	cmp	r1, r3
   12f7c:	cmpeq	r0, r2
   12f80:	strd	r0, [sp, #40]	; 0x28
   12f84:	bne	117d4 <sg_chk_n_print3@plt+0x518>
   12f88:	movw	r3, #37140	; 0x9114
   12f8c:	movt	r3, #2
   12f90:	mov	r1, #1
   12f94:	movw	r0, #31444	; 0x7ad4
   12f98:	ldr	r3, [r3]
   12f9c:	mov	r2, #32
   12fa0:	movt	r0, #1
   12fa4:	mov	r4, r1
   12fa8:	bl	110dc <fwrite@plt>
   12fac:	b	11834 <sg_chk_n_print3@plt+0x578>
   12fb0:	mov	r0, fp
   12fb4:	bl	111fc <sg_get_llnum@plt>
   12fb8:	mvn	r2, #0
   12fbc:	mvn	r3, #0
   12fc0:	cmp	r1, r3
   12fc4:	cmpeq	r0, r2
   12fc8:	strd	r0, [sp, #32]
   12fcc:	bne	117d4 <sg_chk_n_print3@plt+0x518>
   12fd0:	movw	r3, #37140	; 0x9114
   12fd4:	movt	r3, #2
   12fd8:	mov	r1, #1
   12fdc:	movw	r0, #31400	; 0x7aa8
   12fe0:	ldr	r3, [r3]
   12fe4:	mov	r2, #32
   12fe8:	movt	r0, #1
   12fec:	mov	r4, r1
   12ff0:	bl	110dc <fwrite@plt>
   12ff4:	b	11834 <sg_chk_n_print3@plt+0x578>
   12ff8:	movw	r3, #37140	; 0x9114
   12ffc:	add	r1, sp, #1184	; 0x4a0
   13000:	movt	r3, #2
   13004:	add	r1, r1, #12
   13008:	ldr	r4, [r3]
   1300c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   13010:	movw	r3, #30204	; 0x75fc
   13014:	movw	r2, #1639	; 0x667
   13018:	movt	r3, #1
   1301c:	str	r2, [sp, #4]
   13020:	str	r3, [sp]
   13024:	movw	r2, #30128	; 0x75b0
   13028:	movw	r3, #33032	; 0x8108
   1302c:	movt	r2, #1
   13030:	movt	r3, #1
   13034:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   13038:	movw	r3, #37140	; 0x9114
   1303c:	add	r1, sp, #1184	; 0x4a0
   13040:	movt	r3, #2
   13044:	add	r1, r1, #12
   13048:	ldr	r4, [r3]
   1304c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   13050:	movw	r2, #1633	; 0x661
   13054:	movw	r3, #30204	; 0x75fc
   13058:	str	r2, [sp, #4]
   1305c:	movt	r3, #1
   13060:	movw	r2, #30128	; 0x75b0
   13064:	str	r3, [sp]
   13068:	movt	r2, #1
   1306c:	movw	r3, #30716	; 0x77fc
   13070:	movt	r3, #1
   13074:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   13078:	movw	r3, #37140	; 0x9114
   1307c:	add	r1, sp, #1184	; 0x4a0
   13080:	movt	r3, #2
   13084:	add	r1, r1, #12
   13088:	ldr	r4, [r3]
   1308c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   13090:	movw	r2, #1630	; 0x65e
   13094:	str	r0, [sp, #8]
   13098:	movw	r3, #30204	; 0x75fc
   1309c:	str	r2, [sp, #4]
   130a0:	movt	r3, #1
   130a4:	movw	r2, #30128	; 0x75b0
   130a8:	str	r3, [sp]
   130ac:	mov	r0, r4
   130b0:	movw	r3, #30696	; 0x77e8
   130b4:	movt	r2, #1
   130b8:	movt	r3, #1
   130bc:	mov	r1, #1
   130c0:	bl	11208 <__fprintf_chk@plt>
   130c4:	b	12cf8 <sg_chk_n_print3@plt+0x1a3c>
   130c8:	mov	r4, r0
   130cc:	ldr	r0, [pc, #-1432]	; 12b3c <sg_chk_n_print3@plt+0x1880>
   130d0:	bl	11514 <sg_chk_n_print3@plt+0x258>
   130d4:	mov	r0, r4
   130d8:	bl	11268 <_Unwind_Resume@plt>
   130dc:	movw	r3, #37140	; 0x9114
   130e0:	movt	r3, #2
   130e4:	movw	r0, #33048	; 0x8118
   130e8:	mov	r1, #1
   130ec:	ldr	r3, [r3]
   130f0:	mov	r2, #27
   130f4:	movt	r0, #1
   130f8:	bl	110dc <fwrite@plt>
   130fc:	b	11b58 <sg_chk_n_print3@plt+0x89c>
   13100:	movw	r3, #37140	; 0x9114
   13104:	add	r1, sp, #1184	; 0x4a0
   13108:	movt	r3, #2
   1310c:	add	r1, r1, #12
   13110:	ldr	r4, [r3]
   13114:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   13118:	movw	r3, #30204	; 0x75fc
   1311c:	movw	r2, #1623	; 0x657
   13120:	b	13018 <sg_chk_n_print3@plt+0x1d5c>
   13124:	movw	r3, #37140	; 0x9114
   13128:	add	r1, sp, #1184	; 0x4a0
   1312c:	movt	r3, #2
   13130:	add	r1, r1, #12
   13134:	ldr	r4, [r3]
   13138:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1313c:	movw	r2, #1620	; 0x654
   13140:	movw	r3, #30204	; 0x75fc
   13144:	str	r2, [sp, #4]
   13148:	movt	r3, #1
   1314c:	movw	r2, #30128	; 0x75b0
   13150:	str	r3, [sp]
   13154:	movt	r2, #1
   13158:	movw	r3, #30680	; 0x77d8
   1315c:	movt	r3, #1
   13160:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   13164:	movw	r3, #37140	; 0x9114
   13168:	add	r1, sp, #1184	; 0x4a0
   1316c:	movt	r3, #2
   13170:	add	r1, r1, #12
   13174:	ldr	r4, [r3]
   13178:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1317c:	movw	r2, #1608	; 0x648
   13180:	movw	r3, #30204	; 0x75fc
   13184:	str	r2, [sp, #4]
   13188:	movt	r3, #1
   1318c:	movw	r2, #30128	; 0x75b0
   13190:	str	r3, [sp]
   13194:	movt	r2, #1
   13198:	movw	r3, #33008	; 0x80f0
   1319c:	movt	r3, #1
   131a0:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   131a4:	movw	r3, #37140	; 0x9114
   131a8:	add	r1, sp, #1184	; 0x4a0
   131ac:	movt	r3, #2
   131b0:	add	r1, r1, #12
   131b4:	ldr	r4, [r3]
   131b8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   131bc:	movw	r2, #1605	; 0x645
   131c0:	movw	r3, #30204	; 0x75fc
   131c4:	str	r2, [sp, #4]
   131c8:	movt	r3, #1
   131cc:	movw	r2, #30128	; 0x75b0
   131d0:	str	r3, [sp]
   131d4:	movt	r2, #1
   131d8:	movw	r3, #32992	; 0x80e0
   131dc:	movt	r3, #1
   131e0:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   131e4:	movw	r3, #37140	; 0x9114
   131e8:	add	r1, sp, #1184	; 0x4a0
   131ec:	movt	r3, #2
   131f0:	add	r1, r1, #12
   131f4:	ldr	r4, [r3]
   131f8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   131fc:	mov	r2, #1600	; 0x640
   13200:	movw	r3, #30204	; 0x75fc
   13204:	str	r2, [sp, #4]
   13208:	movt	r3, #1
   1320c:	movw	r2, #30128	; 0x75b0
   13210:	str	r3, [sp]
   13214:	movt	r2, #1
   13218:	movw	r3, #32972	; 0x80cc
   1321c:	movt	r3, #1
   13220:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   13224:	movw	r3, #37140	; 0x9114
   13228:	add	r1, sp, #1184	; 0x4a0
   1322c:	movt	r3, #2
   13230:	add	r1, r1, #12
   13234:	ldr	r4, [r3]
   13238:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1323c:	movw	r2, #1598	; 0x63e
   13240:	movw	r3, #30204	; 0x75fc
   13244:	str	r2, [sp, #4]
   13248:	movt	r3, #1
   1324c:	movw	r2, #30128	; 0x75b0
   13250:	str	r3, [sp]
   13254:	movt	r2, #1
   13258:	movw	r3, #32956	; 0x80bc
   1325c:	movt	r3, #1
   13260:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   13264:	movw	r3, #37140	; 0x9114
   13268:	add	r1, sp, #1184	; 0x4a0
   1326c:	movt	r3, #2
   13270:	add	r1, r1, #12
   13274:	ldr	r4, [r3]
   13278:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1327c:	movw	r2, #1596	; 0x63c
   13280:	movw	r3, #30204	; 0x75fc
   13284:	str	r2, [sp, #4]
   13288:	movt	r3, #1
   1328c:	movw	r2, #30128	; 0x75b0
   13290:	str	r3, [sp]
   13294:	movt	r2, #1
   13298:	movw	r3, #32940	; 0x80ac
   1329c:	movt	r3, #1
   132a0:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   132a4:	movw	r3, #37140	; 0x9114
   132a8:	add	r1, sp, #1184	; 0x4a0
   132ac:	movt	r3, #2
   132b0:	add	r1, r1, #12
   132b4:	ldr	r4, [r3]
   132b8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   132bc:	movw	r2, #1594	; 0x63a
   132c0:	movw	r3, #30204	; 0x75fc
   132c4:	str	r2, [sp, #4]
   132c8:	movt	r3, #1
   132cc:	movw	r2, #30128	; 0x75b0
   132d0:	str	r3, [sp]
   132d4:	movt	r2, #1
   132d8:	movw	r3, #32924	; 0x809c
   132dc:	movt	r3, #1
   132e0:	b	12ce8 <sg_chk_n_print3@plt+0x1a2c>
   132e4:	ldr	r3, [r1, #156]	; 0x9c
   132e8:	cmp	r3, #16
   132ec:	beq	11a18 <sg_chk_n_print3@plt+0x75c>
   132f0:	ldrd	r4, [sp, #32]
   132f4:	ldrd	r2, [r8]
   132f8:	adds	r2, r2, r4
   132fc:	adc	r3, r3, r5
   13300:	cmp	r2, #0
   13304:	sbcs	r5, r3, #1
   13308:	bge	13318 <sg_chk_n_print3@plt+0x205c>
   1330c:	ldr	r3, [r1, #300]	; 0x12c
   13310:	cmp	r3, #65536	; 0x10000
   13314:	blt	11a18 <sg_chk_n_print3@plt+0x75c>
   13318:	movw	r3, #37140	; 0x9114
   1331c:	movt	r3, #2
   13320:	movw	r0, #32864	; 0x8060
   13324:	mov	r1, #1
   13328:	ldr	r3, [r3]
   1332c:	movt	r0, #1
   13330:	mov	r2, #57	; 0x39
   13334:	bl	110dc <fwrite@plt>
   13338:	mov	r3, #16
   1333c:	str	r3, [r6, #156]	; 0x9c
   13340:	b	11a18 <sg_chk_n_print3@plt+0x75c>
   13344:	ldr	r0, [r1, #44]	; 0x2c
   13348:	cmp	r0, #16
   1334c:	beq	11a04 <sg_chk_n_print3@plt+0x748>
   13350:	ldrd	sl, [sp, #40]	; 0x28
   13354:	adds	r2, r2, sl
   13358:	adc	r3, r3, fp
   1335c:	cmp	r2, #0
   13360:	sbcs	fp, r3, #1
   13364:	bge	13374 <sg_chk_n_print3@plt+0x20b8>
   13368:	ldr	r3, [r1, #300]	; 0x12c
   1336c:	cmp	r3, #65536	; 0x10000
   13370:	blt	11a04 <sg_chk_n_print3@plt+0x748>
   13374:	movw	r3, #37140	; 0x9114
   13378:	movt	r3, #2
   1337c:	movw	r0, #32804	; 0x8024
   13380:	mov	r1, #1
   13384:	ldr	r3, [r3]
   13388:	movt	r0, #1
   1338c:	mov	r2, #57	; 0x39
   13390:	bl	110dc <fwrite@plt>
   13394:	mov	r3, #16
   13398:	str	r3, [r6, #44]	; 0x2c
   1339c:	b	11a04 <sg_chk_n_print3@plt+0x748>
   133a0:	mov	fp, #0
   133a4:	mov	lr, #0
   133a8:	pop	{r1}		; (ldr r1, [sp], #4)
   133ac:	mov	r2, sp
   133b0:	push	{r2}		; (str r2, [sp, #-4]!)
   133b4:	push	{r0}		; (str r0, [sp, #-4]!)
   133b8:	ldr	ip, [pc, #16]	; 133d0 <sg_chk_n_print3@plt+0x2114>
   133bc:	push	{ip}		; (str ip, [sp, #-4]!)
   133c0:	ldr	r0, [pc, #12]	; 133d4 <sg_chk_n_print3@plt+0x2118>
   133c4:	ldr	r3, [pc, #12]	; 133d8 <sg_chk_n_print3@plt+0x211c>
   133c8:	bl	11148 <__libc_start_main@plt>
   133cc:	bl	11298 <abort@plt>
   133d0:	andeq	r6, r1, r8, asr #20
   133d4:	andeq	r1, r1, r0, asr r6
   133d8:	andeq	r6, r1, r4, ror #19
   133dc:	ldr	r3, [pc, #20]	; 133f8 <sg_chk_n_print3@plt+0x213c>
   133e0:	ldr	r2, [pc, #20]	; 133fc <sg_chk_n_print3@plt+0x2140>
   133e4:	add	r3, pc, r3
   133e8:	ldr	r2, [r3, r2]
   133ec:	cmp	r2, #0
   133f0:	bxeq	lr
   133f4:	b	11154 <__gmon_start__@plt>
   133f8:	andeq	r5, r1, r4, lsl ip
   133fc:	strdeq	r0, [r0], -r4
   13400:	push	{r3, lr}
   13404:	movw	r0, #37132	; 0x910c
   13408:	ldr	r3, [pc, #36]	; 13434 <sg_chk_n_print3@plt+0x2178>
   1340c:	movt	r0, #2
   13410:	rsb	r3, r0, r3
   13414:	cmp	r3, #6
   13418:	popls	{r3, pc}
   1341c:	movw	r3, #0
   13420:	movt	r3, #0
   13424:	cmp	r3, #0
   13428:	popeq	{r3, pc}
   1342c:	blx	r3
   13430:	pop	{r3, pc}
   13434:	andeq	r9, r2, pc, lsl #2
   13438:	push	{r3, lr}
   1343c:	movw	r0, #37132	; 0x910c
   13440:	movw	r3, #37132	; 0x910c
   13444:	movt	r0, #2
   13448:	movt	r3, #2
   1344c:	rsb	r3, r0, r3
   13450:	asr	r3, r3, #2
   13454:	add	r3, r3, r3, lsr #31
   13458:	asrs	r1, r3, #1
   1345c:	popeq	{r3, pc}
   13460:	movw	r2, #0
   13464:	movt	r2, #0
   13468:	cmp	r2, #0
   1346c:	popeq	{r3, pc}
   13470:	blx	r2
   13474:	pop	{r3, pc}
   13478:	push	{r4, lr}
   1347c:	movw	r4, #37144	; 0x9118
   13480:	movt	r4, #2
   13484:	ldrb	r3, [r4]
   13488:	cmp	r3, #0
   1348c:	popne	{r4, pc}
   13490:	bl	13400 <sg_chk_n_print3@plt+0x2144>
   13494:	mov	r3, #1
   13498:	strb	r3, [r4]
   1349c:	pop	{r4, pc}
   134a0:	movw	r0, #36596	; 0x8ef4
   134a4:	movt	r0, #2
   134a8:	push	{r3, lr}
   134ac:	ldr	r3, [r0]
   134b0:	cmp	r3, #0
   134b4:	beq	134cc <sg_chk_n_print3@plt+0x2210>
   134b8:	movw	r3, #0
   134bc:	movt	r3, #0
   134c0:	cmp	r3, #0
   134c4:	beq	134cc <sg_chk_n_print3@plt+0x2210>
   134c8:	blx	r3
   134cc:	pop	{r3, lr}
   134d0:	b	13438 <sg_chk_n_print3@plt+0x217c>
   134d4:	andeq	r0, r0, r0
   134d8:	push	{r3, r4, r5, r6, r7, lr}
   134dc:	add	r7, r0, #88	; 0x58
   134e0:	mov	r4, r0
   134e4:	add	r5, r0, #200	; 0xc8
   134e8:	mov	r0, r7
   134ec:	mov	r6, #1
   134f0:	bl	1107c <pthread_mutex_lock@plt>
   134f4:	mov	r0, r7
   134f8:	str	r6, [r4, #84]	; 0x54
   134fc:	bl	11010 <pthread_mutex_unlock@plt>
   13500:	mov	r0, r5
   13504:	bl	1107c <pthread_mutex_lock@plt>
   13508:	str	r6, [r4, #196]	; 0xc4
   1350c:	mov	r0, r5
   13510:	pop	{r3, r4, r5, r6, r7, lr}
   13514:	b	11010 <pthread_mutex_unlock@plt>
   13518:	push	{r4, r5, r6, lr}
   1351c:	movw	r4, #37136	; 0x9110
   13520:	movt	r4, #2
   13524:	sub	sp, sp, #144	; 0x90
   13528:	mov	r6, r1
   1352c:	mov	r1, #0
   13530:	ldr	r3, [r4]
   13534:	mov	r2, sp
   13538:	mov	r5, r0
   1353c:	str	r3, [sp, #140]	; 0x8c
   13540:	bl	110d0 <sigaction@plt>
   13544:	ldr	r3, [sp]
   13548:	cmp	r3, #1
   1354c:	beq	13574 <sg_chk_n_print3@plt+0x22b8>
   13550:	add	r0, sp, #4
   13554:	str	r6, [sp]
   13558:	bl	11214 <sigemptyset@plt>
   1355c:	mov	r3, #0
   13560:	mov	r0, r5
   13564:	mov	r1, sp
   13568:	mov	r2, r3
   1356c:	str	r3, [sp, #132]	; 0x84
   13570:	bl	110d0 <sigaction@plt>
   13574:	ldr	r2, [sp, #140]	; 0x8c
   13578:	ldr	r3, [r4]
   1357c:	cmp	r2, r3
   13580:	bne	1358c <sg_chk_n_print3@plt+0x22d0>
   13584:	add	sp, sp, #144	; 0x90
   13588:	pop	{r4, r5, r6, pc}
   1358c:	bl	110a0 <__stack_chk_fail@plt>
   13590:	push	{r4, r5, lr}
   13594:	movw	r4, #37136	; 0x9110
   13598:	movt	r4, #2
   1359c:	sub	sp, sp, #116	; 0x74
   135a0:	mov	r5, r0
   135a4:	ldr	r3, [r4]
   135a8:	str	r3, [sp, #108]	; 0x6c
   135ac:	bl	11184 <strlen@plt>
   135b0:	cmp	r0, #1
   135b4:	beq	13608 <sg_chk_n_print3@plt+0x234c>
   135b8:	mov	r1, r5
   135bc:	mov	r0, #3
   135c0:	mov	r2, sp
   135c4:	bl	1125c <__xstat64@plt>
   135c8:	cmp	r0, #0
   135cc:	movlt	r0, #64	; 0x40
   135d0:	blt	135f0 <sg_chk_n_print3@plt+0x2334>
   135d4:	ldr	r0, [sp, #16]
   135d8:	and	r0, r0, #61440	; 0xf000
   135dc:	cmp	r0, #8192	; 0x2000
   135e0:	beq	1361c <sg_chk_n_print3@plt+0x2360>
   135e4:	cmp	r0, #24576	; 0x6000
   135e8:	moveq	r0, #32
   135ec:	movne	r0, #1
   135f0:	ldr	r2, [sp, #108]	; 0x6c
   135f4:	ldr	r3, [r4]
   135f8:	cmp	r2, r3
   135fc:	bne	13684 <sg_chk_n_print3@plt+0x23c8>
   13600:	add	sp, sp, #116	; 0x74
   13604:	pop	{r4, r5, pc}
   13608:	ldrb	r3, [r5]
   1360c:	cmp	r3, #46	; 0x2e
   13610:	bne	135b8 <sg_chk_n_print3@plt+0x22fc>
   13614:	mov	r0, #8
   13618:	b	135f0 <sg_chk_n_print3@plt+0x2334>
   1361c:	ldr	r1, [sp, #36]	; 0x24
   13620:	ldr	r2, [sp, #32]
   13624:	bic	r3, r1, #4080	; 0xff0
   13628:	bic	r3, r3, #15
   1362c:	ubfx	r0, r2, #8, #12
   13630:	orr	r0, r3, r0
   13634:	cmp	r0, #1
   13638:	beq	13664 <sg_chk_n_print3@plt+0x23a8>
   1363c:	cmp	r0, #162	; 0xa2
   13640:	moveq	r0, #4
   13644:	beq	135f0 <sg_chk_n_print3@plt+0x2334>
   13648:	cmp	r0, #21
   1364c:	moveq	r0, #2
   13650:	beq	135f0 <sg_chk_n_print3@plt+0x2334>
   13654:	cmp	r0, #9
   13658:	moveq	r0, #16
   1365c:	movne	r0, #1
   13660:	b	135f0 <sg_chk_n_print3@plt+0x2334>
   13664:	lsr	r3, r2, #12
   13668:	uxtb	r2, r2
   1366c:	orr	r3, r3, r1, lsl #20
   13670:	bic	r3, r3, #255	; 0xff
   13674:	orr	r3, r3, r2
   13678:	cmp	r3, #3
   1367c:	bne	135f0 <sg_chk_n_print3@plt+0x2334>
   13680:	b	13614 <sg_chk_n_print3@plt+0x2358>
   13684:	bl	110a0 <__stack_chk_fail@plt>
   13688:	push	{r4, r5, r6, lr}
   1368c:	movw	r4, #37152	; 0x9120
   13690:	movt	r4, #2
   13694:	mov	r6, r0
   13698:	mov	r5, r1
   1369c:	mov	r0, r4
   136a0:	bl	1107c <pthread_mutex_lock@plt>
   136a4:	mov	r0, r6
   136a8:	bl	11238 <safe_strerror@plt>
   136ac:	mov	r2, #128	; 0x80
   136b0:	mov	r1, r0
   136b4:	mov	r0, r5
   136b8:	bl	111d8 <strncpy@plt>
   136bc:	mov	r0, r4
   136c0:	bl	11010 <pthread_mutex_unlock@plt>
   136c4:	mov	r3, #0
   136c8:	mov	r0, r5
   136cc:	strb	r3, [r5, #127]	; 0x7f
   136d0:	pop	{r4, r5, r6, pc}
   136d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136d8:	movw	r8, #37152	; 0x9120
   136dc:	movt	r8, #2
   136e0:	movw	r9, #37140	; 0x9114
   136e4:	sub	sp, sp, #20
   136e8:	mov	fp, r0
   136ec:	ldrd	r2, [r8, #208]	; 0xd0
   136f0:	movt	r9, #2
   136f4:	orrs	r1, r2, r3
   136f8:	beq	13714 <sg_chk_n_print3@plt+0x2458>
   136fc:	strd	r2, [sp]
   13700:	mov	r1, #1
   13704:	movw	r2, #27280	; 0x6a90
   13708:	ldr	r0, [r9]
   1370c:	movt	r2, #1
   13710:	bl	11208 <__fprintf_chk@plt>
   13714:	movw	sl, #37120	; 0x9100
   13718:	movt	sl, #2
   1371c:	ldr	r0, [r8, #104]	; 0x68
   13720:	mov	r3, fp
   13724:	ldrd	r6, [r8, #96]	; 0x60
   13728:	mov	r1, #1
   1372c:	ldr	ip, [r9]
   13730:	movw	r2, #27312	; 0x6ab0
   13734:	ldrd	r4, [sl]
   13738:	movt	r2, #1
   1373c:	str	r0, [sp, #8]
   13740:	subs	r4, r4, r6
   13744:	sbc	r5, r5, r7
   13748:	subs	r4, r4, r0
   1374c:	sbc	r5, r5, r0, asr #31
   13750:	mov	r0, ip
   13754:	strd	r4, [sp]
   13758:	bl	11208 <__fprintf_chk@plt>
   1375c:	ldr	ip, [r8, #216]	; 0xd8
   13760:	ldrd	r4, [sl]
   13764:	mov	r3, fp
   13768:	ldrd	r6, [r8, #208]	; 0xd0
   1376c:	mov	r1, #1
   13770:	ldr	r0, [r9]
   13774:	movw	r2, #27336	; 0x6ac8
   13778:	subs	r4, r4, r6
   1377c:	sbc	r5, r5, r7
   13780:	movt	r2, #1
   13784:	subs	r4, r4, ip
   13788:	sbc	r5, r5, ip, asr #31
   1378c:	str	ip, [sp, #8]
   13790:	strd	r4, [sp]
   13794:	bl	11208 <__fprintf_chk@plt>
   13798:	add	sp, sp, #20
   1379c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137a0:	push	{r4, lr}
   137a4:	movw	r4, #37140	; 0x9114
   137a8:	movt	r4, #2
   137ac:	mov	r1, #1
   137b0:	mov	r2, #181	; 0xb5
   137b4:	movw	r0, #27360	; 0x6ae0
   137b8:	ldr	r3, [r4]
   137bc:	movt	r0, #1
   137c0:	bl	110dc <fwrite@plt>
   137c4:	ldr	r3, [r4]
   137c8:	mov	r1, #1
   137cc:	mov	r2, #536	; 0x218
   137d0:	movw	r0, #27544	; 0x6b98
   137d4:	movt	r0, #1
   137d8:	bl	110dc <fwrite@plt>
   137dc:	ldr	r3, [r4]
   137e0:	movw	r0, #28084	; 0x6db4
   137e4:	mov	r1, #1
   137e8:	movt	r0, #1
   137ec:	movw	r2, #1128	; 0x468
   137f0:	pop	{r4, lr}
   137f4:	b	110dc <fwrite@plt>
   137f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   137fc:	vpush	{d8-d9}
   13800:	movw	r8, #37136	; 0x9110
   13804:	movt	r8, #2
   13808:	sub	sp, sp, #24
   1380c:	mov	r5, r0
   13810:	mov	r1, #0
   13814:	ldr	r3, [r8]
   13818:	add	r0, sp, #12
   1381c:	movw	r9, #37140	; 0x9114
   13820:	movt	r9, #2
   13824:	str	r3, [sp, #20]
   13828:	bl	11100 <gettimeofday@plt>
   1382c:	movw	ip, #37152	; 0x9120
   13830:	movt	ip, #2
   13834:	ldr	r1, [sp, #16]
   13838:	vldr	d7, [pc, #272]	; 13950 <sg_chk_n_print3@plt+0x2694>
   1383c:	ldr	r2, [ip, #348]	; 0x15c
   13840:	movw	lr, #37120	; 0x9100
   13844:	ldr	r3, [ip, #344]	; 0x158
   13848:	movt	lr, #2
   1384c:	ldr	r4, [sp, #12]
   13850:	subs	r1, r1, r2
   13854:	addmi	r1, r1, #999424	; 0xf4000
   13858:	movw	r2, #29216	; 0x7220
   1385c:	rsb	r4, r3, r4
   13860:	addmi	r1, r1, #576	; 0x240
   13864:	submi	r4, r4, #1
   13868:	movt	r2, #1
   1386c:	vmov	s11, r1
   13870:	cmp	r5, #0
   13874:	vmov	s10, r4
   13878:	str	r4, [sp]
   1387c:	vcvt.f64.s32	d6, s11
   13880:	str	r1, [sp, #4]
   13884:	movw	r3, #29224	; 0x7228
   13888:	ldr	r0, [r9]
   1388c:	movt	r3, #1
   13890:	mov	r1, #1
   13894:	movne	r3, r2
   13898:	movw	r2, #29228	; 0x722c
   1389c:	movt	r2, #1
   138a0:	ldrd	r6, [lr]
   138a4:	ldr	sl, [ip, #296]	; 0x128
   138a8:	ldrd	r4, [ip, #208]	; 0xd0
   138ac:	vcvt.f64.s32	d8, s10
   138b0:	vmla.f64	d8, d6, d7
   138b4:	bl	11208 <__fprintf_chk@plt>
   138b8:	vldr	d7, [pc, #152]	; 13958 <sg_chk_n_print3@plt+0x269c>
   138bc:	vcmpe.f64	d8, d7
   138c0:	vmrs	APSR_nzcv, fpscr
   138c4:	ble	138fc <sg_chk_n_print3@plt+0x2640>
   138c8:	vmov	s15, sl
   138cc:	mov	r0, r6
   138d0:	mov	r1, r7
   138d4:	subs	r0, r0, r4
   138d8:	sbc	r1, r1, r5
   138dc:	vcvt.f64.s32	d9, s15
   138e0:	bl	15dec <sg_chk_n_print3@plt+0x4b30>
   138e4:	vldr	d6, [pc, #116]	; 13960 <sg_chk_n_print3@plt+0x26a4>
   138e8:	vmov	d5, r0, r1
   138ec:	vmul.f64	d7, d9, d5
   138f0:	vcmpe.f64	d7, d6
   138f4:	vmrs	APSR_nzcv, fpscr
   138f8:	bgt	13924 <sg_chk_n_print3@plt+0x2668>
   138fc:	ldr	r1, [r9]
   13900:	mov	r0, #10
   13904:	bl	1122c <fputc@plt>
   13908:	ldr	r2, [sp, #20]
   1390c:	ldr	r3, [r8]
   13910:	cmp	r2, r3
   13914:	bne	1394c <sg_chk_n_print3@plt+0x2690>
   13918:	add	sp, sp, #24
   1391c:	vpop	{d8-d9}
   13920:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13924:	vldr	d6, [pc, #60]	; 13968 <sg_chk_n_print3@plt+0x26ac>
   13928:	vmul.f64	d8, d8, d6
   1392c:	ldr	r0, [r9]
   13930:	movw	r2, #29268	; 0x7254
   13934:	mov	r1, #1
   13938:	movt	r2, #1
   1393c:	vdiv.f64	d7, d7, d8
   13940:	vstr	d7, [sp]
   13944:	bl	11208 <__fprintf_chk@plt>
   13948:	b	13908 <sg_chk_n_print3@plt+0x264c>
   1394c:	bl	110a0 <__stack_chk_fail@plt>
   13950:	adcsge	lr, r5, sp, lsl #27
   13954:	mrccc	6, 5, ip, cr0, cr7, {7}
   13958:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
   1395c:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
   13960:	andeq	r0, r0, r0
   13964:	rsbsmi	pc, pc, r0
   13968:	andeq	r0, r0, r0
   1396c:	smlawbmi	lr, r0, r4, r8
   13970:	push	{r3, lr}
   13974:	movw	r3, #37140	; 0x9114
   13978:	movt	r3, #2
   1397c:	movw	r0, #29284	; 0x7264
   13980:	mov	r1, #1
   13984:	movt	r0, #1
   13988:	ldr	r3, [r3]
   1398c:	mov	r2, #32
   13990:	bl	110dc <fwrite@plt>
   13994:	movw	r3, #37152	; 0x9120
   13998:	movt	r3, #2
   1399c:	ldr	r3, [r3, #352]	; 0x160
   139a0:	cmp	r3, #0
   139a4:	beq	139b0 <sg_chk_n_print3@plt+0x26f4>
   139a8:	mov	r0, #1
   139ac:	bl	137f8 <sg_chk_n_print3@plt+0x253c>
   139b0:	movw	r0, #29320	; 0x7288
   139b4:	movt	r0, #1
   139b8:	pop	{r3, lr}
   139bc:	b	136d4 <sg_chk_n_print3@plt+0x2418>
   139c0:	ldr	ip, [r0, #8]
   139c4:	mov	r1, #0
   139c8:	ldr	r3, [r0, #192]	; 0xc0
   139cc:	cmp	ip, #0
   139d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139d4:	add	r8, r0, #100	; 0x64
   139d8:	ldr	r7, [r0, #196]	; 0xc4
   139dc:	sub	sp, sp, #28
   139e0:	ldreq	r9, [r0, #208]	; 0xd0
   139e4:	moveq	r7, r3
   139e8:	ldrne	r3, [r0, #240]	; 0xf0
   139ec:	mov	r6, r0
   139f0:	mov	r2, r7
   139f4:	ldrne	sl, [r0, #260]	; 0x104
   139f8:	ldreq	sl, [r0, #228]	; 0xe4
   139fc:	ldrne	fp, [r0, #248]	; 0xf8
   13a00:	ldreq	fp, [r0, #216]	; 0xd8
   13a04:	streq	r9, [sp, #20]
   13a08:	ldr	r9, [r0, #24]
   13a0c:	mov	r0, r8
   13a10:	strne	r3, [sp, #20]
   13a14:	ldrd	r4, [r6, #16]
   13a18:	str	ip, [sp, #16]
   13a1c:	bl	111cc <memset@plt>
   13a20:	cmp	fp, #0
   13a24:	ldr	ip, [sp, #16]
   13a28:	ldrbne	r2, [r6, #101]	; 0x65
   13a2c:	orrne	r2, r2, #16
   13a30:	strbne	r2, [r6, #101]	; 0x65
   13a34:	cmp	sl, #0
   13a38:	ldrbne	r2, [r6, #101]	; 0x65
   13a3c:	orrne	r2, r2, #8
   13a40:	strbne	r2, [r6, #101]	; 0x65
   13a44:	sub	r2, r7, #6
   13a48:	cmp	r2, #10
   13a4c:	ldrls	pc, [pc, r2, lsl #2]
   13a50:	b	13d44 <sg_chk_n_print3@plt+0x2a88>
   13a54:			; <UNDEFINED> instruction: 0x00013cb8
   13a58:	andeq	r3, r1, r4, asr #26
   13a5c:	andeq	r3, r1, r4, asr #26
   13a60:	andeq	r3, r1, r4, asr #26
   13a64:	andeq	r3, r1, r4, asr ip
   13a68:	andeq	r3, r1, r4, asr #26
   13a6c:	andeq	r3, r1, r8, lsl #24
   13a70:	andeq	r3, r1, r4, asr #26
   13a74:	andeq	r3, r1, r4, asr #26
   13a78:	andeq	r3, r1, r4, asr #26
   13a7c:	andeq	r3, r1, r0, lsl #21
   13a80:	cmp	ip, #0
   13a84:	asr	r1, r5, #24
   13a88:	asr	r2, r5, #16
   13a8c:	strb	r4, [r6, #109]	; 0x6d
   13a90:	moveq	ip, #136	; 0x88
   13a94:	movne	ip, #138	; 0x8a
   13a98:	asr	r0, r5, #8
   13a9c:	strb	r1, [r6, #102]	; 0x66
   13aa0:	strb	r2, [r6, #103]	; 0x67
   13aa4:	lsr	r1, r4, #24
   13aa8:	lsr	r2, r4, #16
   13aac:	strb	r1, [r6, #106]	; 0x6a
   13ab0:	lsr	r4, r4, #8
   13ab4:	lsr	r1, r9, #24
   13ab8:	strb	r2, [r6, #107]	; 0x6b
   13abc:	lsr	r3, r9, #8
   13ac0:	lsr	r2, r9, #16
   13ac4:	strb	r5, [r6, #105]	; 0x69
   13ac8:	strb	ip, [r6, #100]	; 0x64
   13acc:	strb	r9, [r6, #113]	; 0x71
   13ad0:	strb	r0, [r6, #104]	; 0x68
   13ad4:	strb	r4, [r6, #108]	; 0x6c
   13ad8:	strb	r1, [r6, #110]	; 0x6e
   13adc:	strb	r2, [r6, #111]	; 0x6f
   13ae0:	strb	r3, [r6, #112]	; 0x70
   13ae4:	add	r4, r6, #36	; 0x24
   13ae8:	mov	r1, #0
   13aec:	mov	r2, #64	; 0x40
   13af0:	mov	r0, r4
   13af4:	bl	111cc <memset@plt>
   13af8:	ldr	lr, [r6, #24]
   13afc:	ldr	fp, [r6, #180]	; 0xb4
   13b00:	mov	r0, #83	; 0x53
   13b04:	ldr	ip, [r6, #8]
   13b08:	mov	r1, #64	; 0x40
   13b0c:	ldr	r9, [sp, #20]
   13b10:	add	r2, r6, #116	; 0x74
   13b14:	mul	fp, lr, fp
   13b18:	cmp	ip, #0
   13b1c:	ldr	sl, [r6, #28]
   13b20:	movw	r3, #60000	; 0xea60
   13b24:	ldr	r5, [r6, #16]
   13b28:	strb	r7, [r6, #44]	; 0x2c
   13b2c:	mvnne	r7, #1
   13b30:	mvneq	r7, #2
   13b34:	cmp	r9, #0
   13b38:	str	r7, [r6, #40]	; 0x28
   13b3c:	str	r8, [r6, #56]	; 0x38
   13b40:	str	r6, [r6, #76]	; 0x4c
   13b44:	str	fp, [r6, #48]	; 0x30
   13b48:	str	sl, [r6, #52]	; 0x34
   13b4c:	str	r5, [r6, #72]	; 0x48
   13b50:	str	r0, [r6, #36]	; 0x24
   13b54:	strb	r1, [r6, #45]	; 0x2d
   13b58:	str	r2, [r6, #60]	; 0x3c
   13b5c:	str	r3, [r6, #64]	; 0x40
   13b60:	ldr	r7, [r6, #20]
   13b64:	ldrne	r3, [r6, #68]	; 0x44
   13b68:	orrne	r3, r3, #1
   13b6c:	strne	r3, [r6, #68]	; 0x44
   13b70:	ldr	r3, [r6, #264]	; 0x108
   13b74:	cmp	r3, #8
   13b78:	ble	13bd8 <sg_chk_n_print3@plt+0x291c>
   13b7c:	cmp	ip, #0
   13b80:	movw	r1, #37140	; 0x9114
   13b84:	movw	r2, #29364	; 0x72b4
   13b88:	movt	r1, #2
   13b8c:	movt	r2, #1
   13b90:	movw	r3, #29372	; 0x72bc
   13b94:	ldr	r0, [r1]
   13b98:	movt	r3, #1
   13b9c:	stm	sp, {r5, r7}
   13ba0:	movne	r3, r2
   13ba4:	str	lr, [sp, #8]
   13ba8:	mov	r1, #1
   13bac:	movw	r2, #29700	; 0x7404
   13bb0:	movt	r2, #1
   13bb4:	bl	11208 <__fprintf_chk@plt>
   13bb8:	ldr	r0, [r6, #56]	; 0x38
   13bbc:	bl	11028 <sg_print_command@plt>
   13bc0:	b	13bd4 <sg_chk_n_print3@plt+0x2918>
   13bc4:	bl	111c0 <__errno_location@plt>
   13bc8:	ldr	r3, [r0]
   13bcc:	cmp	r3, #4
   13bd0:	bne	13d94 <sg_chk_n_print3@plt+0x2ad8>
   13bd4:	ldr	ip, [r6, #8]
   13bd8:	ldr	r3, [r6, #4]
   13bdc:	cmp	ip, #0
   13be0:	ldr	r0, [r6]
   13be4:	mov	r1, r4
   13be8:	mov	r2, #64	; 0x40
   13bec:	movne	r0, r3
   13bf0:	bl	111f0 <write@plt>
   13bf4:	cmp	r0, #0
   13bf8:	blt	13bc4 <sg_chk_n_print3@plt+0x2908>
   13bfc:	mov	r0, #0
   13c00:	add	sp, sp, #28
   13c04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c08:	cmp	ip, #0
   13c0c:	lsr	r1, r4, #24
   13c10:	lsr	r2, r4, #16
   13c14:	strb	r4, [r6, #105]	; 0x69
   13c18:	moveq	ip, #168	; 0xa8
   13c1c:	movne	ip, #170	; 0xaa
   13c20:	strb	r1, [r6, #102]	; 0x66
   13c24:	lsr	r4, r4, #8
   13c28:	strb	r2, [r6, #103]	; 0x67
   13c2c:	lsr	r1, r9, #24
   13c30:	lsr	r2, r9, #16
   13c34:	lsr	r3, r9, #8
   13c38:	strb	ip, [r6, #100]	; 0x64
   13c3c:	strb	r9, [r6, #109]	; 0x6d
   13c40:	strb	r4, [r6, #104]	; 0x68
   13c44:	strb	r1, [r6, #106]	; 0x6a
   13c48:	strb	r2, [r6, #107]	; 0x6b
   13c4c:	strb	r3, [r6, #108]	; 0x6c
   13c50:	b	13ae4 <sg_chk_n_print3@plt+0x2828>
   13c54:	cmp	ip, #0
   13c58:	lsr	r2, r4, #24
   13c5c:	lsr	r1, r9, #8
   13c60:	strb	r4, [r6, #105]	; 0x69
   13c64:	moveq	ip, #40	; 0x28
   13c68:	movne	ip, #42	; 0x2a
   13c6c:	lsrs	r3, r9, #16
   13c70:	strb	ip, [r6, #100]	; 0x64
   13c74:	lsr	r3, r4, #16
   13c78:	strb	r9, [r6, #108]	; 0x6c
   13c7c:	lsr	r4, r4, #8
   13c80:	strb	r1, [r6, #107]	; 0x6b
   13c84:	strb	r2, [r6, #102]	; 0x66
   13c88:	strb	r3, [r6, #103]	; 0x67
   13c8c:	strb	r4, [r6, #104]	; 0x68
   13c90:	beq	13ae4 <sg_chk_n_print3@plt+0x2828>
   13c94:	movw	r8, #37140	; 0x9114
   13c98:	movt	r8, #2
   13c9c:	movw	r2, #29576	; 0x7388
   13ca0:	mov	r1, #1
   13ca4:	ldr	r0, [r8]
   13ca8:	movt	r2, #1
   13cac:	movw	r3, #65535	; 0xffff
   13cb0:	bl	11208 <__fprintf_chk@plt>
   13cb4:	b	13d64 <sg_chk_n_print3@plt+0x2aa8>
   13cb8:	cmp	ip, #0
   13cbc:	ubfx	r1, r4, #16, #5
   13cc0:	lsr	r2, r4, #8
   13cc4:	strb	r4, [r6, #103]	; 0x67
   13cc8:	moveq	ip, #8
   13ccc:	movne	ip, #10
   13cd0:	cmp	r9, #256	; 0x100
   13cd4:	strb	ip, [r6, #100]	; 0x64
   13cd8:	strb	r1, [r6, #101]	; 0x65
   13cdc:	strb	r2, [r6, #102]	; 0x66
   13ce0:	beq	13db4 <sg_chk_n_print3@plt+0x2af8>
   13ce4:	strb	r9, [r6, #104]	; 0x68
   13ce8:	bhi	13dc0 <sg_chk_n_print3@plt+0x2b04>
   13cec:	adds	r4, r4, r9
   13cf0:	mov	r2, #0
   13cf4:	adc	r5, r5, #0
   13cf8:	subs	r4, r4, #1
   13cfc:	sbc	r5, r5, #0
   13d00:	movt	r2, #65504	; 0xffe0
   13d04:	mvn	r3, #0
   13d08:	and	r2, r2, r4
   13d0c:	and	r3, r3, r5
   13d10:	orrs	r1, r2, r3
   13d14:	bne	13de4 <sg_chk_n_print3@plt+0x2b28>
   13d18:	orrs	fp, sl, fp
   13d1c:	beq	13ae4 <sg_chk_n_print3@plt+0x2828>
   13d20:	movw	r8, #37140	; 0x9114
   13d24:	movt	r8, #2
   13d28:	movw	r0, #29508	; 0x7344
   13d2c:	mov	r1, #1
   13d30:	ldr	r3, [r8]
   13d34:	mov	r2, #64	; 0x40
   13d38:	movt	r0, #1
   13d3c:	bl	110dc <fwrite@plt>
   13d40:	b	13d64 <sg_chk_n_print3@plt+0x2aa8>
   13d44:	movw	r8, #37140	; 0x9114
   13d48:	movt	r8, #2
   13d4c:	movw	r2, #29640	; 0x73c8
   13d50:	mov	r3, r7
   13d54:	ldr	r0, [r8]
   13d58:	movt	r2, #1
   13d5c:	mov	r1, #1
   13d60:	bl	11208 <__fprintf_chk@plt>
   13d64:	ldrd	r4, [r6, #16]
   13d68:	mov	r1, #1
   13d6c:	ldr	r0, [r8]
   13d70:	movw	r2, #29776	; 0x7450
   13d74:	movt	r2, #1
   13d78:	strd	r4, [sp]
   13d7c:	ldr	r3, [r6, #24]
   13d80:	str	r3, [sp, #8]
   13d84:	bl	11208 <__fprintf_chk@plt>
   13d88:	mvn	r0, #0
   13d8c:	add	sp, sp, #28
   13d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d94:	cmp	r3, #12
   13d98:	moveq	r0, #1
   13d9c:	beq	13c00 <sg_chk_n_print3@plt+0x2944>
   13da0:	movw	r0, #29744	; 0x7430
   13da4:	movt	r0, #1
   13da8:	bl	110c4 <perror@plt>
   13dac:	mvn	r0, #0
   13db0:	b	13c00 <sg_chk_n_print3@plt+0x2944>
   13db4:	mov	r2, #0
   13db8:	strb	r2, [r6, #104]	; 0x68
   13dbc:	b	13cec <sg_chk_n_print3@plt+0x2a30>
   13dc0:	movw	r8, #37140	; 0x9114
   13dc4:	movt	r8, #2
   13dc8:	movw	r0, #29380	; 0x72c4
   13dcc:	mov	r1, #1
   13dd0:	ldr	r3, [r8]
   13dd4:	mov	r2, #61	; 0x3d
   13dd8:	movt	r0, #1
   13ddc:	bl	110dc <fwrite@plt>
   13de0:	b	13d64 <sg_chk_n_print3@plt+0x2aa8>
   13de4:	movw	r8, #37140	; 0x9114
   13de8:	movt	r8, #2
   13dec:	movw	r2, #29444	; 0x7304
   13df0:	movw	r3, #65535	; 0xffff
   13df4:	ldr	r0, [r8]
   13df8:	movt	r2, #1
   13dfc:	movt	r3, #31
   13e00:	mov	r1, #1
   13e04:	bl	11208 <__fprintf_chk@plt>
   13e08:	b	13d64 <sg_chk_n_print3@plt+0x2aa8>
   13e0c:	movw	r3, #37136	; 0x9110
   13e10:	movt	r3, #2
   13e14:	push	{r4, r5, r6, lr}
   13e18:	movw	r4, #37140	; 0x9114
   13e1c:	ldr	r3, [r3]
   13e20:	sub	sp, sp, #8
   13e24:	add	r6, r0, #224	; 0xe0
   13e28:	movt	r4, #2
   13e2c:	mov	r5, r0
   13e30:	str	r3, [sp, #4]
   13e34:	ldr	r0, [pc, #60]	; 13e78 <sg_chk_n_print3@plt+0x2bbc>
   13e38:	mov	r1, sp
   13e3c:	bl	11094 <sigwait@plt>
   13e40:	ldr	r3, [sp]
   13e44:	cmp	r3, #2
   13e48:	bne	13e34 <sg_chk_n_print3@plt+0x2b78>
   13e4c:	mov	r1, #1
   13e50:	mov	r2, #30
   13e54:	ldr	r3, [r4]
   13e58:	movw	r0, #29828	; 0x7484
   13e5c:	movt	r0, #1
   13e60:	bl	110dc <fwrite@plt>
   13e64:	mov	r0, r5
   13e68:	bl	134d8 <sg_chk_n_print3@plt+0x221c>
   13e6c:	mov	r0, r6
   13e70:	bl	11034 <pthread_cond_broadcast@plt>
   13e74:	b	13e34 <sg_chk_n_print3@plt+0x2b78>
   13e78:	andeq	r9, r2, r4, lsl #5
   13e7c:	push	{r4, r5, r6, r7, lr}
   13e80:	movw	r4, #37136	; 0x9110
   13e84:	movt	r4, #2
   13e88:	sub	sp, sp, #148	; 0x94
   13e8c:	add	r6, sp, #144	; 0x90
   13e90:	mov	r5, #0
   13e94:	ldr	r3, [r4]
   13e98:	mov	r7, r0
   13e9c:	add	r0, sp, #4
   13ea0:	str	r5, [r6, #-144]!	; 0xffffff70
   13ea4:	str	r3, [sp, #140]	; 0x8c
   13ea8:	bl	11214 <sigemptyset@plt>
   13eac:	mov	r1, sp
   13eb0:	mov	r2, r5
   13eb4:	mov	r0, r7
   13eb8:	str	r5, [sp, #132]	; 0x84
   13ebc:	bl	110d0 <sigaction@plt>
   13ec0:	movw	r3, #37140	; 0x9114
   13ec4:	movt	r3, #2
   13ec8:	movw	r0, #29860	; 0x74a4
   13ecc:	mov	r1, #1
   13ed0:	movt	r0, #1
   13ed4:	ldr	r3, [r3]
   13ed8:	mov	r2, #22
   13edc:	bl	110dc <fwrite@plt>
   13ee0:	movw	r3, #37152	; 0x9120
   13ee4:	movt	r3, #2
   13ee8:	ldr	r3, [r3, #352]	; 0x160
   13eec:	cmp	r3, r5
   13ef0:	beq	13efc <sg_chk_n_print3@plt+0x2c40>
   13ef4:	mov	r0, r5
   13ef8:	bl	137f8 <sg_chk_n_print3@plt+0x253c>
   13efc:	movw	r0, #31432	; 0x7ac8
   13f00:	movt	r0, #1
   13f04:	bl	136d4 <sg_chk_n_print3@plt+0x2418>
   13f08:	bl	1116c <getpid@plt>
   13f0c:	mov	r1, r7
   13f10:	bl	11160 <kill@plt>
   13f14:	ldr	r2, [sp, #140]	; 0x8c
   13f18:	ldr	r3, [r4]
   13f1c:	cmp	r2, r3
   13f20:	bne	13f2c <sg_chk_n_print3@plt+0x2c70>
   13f24:	add	sp, sp, #148	; 0x94
   13f28:	pop	{r4, r5, r6, r7, pc}
   13f2c:	bl	110a0 <__stack_chk_fail@plt>
   13f30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f34:	movw	sl, #37136	; 0x9110
   13f38:	movt	sl, #2
   13f3c:	sub	sp, sp, #268	; 0x10c
   13f40:	mov	r2, r0
   13f44:	mov	r7, r1
   13f48:	ldr	r3, [sl]
   13f4c:	mov	r1, r2
   13f50:	add	r0, sp, #4
   13f54:	mov	r2, #256	; 0x100
   13f58:	mov	r9, #0
   13f5c:	str	r3, [sp, #260]	; 0x104
   13f60:	bl	111d8 <strncpy@plt>
   13f64:	ldrb	r3, [sp, #4]
   13f68:	strb	r9, [sp, #259]	; 0x103
   13f6c:	cmp	r3, r9
   13f70:	addne	r4, sp, #4
   13f74:	movne	r8, #1
   13f78:	beq	14118 <sg_chk_n_print3@plt+0x2e5c>
   13f7c:	mov	r1, #44	; 0x2c
   13f80:	mov	r0, r4
   13f84:	bl	11190 <strchr@plt>
   13f88:	movw	r1, #29900	; 0x74cc
   13f8c:	movt	r1, #1
   13f90:	cmp	r0, #0
   13f94:	strbne	r9, [r0]
   13f98:	addne	r5, r0, #1
   13f9c:	moveq	r5, r0
   13fa0:	mov	r0, r4
   13fa4:	bl	11058 <strcmp@plt>
   13fa8:	cmp	r0, #0
   13fac:	streq	r8, [r7]
   13fb0:	beq	13ff0 <sg_chk_n_print3@plt+0x2d34>
   13fb4:	ldrb	r6, [r4]
   13fb8:	cmp	r6, #99	; 0x63
   13fbc:	beq	14000 <sg_chk_n_print3@plt+0x2d44>
   13fc0:	cmp	r6, #100	; 0x64
   13fc4:	bne	1400c <sg_chk_n_print3@plt+0x2d50>
   13fc8:	ldrb	fp, [r4, #1]
   13fcc:	cmp	fp, #105	; 0x69
   13fd0:	beq	140d0 <sg_chk_n_print3@plt+0x2e14>
   13fd4:	movw	r1, #29956	; 0x7504
   13fd8:	mov	r0, r4
   13fdc:	movt	r1, #1
   13fe0:	bl	11058 <strcmp@plt>
   13fe4:	cmp	r0, #0
   13fe8:	bne	140f0 <sg_chk_n_print3@plt+0x2e34>
   13fec:	str	r8, [r7, #12]
   13ff0:	cmp	r5, #0
   13ff4:	beq	140b4 <sg_chk_n_print3@plt+0x2df8>
   13ff8:	mov	r4, r5
   13ffc:	b	13f7c <sg_chk_n_print3@plt+0x2cc0>
   14000:	ldrb	r3, [r4, #1]
   14004:	cmp	r3, #111	; 0x6f
   14008:	beq	14090 <sg_chk_n_print3@plt+0x2dd4>
   1400c:	movw	r1, #29956	; 0x7504
   14010:	mov	r0, r4
   14014:	movt	r1, #1
   14018:	bl	11058 <strcmp@plt>
   1401c:	cmp	r0, #0
   14020:	beq	13fec <sg_chk_n_print3@plt+0x2d30>
   14024:	movw	r1, #29908	; 0x74d4
   14028:	mov	r0, r4
   1402c:	movt	r1, #1
   14030:	bl	11058 <strcmp@plt>
   14034:	cmp	r0, #0
   14038:	streq	r8, [r7, #20]
   1403c:	beq	13ff0 <sg_chk_n_print3@plt+0x2d34>
   14040:	movw	r1, #29916	; 0x74dc
   14044:	mov	r0, r4
   14048:	movt	r1, #1
   1404c:	bl	11058 <strcmp@plt>
   14050:	cmp	r0, #0
   14054:	streq	r8, [r7, #24]
   14058:	beq	13ff0 <sg_chk_n_print3@plt+0x2d34>
   1405c:	cmp	r6, #102	; 0x66
   14060:	bne	14140 <sg_chk_n_print3@plt+0x2e84>
   14064:	ldrb	r3, [r4, #1]
   14068:	cmp	r3, #117	; 0x75
   1406c:	bne	14140 <sg_chk_n_print3@plt+0x2e84>
   14070:	ldrb	r3, [r4, #2]
   14074:	cmp	r3, #97	; 0x61
   14078:	bne	14140 <sg_chk_n_print3@plt+0x2e84>
   1407c:	ldrb	r3, [r4, #3]
   14080:	cmp	r3, #0
   14084:	bne	14140 <sg_chk_n_print3@plt+0x2e84>
   14088:	str	r8, [r7, #28]
   1408c:	b	13ff0 <sg_chk_n_print3@plt+0x2d34>
   14090:	ldrb	r3, [r4, #2]
   14094:	cmp	r3, #101	; 0x65
   14098:	bne	1400c <sg_chk_n_print3@plt+0x2d50>
   1409c:	ldrb	r3, [r4, #3]
   140a0:	cmp	r3, #0
   140a4:	bne	1400c <sg_chk_n_print3@plt+0x2d50>
   140a8:	cmp	r5, #0
   140ac:	str	r8, [r7, #4]
   140b0:	bne	13ff8 <sg_chk_n_print3@plt+0x2d3c>
   140b4:	mov	r0, r5
   140b8:	ldr	r2, [sp, #260]	; 0x104
   140bc:	ldr	r3, [sl]
   140c0:	cmp	r2, r3
   140c4:	bne	14180 <sg_chk_n_print3@plt+0x2ec4>
   140c8:	add	sp, sp, #268	; 0x10c
   140cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140d0:	ldrb	r3, [r4, #2]
   140d4:	cmp	r3, #111	; 0x6f
   140d8:	bne	13fd4 <sg_chk_n_print3@plt+0x2d18>
   140dc:	ldrb	r3, [r4, #3]
   140e0:	cmp	r3, #0
   140e4:	bne	13fd4 <sg_chk_n_print3@plt+0x2d18>
   140e8:	str	r8, [r7, #8]
   140ec:	b	13ff0 <sg_chk_n_print3@plt+0x2d34>
   140f0:	cmp	fp, #112	; 0x70
   140f4:	bne	14024 <sg_chk_n_print3@plt+0x2d68>
   140f8:	ldrb	r3, [r4, #2]
   140fc:	cmp	r3, #111	; 0x6f
   14100:	bne	14024 <sg_chk_n_print3@plt+0x2d68>
   14104:	ldrb	r3, [r4, #3]
   14108:	cmp	r3, #0
   1410c:	bne	14024 <sg_chk_n_print3@plt+0x2d68>
   14110:	str	r8, [r7, #16]
   14114:	b	13ff0 <sg_chk_n_print3@plt+0x2d34>
   14118:	movw	r3, #37140	; 0x9114
   1411c:	movt	r3, #2
   14120:	movw	r0, #29884	; 0x74bc
   14124:	mov	r1, #1
   14128:	ldr	r3, [r3]
   1412c:	movt	r0, #1
   14130:	mov	r2, #14
   14134:	bl	110dc <fwrite@plt>
   14138:	mov	r0, #1
   1413c:	b	140b8 <sg_chk_n_print3@plt+0x2dfc>
   14140:	movw	r1, #29924	; 0x74e4
   14144:	mov	r0, r4
   14148:	movt	r1, #1
   1414c:	bl	11058 <strcmp@plt>
   14150:	cmp	r0, #0
   14154:	beq	13ff0 <sg_chk_n_print3@plt+0x2d34>
   14158:	movw	r1, #37140	; 0x9114
   1415c:	movt	r1, #2
   14160:	mov	r3, r4
   14164:	movw	r2, #29932	; 0x74ec
   14168:	ldr	r0, [r1]
   1416c:	movt	r2, #1
   14170:	mov	r1, #1
   14174:	bl	11208 <__fprintf_chk@plt>
   14178:	mov	r0, #1
   1417c:	b	140b8 <sg_chk_n_print3@plt+0x2dfc>
   14180:	bl	110a0 <__stack_chk_fail@plt>
   14184:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14188:	movw	r6, #37136	; 0x9110
   1418c:	movt	r6, #2
   14190:	sub	sp, sp, #732	; 0x2dc
   14194:	mov	r5, r0
   14198:	mov	r4, r1
   1419c:	ldr	r3, [r6]
   141a0:	mov	r7, r2
   141a4:	add	r0, sp, #20
   141a8:	mov	r2, #64	; 0x40
   141ac:	mov	r1, #0
   141b0:	str	r3, [sp, #724]	; 0x2d4
   141b4:	bl	111cc <memset@plt>
   141b8:	ldr	r3, [r4, #16]
   141bc:	cmp	r5, #0
   141c0:	mov	r2, #83	; 0x53
   141c4:	str	r2, [sp, #20]
   141c8:	mvneq	r2, #2
   141cc:	mvnne	r2, #1
   141d0:	str	r2, [sp, #24]
   141d4:	str	r3, [sp, #56]	; 0x38
   141d8:	b	141ec <sg_chk_n_print3@plt+0x2f30>
   141dc:	bl	111c0 <__errno_location@plt>
   141e0:	ldr	r1, [r0]
   141e4:	cmp	r1, #4
   141e8:	bne	14444 <sg_chk_n_print3@plt+0x3188>
   141ec:	ldr	lr, [r4, #4]
   141f0:	cmp	r5, #0
   141f4:	ldr	r0, [r4]
   141f8:	add	r1, sp, #20
   141fc:	mov	r2, #64	; 0x40
   14200:	movne	r0, lr
   14204:	bl	11064 <read@plt>
   14208:	cmp	r0, #0
   1420c:	blt	141dc <sg_chk_n_print3@plt+0x2f20>
   14210:	ldr	fp, [sp, #60]	; 0x3c
   14214:	cmp	fp, r4
   14218:	addeq	r8, r4, #36	; 0x24
   1421c:	addeq	r9, sp, #84	; 0x54
   14220:	addeq	r4, sp, #20
   14224:	moveq	lr, r8
   14228:	bne	144ac <sg_chk_n_print3@plt+0x31f0>
   1422c:	mov	ip, r4
   14230:	add	lr, lr, #16
   14234:	ldm	ip!, {r0, r1, r2, r3}
   14238:	add	r4, r4, #16
   1423c:	cmp	ip, r9
   14240:	str	r0, [lr, #-16]
   14244:	str	r1, [lr, #-12]
   14248:	str	r2, [lr, #-8]
   1424c:	str	r3, [lr, #-4]
   14250:	bne	1422c <sg_chk_n_print3@plt+0x2f70>
   14254:	mov	r0, r8
   14258:	bl	1119c <sg_err_category3@plt>
   1425c:	mov	sl, r0
   14260:	cmp	r0, #21
   14264:	ldrls	pc, [pc, r0, lsl #2]
   14268:	b	143cc <sg_chk_n_print3@plt+0x3110>
   1426c:	andeq	r4, r1, r8, ror #5
   14270:	andeq	r4, r1, ip, asr #7
   14274:	andeq	r4, r1, ip, asr #7
   14278:	andeq	r4, r1, ip, asr #7
   1427c:	andeq	r4, r1, ip, asr #7
   14280:	andeq	r4, r1, ip, asr #7
   14284:	muleq	r1, r4, r3
   14288:	andeq	r4, r1, ip, asr #7
   1428c:	andeq	r4, r1, ip, asr #7
   14290:	andeq	r4, r1, ip, asr #7
   14294:	andeq	r4, r1, ip, asr #7
   14298:	muleq	r1, r4, r3
   1429c:	andeq	r4, r1, ip, asr #7
   142a0:	andeq	r4, r1, ip, asr #7
   142a4:	andeq	r4, r1, ip, asr #7
   142a8:	andeq	r4, r1, ip, asr #7
   142ac:	andeq	r4, r1, ip, asr #7
   142b0:	andeq	r4, r1, ip, asr #7
   142b4:	andeq	r4, r1, ip, asr #7
   142b8:	andeq	r4, r1, ip, asr #7
   142bc:	andeq	r4, r1, ip, asr #7
   142c0:	andeq	r4, r1, r4, asr #5
   142c4:	movw	r3, #30072	; 0x7578
   142c8:	cmp	r5, #0
   142cc:	movt	r3, #1
   142d0:	movw	r0, #30092	; 0x758c
   142d4:	mov	r1, r8
   142d8:	movt	r0, #1
   142dc:	mov	r2, #0
   142e0:	movne	r0, r3
   142e4:	bl	112bc <sg_chk_n_print3@plt>
   142e8:	cmp	r5, #0
   142ec:	beq	1436c <sg_chk_n_print3@plt+0x30b0>
   142f0:	ldr	r3, [fp, #240]	; 0xf0
   142f4:	cmp	r3, #0
   142f8:	bne	14378 <sg_chk_n_print3@plt+0x30bc>
   142fc:	mov	r3, #0
   14300:	str	r3, [fp, #184]	; 0xb8
   14304:	ldr	r2, [fp, #264]	; 0x108
   14308:	ldr	r3, [fp, #88]	; 0x58
   1430c:	cmp	r2, #8
   14310:	str	r3, [fp, #188]	; 0xbc
   14314:	movle	r0, #0
   14318:	ble	14354 <sg_chk_n_print3@plt+0x3098>
   1431c:	cmp	r5, #0
   14320:	movw	r1, #37140	; 0x9114
   14324:	movw	r2, #29372	; 0x72bc
   14328:	movt	r1, #2
   1432c:	movt	r2, #1
   14330:	movw	r3, #29364	; 0x72b4
   14334:	ldr	r0, [r1]
   14338:	movt	r3, #1
   1433c:	mov	r1, #1
   14340:	moveq	r3, r2
   14344:	movw	r2, #30264	; 0x7638
   14348:	movt	r2, #1
   1434c:	bl	11208 <__fprintf_chk@plt>
   14350:	mov	r0, #0
   14354:	ldr	r2, [sp, #724]	; 0x2d4
   14358:	ldr	r3, [r6]
   1435c:	cmp	r2, r3
   14360:	bne	14458 <sg_chk_n_print3@plt+0x319c>
   14364:	add	sp, sp, #732	; 0x2dc
   14368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1436c:	ldr	r3, [fp, #208]	; 0xd0
   14370:	cmp	r3, #0
   14374:	beq	142fc <sg_chk_n_print3@plt+0x3040>
   14378:	ldr	r3, [fp, #96]	; 0x60
   1437c:	and	r3, r3, #6
   14380:	cmp	r3, #2
   14384:	beq	142fc <sg_chk_n_print3@plt+0x3040>
   14388:	mov	r3, #1
   1438c:	str	r3, [fp, #184]	; 0xb8
   14390:	b	14304 <sg_chk_n_print3@plt+0x3048>
   14394:	ldr	r3, [fp, #264]	; 0x108
   14398:	cmp	r3, #8
   1439c:	ble	1443c <sg_chk_n_print3@plt+0x3180>
   143a0:	cmp	r5, #0
   143a4:	movw	r3, #30112	; 0x75a0
   143a8:	movt	r3, #1
   143ac:	movw	r0, #30120	; 0x75a8
   143b0:	mov	r1, r8
   143b4:	movt	r0, #1
   143b8:	mov	r2, #0
   143bc:	movne	r0, r3
   143c0:	bl	112bc <sg_chk_n_print3@plt>
   143c4:	mov	r0, sl
   143c8:	b	14354 <sg_chk_n_print3@plt+0x3098>
   143cc:	cmp	r5, #0
   143d0:	movw	r3, #30112	; 0x75a0
   143d4:	movt	r3, #1
   143d8:	movw	r2, #30120	; 0x75a8
   143dc:	movt	r2, #1
   143e0:	mov	r1, #512	; 0x200
   143e4:	movne	r2, r3
   143e8:	movw	r3, #30216	; 0x7608
   143ec:	str	r2, [sp, #4]
   143f0:	movt	r3, #1
   143f4:	str	r3, [sp]
   143f8:	mov	r2, #1
   143fc:	ldrd	r4, [fp, #16]
   14400:	mov	r3, r1
   14404:	add	r0, sp, #212	; 0xd4
   14408:	strd	r4, [sp, #8]
   1440c:	bl	112b0 <__snprintf_chk@plt>
   14410:	mov	r0, r7
   14414:	bl	1107c <pthread_mutex_lock@plt>
   14418:	subs	r2, r0, #0
   1441c:	bne	144ec <sg_chk_n_print3@plt+0x3230>
   14420:	mov	r1, r8
   14424:	add	r0, sp, #212	; 0xd4
   14428:	bl	112bc <sg_chk_n_print3@plt>
   1442c:	mov	r0, r7
   14430:	bl	11010 <pthread_mutex_unlock@plt>
   14434:	cmp	r0, #0
   14438:	bne	1445c <sg_chk_n_print3@plt+0x31a0>
   1443c:	mov	r0, sl
   14440:	b	14354 <sg_chk_n_print3@plt+0x3098>
   14444:	movw	r0, #30292	; 0x7654
   14448:	movt	r0, #1
   1444c:	bl	110c4 <perror@plt>
   14450:	mvn	r0, #0
   14454:	b	14354 <sg_chk_n_print3@plt+0x3098>
   14458:	bl	110a0 <__stack_chk_fail@plt>
   1445c:	movw	r3, #37140	; 0x9114
   14460:	movt	r3, #2
   14464:	mov	r1, r9
   14468:	ldr	r4, [r3]
   1446c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14470:	movw	r2, #1067	; 0x42b
   14474:	movw	r3, #30204	; 0x75fc
   14478:	str	r2, [sp, #4]
   1447c:	movt	r3, #1
   14480:	movw	r2, #30128	; 0x75b0
   14484:	str	r3, [sp]
   14488:	movt	r2, #1
   1448c:	movw	r3, #30244	; 0x7624
   14490:	movt	r3, #1
   14494:	str	r0, [sp, #8]
   14498:	mov	r1, #1
   1449c:	mov	r0, r4
   144a0:	bl	11208 <__fprintf_chk@plt>
   144a4:	mov	r0, #1
   144a8:	bl	11178 <exit@plt>
   144ac:	movw	r3, #37140	; 0x9114
   144b0:	movt	r3, #2
   144b4:	mov	r0, #0
   144b8:	add	r1, sp, #212	; 0xd4
   144bc:	ldr	r4, [r3]
   144c0:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   144c4:	movw	r2, #1039	; 0x40f
   144c8:	movw	r3, #30204	; 0x75fc
   144cc:	str	r2, [sp, #4]
   144d0:	movt	r3, #1
   144d4:	movw	r2, #30128	; 0x75b0
   144d8:	str	r3, [sp]
   144dc:	movt	r2, #1
   144e0:	movw	r3, #30148	; 0x75c4
   144e4:	movt	r3, #1
   144e8:	b	14494 <sg_chk_n_print3@plt+0x31d8>
   144ec:	movw	r3, #37140	; 0x9114
   144f0:	movt	r3, #2
   144f4:	mov	r1, r9
   144f8:	ldr	r4, [r3]
   144fc:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14500:	movw	r2, #1064	; 0x428
   14504:	movw	r3, #30204	; 0x75fc
   14508:	str	r2, [sp, #4]
   1450c:	movt	r3, #1
   14510:	movw	r2, #30128	; 0x75b0
   14514:	str	r3, [sp]
   14518:	movt	r2, #1
   1451c:	movw	r3, #30228	; 0x7614
   14520:	movt	r3, #1
   14524:	b	14494 <sg_chk_n_print3@plt+0x31d8>
   14528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1452c:	movw	r6, #37136	; 0x9110
   14530:	movt	r6, #2
   14534:	ldr	r2, [r0, #276]	; 0x114
   14538:	ldr	sl, [r0, #272]	; 0x110
   1453c:	sub	sp, sp, #2896	; 0xb50
   14540:	sub	sp, sp, #12
   14544:	ldr	ip, [r6]
   14548:	mov	r3, #0
   1454c:	ldrd	r4, [r0, #120]	; 0x78
   14550:	mov	r1, r3
   14554:	str	r6, [sp, #48]	; 0x30
   14558:	mul	sl, sl, r2
   1455c:	ldrd	r6, [r0, #8]
   14560:	mov	r2, #272	; 0x110
   14564:	mov	r8, r0
   14568:	add	r0, sp, #64	; 0x40
   1456c:	str	ip, [sp, #2900]	; 0xb54
   14570:	str	r3, [sp, #60]	; 0x3c
   14574:	bl	111cc <memset@plt>
   14578:	mov	r0, #30
   1457c:	subs	r4, r4, r6
   14580:	sbc	r5, r5, r7
   14584:	bl	110b8 <sysconf@plt>
   14588:	mov	r9, r0
   1458c:	add	r0, r0, sl
   14590:	bl	11130 <malloc@plt>
   14594:	cmp	r0, #0
   14598:	mov	ip, r0
   1459c:	str	r0, [sp, #96]	; 0x60
   145a0:	beq	1550c <sg_chk_n_print3@plt+0x4250>
   145a4:	add	r6, r8, #24
   145a8:	add	r7, sp, #264	; 0x108
   145ac:	add	lr, r8, #136	; 0x88
   145b0:	add	ip, ip, r9
   145b4:	ldm	r6!, {r0, r1, r2, r3}
   145b8:	rsb	r9, r9, #0
   145bc:	ldr	sl, [r8, #272]	; 0x110
   145c0:	sub	ip, ip, #1
   145c4:	and	ip, ip, r9
   145c8:	str	ip, [sp, #92]	; 0x5c
   145cc:	add	ip, sp, #296	; 0x128
   145d0:	movw	r9, #37140	; 0x9114
   145d4:	stmia	r7!, {r0, r1, r2, r3}
   145d8:	movt	r9, #2
   145dc:	ldm	r6, {r0, r1, r2, r3}
   145e0:	add	fp, r8, #88	; 0x58
   145e4:	ldr	r6, [r8]
   145e8:	str	sl, [sp, #244]	; 0xf4
   145ec:	movw	sl, #37152	; 0x9120
   145f0:	str	r9, [sp, #44]	; 0x2c
   145f4:	movt	sl, #2
   145f8:	stm	r7, {r0, r1, r2, r3}
   145fc:	ldr	r7, [r8, #112]	; 0x70
   14600:	ldm	lr!, {r0, r1, r2, r3}
   14604:	str	r6, [sp, #64]	; 0x40
   14608:	str	r7, [sp, #68]	; 0x44
   1460c:	ldr	r6, [r8, #312]	; 0x138
   14610:	ldr	r7, [r8, #20]
   14614:	str	sl, [sp, #52]	; 0x34
   14618:	str	r6, [sp, #328]	; 0x148
   1461c:	ldr	r6, [r8, #132]	; 0x84
   14620:	str	r7, [sp, #256]	; 0x100
   14624:	stmia	ip!, {r0, r1, r2, r3}
   14628:	ldm	lr, {r0, r1, r2, r3}
   1462c:	str	fp, [sp, #40]	; 0x28
   14630:	str	r6, [sp, #260]	; 0x104
   14634:	stm	ip, {r0, r1, r2, r3}
   14638:	ldr	r0, [sp, #40]	; 0x28
   1463c:	bl	1107c <pthread_mutex_lock@plt>
   14640:	cmp	r0, #0
   14644:	bne	154cc <sg_chk_n_print3@plt+0x4210>
   14648:	ldr	r3, [r8, #84]	; 0x54
   1464c:	cmp	r3, #0
   14650:	bne	150d4 <sg_chk_n_print3@plt+0x3e18>
   14654:	ldrd	r0, [r8, #64]	; 0x40
   14658:	cmp	r0, #1
   1465c:	sbcs	ip, r1, #0
   14660:	blt	150d4 <sg_chk_n_print3@plt+0x3e18>
   14664:	ldr	r3, [r8, #276]	; 0x114
   14668:	movw	lr, #62712	; 0xf4f8
   1466c:	ldr	ip, [r8, #16]
   14670:	movt	lr, #65535	; 0xffff
   14674:	mov	r6, r3
   14678:	asr	r7, r3, #31
   1467c:	strd	r6, [sp, #24]
   14680:	cmp	r0, r6
   14684:	sbcs	r7, r1, r7
   14688:	ldrd	r2, [r8, #56]	; 0x38
   1468c:	strdlt	r0, [sp, #24]
   14690:	ldrd	sl, [sp, #24]
   14694:	ldr	r6, [sp, #24]
   14698:	subs	r0, r0, sl
   1469c:	sbc	r1, r1, fp
   146a0:	strd	r0, [r8, #64]	; 0x40
   146a4:	adds	r0, sl, r2
   146a8:	str	sl, [sp, #88]	; 0x58
   146ac:	adc	r1, fp, r3
   146b0:	add	fp, sp, #2896	; 0xb50
   146b4:	add	fp, fp, #8
   146b8:	cmp	ip, #2
   146bc:	strd	r0, [r8, #56]	; 0x38
   146c0:	strd	r2, [fp, lr]
   146c4:	mov	r3, #0
   146c8:	str	r6, [sp, #16]
   146cc:	str	r3, [sp, #72]	; 0x48
   146d0:	bne	146ec <sg_chk_n_print3@plt+0x3430>
   146d4:	b	14b44 <sg_chk_n_print3@plt+0x3888>
   146d8:	bl	111c0 <__errno_location@plt>
   146dc:	mov	r9, r0
   146e0:	ldr	r0, [r0]
   146e4:	cmp	r0, #4
   146e8:	bne	14a1c <sg_chk_n_print3@plt+0x3760>
   146ec:	ldr	r2, [r8, #272]	; 0x110
   146f0:	movw	r6, #37140	; 0x9114
   146f4:	ldr	fp, [sp, #16]
   146f8:	movt	r6, #2
   146fc:	ldr	r0, [r8]
   14700:	ldr	r1, [sp, #92]	; 0x5c
   14704:	mul	r2, r2, fp
   14708:	bl	11064 <read@plt>
   1470c:	subs	r7, r0, #0
   14710:	blt	146d8 <sg_chk_n_print3@plt+0x341c>
   14714:	ldr	r9, [r8, #272]	; 0x110
   14718:	ldr	sl, [sp, #16]
   1471c:	mul	r3, r9, sl
   14720:	cmp	r3, r7
   14724:	ble	14ac0 <sg_chk_n_print3@plt+0x3804>
   14728:	mov	r0, r7
   1472c:	mov	r1, r9
   14730:	bl	15854 <sg_chk_n_print3@plt+0x4598>
   14734:	mov	r1, r9
   14738:	mov	ip, r0
   1473c:	mov	r0, r7
   14740:	str	ip, [sp, #20]
   14744:	bl	15a74 <sg_chk_n_print3@plt+0x47b8>
   14748:	ldr	ip, [sp, #20]
   1474c:	ldrd	sl, [sp, #24]
   14750:	cmp	r1, #0
   14754:	mov	r1, #1
   14758:	addgt	ip, ip, #1
   1475c:	str	ip, [sp, #88]	; 0x58
   14760:	ldrgt	r3, [r8, #80]	; 0x50
   14764:	asr	r7, ip, #31
   14768:	mov	r6, ip
   1476c:	addgt	r3, r3, #1
   14770:	strgt	r3, [r8, #80]	; 0x50
   14774:	ldrd	r2, [r8, #56]	; 0x38
   14778:	subs	r2, r2, sl
   1477c:	sbc	r3, r3, fp
   14780:	adds	r2, r2, ip
   14784:	adc	r3, r3, r7
   14788:	strd	r2, [r8, #56]	; 0x38
   1478c:	mov	r2, sl
   14790:	mov	r3, fp
   14794:	ldrd	sl, [r8, #64]	; 0x40
   14798:	adds	r2, r2, sl
   1479c:	adc	r3, r3, fp
   147a0:	subs	r2, r2, r6
   147a4:	sbc	r3, r3, r7
   147a8:	strd	r2, [r8, #64]	; 0x40
   147ac:	ldrd	r2, [r8, #72]	; 0x48
   147b0:	subs	r2, r2, r6
   147b4:	sbc	r3, r3, r7
   147b8:	strd	r2, [r8, #72]	; 0x48
   147bc:	ldr	r0, [sp, #40]	; 0x28
   147c0:	str	r1, [sp, #60]	; 0x3c
   147c4:	bl	11010 <pthread_mutex_unlock@plt>
   147c8:	cmp	r0, #0
   147cc:	bne	15758 <sg_chk_n_print3@plt+0x449c>
   147d0:	add	r9, r8, #200	; 0xc8
   147d4:	mov	r0, r9
   147d8:	bl	1107c <pthread_mutex_lock@plt>
   147dc:	cmp	r0, #0
   147e0:	bne	15380 <sg_chk_n_print3@plt+0x40c4>
   147e4:	ldr	r3, [r8, #128]	; 0x80
   147e8:	cmp	r3, #8
   147ec:	addne	r7, r8, #224	; 0xe0
   147f0:	movwne	r6, #62712	; 0xf4f8
   147f4:	movtne	r6, #65535	; 0xffff
   147f8:	bne	14838 <sg_chk_n_print3@plt+0x357c>
   147fc:	b	148cc <sg_chk_n_print3@plt+0x3610>
   14800:	add	r0, sp, #2896	; 0xb50
   14804:	add	r0, r0, #8
   14808:	ldrd	r2, [r0, r6]
   1480c:	ldrd	r0, [r8, #168]	; 0xa8
   14810:	adds	r2, r2, r4
   14814:	adc	r3, r3, r5
   14818:	cmp	r3, r1
   1481c:	cmpeq	r2, r0
   14820:	beq	148d8 <sg_chk_n_print3@plt+0x361c>
   14824:	mov	r0, r7
   14828:	mov	r1, r9
   1482c:	bl	11244 <pthread_cond_wait@plt>
   14830:	cmp	r0, #0
   14834:	bne	15250 <sg_chk_n_print3@plt+0x3f94>
   14838:	ldr	r3, [r8, #196]	; 0xc4
   1483c:	cmp	r3, #0
   14840:	beq	14800 <sg_chk_n_print3@plt+0x3544>
   14844:	mov	r0, r9
   14848:	bl	11010 <pthread_mutex_unlock@plt>
   1484c:	cmp	r0, #0
   14850:	bne	155e8 <sg_chk_n_print3@plt+0x432c>
   14854:	ldr	r0, [sp, #96]	; 0x60
   14858:	cmp	r0, #0
   1485c:	beq	14864 <sg_chk_n_print3@plt+0x35a8>
   14860:	bl	11070 <free@plt>
   14864:	ldr	r0, [sp, #40]	; 0x28
   14868:	bl	1107c <pthread_mutex_lock@plt>
   1486c:	cmp	r0, #0
   14870:	bne	155c4 <sg_chk_n_print3@plt+0x4308>
   14874:	ldr	r3, [r8, #84]	; 0x54
   14878:	ldr	r0, [sp, #40]	; 0x28
   1487c:	cmp	r3, #0
   14880:	moveq	r3, #1
   14884:	streq	r3, [r8, #84]	; 0x54
   14888:	bl	11010 <pthread_mutex_unlock@plt>
   1488c:	cmp	r0, #0
   14890:	bne	15584 <sg_chk_n_print3@plt+0x42c8>
   14894:	add	r0, r8, #224	; 0xe0
   14898:	bl	11034 <pthread_cond_broadcast@plt>
   1489c:	ldr	r9, [sp, #48]	; 0x30
   148a0:	ldr	r0, [sp, #60]	; 0x3c
   148a4:	ldr	r2, [sp, #2900]	; 0xb54
   148a8:	cmp	r0, #0
   148ac:	ldr	r3, [r9]
   148b0:	moveq	r0, r8
   148b4:	movne	r0, #0
   148b8:	cmp	r2, r3
   148bc:	bne	15550 <sg_chk_n_print3@plt+0x4294>
   148c0:	add	sp, sp, #2896	; 0xb50
   148c4:	add	sp, sp, #12
   148c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148cc:	ldr	r3, [r8, #196]	; 0xc4
   148d0:	cmp	r3, #0
   148d4:	bne	14844 <sg_chk_n_print3@plt+0x3588>
   148d8:	ldrd	r0, [r8, #176]	; 0xb0
   148dc:	cmp	r0, #1
   148e0:	sbcs	r2, r1, #0
   148e4:	blt	1513c <sg_chk_n_print3@plt+0x3e80>
   148e8:	ldr	r3, [sp, #60]	; 0x3c
   148ec:	movw	r2, #62712	; 0xf4f8
   148f0:	ldrd	r6, [r8, #168]	; 0xa8
   148f4:	movt	r2, #65535	; 0xffff
   148f8:	cmp	r3, #0
   148fc:	ldrd	sl, [sp, #24]
   14900:	movne	r3, #1
   14904:	strne	r3, [r8, #196]	; 0xc4
   14908:	subs	r0, r0, sl
   1490c:	sbc	r1, r1, fp
   14910:	ldr	r3, [sp, #88]	; 0x58
   14914:	strd	r0, [r8, #176]	; 0xb0
   14918:	adds	r0, sl, r6
   1491c:	adc	r1, fp, r7
   14920:	add	fp, sp, #2896	; 0xb50
   14924:	add	fp, fp, #8
   14928:	cmp	r3, #0
   1492c:	strd	r0, [r8, #168]	; 0xa8
   14930:	strd	r6, [fp, r2]
   14934:	mov	r6, #1
   14938:	str	r6, [sp, #72]	; 0x48
   1493c:	beq	15158 <sg_chk_n_print3@plt+0x3e9c>
   14940:	ldr	r2, [r8, #128]	; 0x80
   14944:	cmp	r2, #2
   14948:	beq	14dd4 <sg_chk_n_print3@plt+0x3b18>
   1494c:	cmp	r2, #8
   14950:	bne	1496c <sg_chk_n_print3@plt+0x36b0>
   14954:	b	14d84 <sg_chk_n_print3@plt+0x3ac8>
   14958:	bl	111c0 <__errno_location@plt>
   1495c:	ldr	r0, [r0]
   14960:	cmp	r0, #4
   14964:	bne	14acc <sg_chk_n_print3@plt+0x3810>
   14968:	ldr	r3, [sp, #88]	; 0x58
   1496c:	ldr	r2, [r8, #272]	; 0x110
   14970:	ldr	r0, [r8, #112]	; 0x70
   14974:	ldr	r1, [sp, #92]	; 0x5c
   14978:	mul	r2, r2, r3
   1497c:	bl	111f0 <write@plt>
   14980:	subs	r6, r0, #0
   14984:	blt	14958 <sg_chk_n_print3@plt+0x369c>
   14988:	ldr	r7, [r8, #272]	; 0x110
   1498c:	ldr	sl, [sp, #16]
   14990:	mul	r3, r7, sl
   14994:	cmp	r3, r6
   14998:	ble	149e0 <sg_chk_n_print3@plt+0x3724>
   1499c:	mov	r1, r7
   149a0:	mov	r0, r6
   149a4:	bl	15854 <sg_chk_n_print3@plt+0x4598>
   149a8:	mov	r1, r7
   149ac:	str	r0, [sp, #16]
   149b0:	mov	r0, r6
   149b4:	bl	15a74 <sg_chk_n_print3@plt+0x47b8>
   149b8:	cmp	r1, #0
   149bc:	ble	149d8 <sg_chk_n_print3@plt+0x371c>
   149c0:	ldr	fp, [sp, #16]
   149c4:	ldr	r3, [r8, #192]	; 0xc0
   149c8:	add	fp, fp, #1
   149cc:	str	fp, [sp, #16]
   149d0:	add	r3, r3, #1
   149d4:	str	r3, [r8, #192]	; 0xc0
   149d8:	ldr	r6, [sp, #16]
   149dc:	str	r6, [sp, #88]	; 0x58
   149e0:	ldrd	r2, [r8, #184]	; 0xb8
   149e4:	ldr	r7, [sp, #16]
   149e8:	subs	r2, r2, r7
   149ec:	sbc	r3, r3, r7, asr #31
   149f0:	strd	r2, [r8, #184]	; 0xb8
   149f4:	mov	r0, r9
   149f8:	bl	11010 <pthread_mutex_unlock@plt>
   149fc:	cmp	r0, #0
   14a00:	bne	1534c <sg_chk_n_print3@plt+0x4090>
   14a04:	ldr	r3, [sp, #60]	; 0x3c
   14a08:	cmp	r3, #0
   14a0c:	bne	14854 <sg_chk_n_print3@plt+0x3598>
   14a10:	add	r0, r8, #224	; 0xe0
   14a14:	bl	11034 <pthread_cond_broadcast@plt>
   14a18:	b	14638 <sg_chk_n_print3@plt+0x337c>
   14a1c:	ldr	r3, [r8, #28]
   14a20:	cmp	r3, #0
   14a24:	beq	14f58 <sg_chk_n_print3@plt+0x3c9c>
   14a28:	ldr	r3, [sp, #88]	; 0x58
   14a2c:	mov	r1, #0
   14a30:	ldr	r2, [sp, #244]	; 0xf4
   14a34:	add	fp, sp, #2896	; 0xb50
   14a38:	ldr	r0, [sp, #92]	; 0x5c
   14a3c:	add	fp, fp, #8
   14a40:	movw	r6, #37140	; 0x9114
   14a44:	movt	r6, #2
   14a48:	mul	r2, r2, r3
   14a4c:	bl	111cc <memset@plt>
   14a50:	ldr	sl, [sp, #44]	; 0x2c
   14a54:	movw	r3, #62712	; 0xf4f8
   14a58:	movt	r3, #65535	; 0xffff
   14a5c:	ldr	r2, [sp, #88]	; 0x58
   14a60:	add	r1, sp, #2768	; 0xad0
   14a64:	ldr	r7, [sp, #244]	; 0xf4
   14a68:	add	r1, r1, #4
   14a6c:	ldr	r0, [r9]
   14a70:	ldr	r9, [sl]
   14a74:	ldrd	sl, [fp, r3]
   14a78:	mul	r7, r7, r2
   14a7c:	strd	sl, [sp, #32]
   14a80:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14a84:	str	r0, [sp, #12]
   14a88:	movw	r2, #30596	; 0x7784
   14a8c:	strd	sl, [sp]
   14a90:	mov	r0, r9
   14a94:	str	r7, [sp, #8]
   14a98:	mov	r1, #1
   14a9c:	movt	r2, #1
   14aa0:	bl	11208 <__fprintf_chk@plt>
   14aa4:	ldr	r9, [r8, #272]	; 0x110
   14aa8:	ldr	r7, [sp, #88]	; 0x58
   14aac:	ldr	sl, [sp, #16]
   14ab0:	mul	r7, r7, r9
   14ab4:	mul	r3, r9, sl
   14ab8:	cmp	r3, r7
   14abc:	bgt	14728 <sg_chk_n_print3@plt+0x346c>
   14ac0:	ldrd	r6, [sp, #24]
   14ac4:	mov	r1, #0
   14ac8:	b	147ac <sg_chk_n_print3@plt+0x34f0>
   14acc:	ldr	r3, [r8, #140]	; 0x8c
   14ad0:	cmp	r3, #0
   14ad4:	beq	15088 <sg_chk_n_print3@plt+0x3dcc>
   14ad8:	add	fp, sp, #2896	; 0xb50
   14adc:	movw	r3, #62712	; 0xf4f8
   14ae0:	add	fp, fp, #8
   14ae4:	movt	r3, #65535	; 0xffff
   14ae8:	ldr	r2, [sp, #88]	; 0x58
   14aec:	add	r1, sp, #2768	; 0xad0
   14af0:	ldrd	sl, [fp, r3]
   14af4:	add	r1, r1, #4
   14af8:	ldr	r6, [sp, #244]	; 0xf4
   14afc:	strd	sl, [sp, #24]
   14b00:	ldr	sl, [sp, #44]	; 0x2c
   14b04:	mul	r6, r6, r2
   14b08:	ldr	r7, [sl]
   14b0c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14b10:	ldrd	sl, [sp, #24]
   14b14:	movw	r2, #30940	; 0x78dc
   14b18:	str	r0, [sp, #12]
   14b1c:	movt	r2, #1
   14b20:	mov	r0, r7
   14b24:	str	r6, [sp, #8]
   14b28:	strd	sl, [sp]
   14b2c:	mov	r1, #1
   14b30:	bl	11208 <__fprintf_chk@plt>
   14b34:	ldr	r7, [r8, #272]	; 0x110
   14b38:	ldr	r6, [sp, #88]	; 0x58
   14b3c:	mul	r6, r6, r7
   14b40:	b	1498c <sg_chk_n_print3@plt+0x36d0>
   14b44:	add	r9, r8, #288	; 0x120
   14b48:	add	r0, sp, #64	; 0x40
   14b4c:	movw	r6, #37140	; 0x9114
   14b50:	movt	r6, #2
   14b54:	bl	139c0 <sg_chk_n_print3@plt+0x2704>
   14b58:	cmp	r0, #1
   14b5c:	beq	15478 <sg_chk_n_print3@plt+0x41bc>
   14b60:	cmp	r0, #0
   14b64:	blt	151c4 <sg_chk_n_print3@plt+0x3f08>
   14b68:	ldr	r0, [sp, #40]	; 0x28
   14b6c:	bl	11010 <pthread_mutex_unlock@plt>
   14b70:	cmp	r0, #0
   14b74:	bne	156d0 <sg_chk_n_print3@plt+0x4414>
   14b78:	ldr	r0, [sp, #72]	; 0x48
   14b7c:	add	r1, sp, #64	; 0x40
   14b80:	mov	r2, r9
   14b84:	movw	r6, #37140	; 0x9114
   14b88:	movt	r6, #2
   14b8c:	bl	14184 <sg_chk_n_print3@plt+0x2ec8>
   14b90:	mov	r7, r0
   14b94:	cmp	r0, #11
   14b98:	ldrls	pc, [pc, r0, lsl #2]
   14b9c:	b	14d44 <sg_chk_n_print3@plt+0x3a88>
   14ba0:	andeq	r4, r1, r0, asr #24
   14ba4:	andeq	r4, r1, r4, asr #26
   14ba8:	andeq	r4, r1, r4, asr #26
   14bac:	ldrdeq	r4, [r1], -r0
   14bb0:	andeq	r4, r1, r4, asr #26
   14bb4:	andeq	r4, r1, r4, asr #26
   14bb8:	andeq	r4, r1, r0, lsl #26
   14bbc:	andeq	r4, r1, r4, asr #26
   14bc0:	andeq	r4, r1, r4, asr #26
   14bc4:	andeq	r4, r1, r4, asr #26
   14bc8:	andeq	r4, r1, r4, asr #26
   14bcc:	andeq	r4, r1, r0, lsl #26
   14bd0:	ldr	r3, [r8, #28]
   14bd4:	cmp	r3, #0
   14bd8:	beq	15014 <sg_chk_n_print3@plt+0x3d58>
   14bdc:	ldr	r3, [sp, #88]	; 0x58
   14be0:	mov	r1, #0
   14be4:	ldr	r2, [sp, #244]	; 0xf4
   14be8:	add	fp, sp, #2896	; 0xb50
   14bec:	ldr	r0, [sp, #92]	; 0x5c
   14bf0:	add	fp, fp, #8
   14bf4:	movw	r6, #37140	; 0x9114
   14bf8:	movt	r6, #2
   14bfc:	mul	r2, r2, r3
   14c00:	bl	111cc <memset@plt>
   14c04:	ldr	r1, [sp, #244]	; 0xf4
   14c08:	ldr	r3, [sp, #88]	; 0x58
   14c0c:	movw	r2, #62712	; 0xf4f8
   14c10:	ldr	sl, [sp, #44]	; 0x2c
   14c14:	movt	r2, #65535	; 0xffff
   14c18:	mul	r3, r1, r3
   14c1c:	ldr	lr, [sl]
   14c20:	ldrd	sl, [fp, r2]
   14c24:	mov	r1, #1
   14c28:	movw	r2, #30508	; 0x772c
   14c2c:	movt	r2, #1
   14c30:	mov	r0, lr
   14c34:	strd	sl, [sp]
   14c38:	str	r3, [sp, #8]
   14c3c:	bl	11208 <__fprintf_chk@plt>
   14c40:	ldr	r3, [sp, #248]	; 0xf8
   14c44:	cmp	r3, #0
   14c48:	bne	14c58 <sg_chk_n_print3@plt+0x399c>
   14c4c:	ldr	r3, [sp, #252]	; 0xfc
   14c50:	cmp	r3, #0
   14c54:	beq	14c98 <sg_chk_n_print3@plt+0x39dc>
   14c58:	mov	r0, r9
   14c5c:	bl	1107c <pthread_mutex_lock@plt>
   14c60:	cmp	r0, #0
   14c64:	bne	15424 <sg_chk_n_print3@plt+0x4168>
   14c68:	ldr	r1, [r8, #280]	; 0x118
   14c6c:	mov	r0, r9
   14c70:	ldr	r3, [sp, #248]	; 0xf8
   14c74:	ldr	r2, [r8, #284]	; 0x11c
   14c78:	add	r1, r1, r3
   14c7c:	ldr	r3, [sp, #252]	; 0xfc
   14c80:	str	r1, [r8, #280]	; 0x118
   14c84:	add	r3, r2, r3
   14c88:	str	r3, [r8, #284]	; 0x11c
   14c8c:	bl	11010 <pthread_mutex_unlock@plt>
   14c90:	cmp	r0, #0
   14c94:	bne	1567c <sg_chk_n_print3@plt+0x43c0>
   14c98:	ldr	r0, [sp, #40]	; 0x28
   14c9c:	bl	1107c <pthread_mutex_lock@plt>
   14ca0:	cmp	r0, #0
   14ca4:	bne	153d0 <sg_chk_n_print3@plt+0x4114>
   14ca8:	ldrd	r2, [r8, #72]	; 0x48
   14cac:	ldr	r1, [sp, #88]	; 0x58
   14cb0:	ldr	r0, [sp, #40]	; 0x28
   14cb4:	subs	r2, r2, r1
   14cb8:	sbc	r3, r3, r1, asr #31
   14cbc:	strd	r2, [r8, #72]	; 0x48
   14cc0:	bl	11010 <pthread_mutex_unlock@plt>
   14cc4:	cmp	r0, #0
   14cc8:	beq	147d0 <sg_chk_n_print3@plt+0x3514>
   14ccc:	add	r7, sp, #1616	; 0x650
   14cd0:	movw	r6, #37140	; 0x9114
   14cd4:	add	r7, r7, #8
   14cd8:	movt	r6, #2
   14cdc:	sub	r1, r7, #4
   14ce0:	ldr	r4, [r6]
   14ce4:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14ce8:	str	r0, [sp, #8]
   14cec:	movw	r3, #30204	; 0x75fc
   14cf0:	mov	r0, r4
   14cf4:	movt	r3, #1
   14cf8:	movw	r2, #883	; 0x373
   14cfc:	b	1522c <sg_chk_n_print3@plt+0x3f70>
   14d00:	ldr	r0, [sp, #40]	; 0x28
   14d04:	bl	1107c <pthread_mutex_lock@plt>
   14d08:	cmp	r0, #0
   14d0c:	beq	14b48 <sg_chk_n_print3@plt+0x388c>
   14d10:	add	r2, sp, #1104	; 0x450
   14d14:	movw	r6, #37140	; 0x9114
   14d18:	add	r2, r2, #8
   14d1c:	movt	r6, #2
   14d20:	sub	r1, r2, #4
   14d24:	ldr	r4, [r6]
   14d28:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14d2c:	str	r0, [sp, #8]
   14d30:	movw	r3, #30204	; 0x75fc
   14d34:	mov	r0, r4
   14d38:	movt	r3, #1
   14d3c:	movw	r2, #855	; 0x357
   14d40:	b	15400 <sg_chk_n_print3@plt+0x4144>
   14d44:	ldr	r9, [sp, #44]	; 0x2c
   14d48:	movw	r2, #30560	; 0x7760
   14d4c:	mov	r1, #1
   14d50:	movt	r2, #1
   14d54:	mov	r3, r7
   14d58:	movw	r6, #37140	; 0x9114
   14d5c:	ldr	r0, [r9]
   14d60:	movt	r6, #2
   14d64:	bl	11208 <__fprintf_chk@plt>
   14d68:	ldr	sl, [sp, #52]	; 0x34
   14d6c:	ldr	r3, [sl, #484]	; 0x1e4
   14d70:	cmp	r3, #0
   14d74:	strle	r7, [sl, #484]	; 0x1e4
   14d78:	mov	r0, r8
   14d7c:	bl	134d8 <sg_chk_n_print3@plt+0x221c>
   14d80:	b	147d0 <sg_chk_n_print3@plt+0x3514>
   14d84:	ldrd	r2, [r8, #184]	; 0xb8
   14d88:	mov	r0, r9
   14d8c:	ldrd	sl, [sp, #24]
   14d90:	subs	r2, r2, sl
   14d94:	sbc	r3, r3, fp
   14d98:	strd	r2, [r8, #184]	; 0xb8
   14d9c:	bl	11010 <pthread_mutex_unlock@plt>
   14da0:	cmp	r0, #0
   14da4:	beq	14a04 <sg_chk_n_print3@plt+0x3748>
   14da8:	movw	r3, #37140	; 0x9114
   14dac:	movt	r3, #2
   14db0:	add	r1, sp, #596	; 0x254
   14db4:	ldr	r4, [r3]
   14db8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14dbc:	str	r0, [sp, #8]
   14dc0:	movw	r3, #30204	; 0x75fc
   14dc4:	mov	r0, r4
   14dc8:	movt	r3, #1
   14dcc:	mov	r2, #624	; 0x270
   14dd0:	b	15314 <sg_chk_n_print3@plt+0x4058>
   14dd4:	add	r7, r8, #288	; 0x120
   14dd8:	add	r0, sp, #64	; 0x40
   14ddc:	bl	139c0 <sg_chk_n_print3@plt+0x2704>
   14de0:	cmp	r0, #1
   14de4:	beq	15700 <sg_chk_n_print3@plt+0x4444>
   14de8:	cmp	r0, #0
   14dec:	blt	152a4 <sg_chk_n_print3@plt+0x3fe8>
   14df0:	mov	r0, r9
   14df4:	bl	11010 <pthread_mutex_unlock@plt>
   14df8:	cmp	r0, #0
   14dfc:	bne	15554 <sg_chk_n_print3@plt+0x4298>
   14e00:	ldr	r0, [sp, #72]	; 0x48
   14e04:	add	r1, sp, #64	; 0x40
   14e08:	mov	r2, r7
   14e0c:	bl	14184 <sg_chk_n_print3@plt+0x2ec8>
   14e10:	mov	r6, r0
   14e14:	cmp	r0, #11
   14e18:	ldrls	pc, [pc, r0, lsl #2]
   14e1c:	b	15050 <sg_chk_n_print3@plt+0x3d94>
   14e20:	muleq	r1, ip, lr
   14e24:	andeq	r5, r1, r0, asr r0
   14e28:	andeq	r5, r1, r0, asr r0
   14e2c:	andeq	r4, r1, r0, asr lr
   14e30:	andeq	r5, r1, r0, asr r0
   14e34:	andeq	r5, r1, r0, asr r0
   14e38:			; <UNDEFINED> instruction: 0x00014fb4
   14e3c:	andeq	r5, r1, r0, asr r0
   14e40:	andeq	r5, r1, r0, asr r0
   14e44:	andeq	r5, r1, r0, asr r0
   14e48:	andeq	r5, r1, r0, asr r0
   14e4c:			; <UNDEFINED> instruction: 0x00014fb4
   14e50:	ldr	r3, [r8, #140]	; 0x8c
   14e54:	cmp	r3, #0
   14e58:	beq	15108 <sg_chk_n_print3@plt+0x3e4c>
   14e5c:	ldr	r1, [sp, #88]	; 0x58
   14e60:	add	sl, sp, #2896	; 0xb50
   14e64:	ldr	ip, [sp, #244]	; 0xf4
   14e68:	movw	r3, #62712	; 0xf4f8
   14e6c:	add	sl, sl, #8
   14e70:	movt	r3, #65535	; 0xffff
   14e74:	ldr	fp, [sp, #44]	; 0x2c
   14e78:	mul	ip, ip, r1
   14e7c:	ldrd	r2, [r3, sl]
   14e80:	ldr	r0, [fp]
   14e84:	mov	r1, #1
   14e88:	strd	r2, [sp]
   14e8c:	movw	r2, #30852	; 0x7884
   14e90:	movt	r2, #1
   14e94:	str	ip, [sp, #8]
   14e98:	bl	11208 <__fprintf_chk@plt>
   14e9c:	ldr	r3, [sp, #248]	; 0xf8
   14ea0:	cmp	r3, #0
   14ea4:	bne	14eb4 <sg_chk_n_print3@plt+0x3bf8>
   14ea8:	ldr	r3, [sp, #252]	; 0xfc
   14eac:	cmp	r3, #0
   14eb0:	beq	14ef4 <sg_chk_n_print3@plt+0x3c38>
   14eb4:	mov	r0, r7
   14eb8:	bl	1107c <pthread_mutex_lock@plt>
   14ebc:	cmp	r0, #0
   14ec0:	bne	157b4 <sg_chk_n_print3@plt+0x44f8>
   14ec4:	ldr	ip, [r8, #280]	; 0x118
   14ec8:	mov	r0, r7
   14ecc:	ldr	r2, [r8, #284]	; 0x11c
   14ed0:	ldr	r1, [sp, #248]	; 0xf8
   14ed4:	ldr	r3, [sp, #252]	; 0xfc
   14ed8:	add	r1, ip, r1
   14edc:	str	r1, [r8, #280]	; 0x118
   14ee0:	add	r3, r2, r3
   14ee4:	str	r3, [r8, #284]	; 0x11c
   14ee8:	bl	11010 <pthread_mutex_unlock@plt>
   14eec:	cmp	r0, #0
   14ef0:	bne	15804 <sg_chk_n_print3@plt+0x4548>
   14ef4:	mov	r0, r9
   14ef8:	bl	1107c <pthread_mutex_lock@plt>
   14efc:	cmp	r0, #0
   14f00:	bne	15784 <sg_chk_n_print3@plt+0x44c8>
   14f04:	ldrd	r2, [r8, #184]	; 0xb8
   14f08:	mov	r0, r9
   14f0c:	ldr	r1, [sp, #88]	; 0x58
   14f10:	subs	r2, r2, r1
   14f14:	sbc	r3, r3, r1, asr #31
   14f18:	strd	r2, [r8, #184]	; 0xb8
   14f1c:	bl	11010 <pthread_mutex_unlock@plt>
   14f20:	cmp	r0, #0
   14f24:	beq	14a04 <sg_chk_n_print3@plt+0x3748>
   14f28:	movw	r3, #37140	; 0x9114
   14f2c:	add	r1, sp, #2640	; 0xa50
   14f30:	movt	r3, #2
   14f34:	add	r1, r1, #4
   14f38:	ldr	r4, [r3]
   14f3c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14f40:	str	r0, [sp, #8]
   14f44:	movw	r3, #30204	; 0x75fc
   14f48:	mov	r0, r4
   14f4c:	movt	r3, #1
   14f50:	mov	r2, #952	; 0x3b8
   14f54:	b	15314 <sg_chk_n_print3@plt+0x4058>
   14f58:	ldr	r9, [sp, #44]	; 0x2c
   14f5c:	add	r1, sp, #2768	; 0xad0
   14f60:	add	r1, r1, #4
   14f64:	movw	r6, #37140	; 0x9114
   14f68:	movt	r6, #2
   14f6c:	ldr	r7, [r9]
   14f70:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14f74:	mov	r3, r0
   14f78:	movw	r2, #30652	; 0x77bc
   14f7c:	mov	r0, r7
   14f80:	mov	r1, #1
   14f84:	movt	r2, #1
   14f88:	bl	11208 <__fprintf_chk@plt>
   14f8c:	add	r7, r8, #200	; 0xc8
   14f90:	mov	r6, #1
   14f94:	str	r6, [r8, #84]	; 0x54
   14f98:	mov	r0, r7
   14f9c:	bl	1107c <pthread_mutex_lock@plt>
   14fa0:	str	r6, [r8, #196]	; 0xc4
   14fa4:	mov	r0, r7
   14fa8:	bl	11010 <pthread_mutex_unlock@plt>
   14fac:	mov	r1, r6
   14fb0:	b	147bc <sg_chk_n_print3@plt+0x3500>
   14fb4:	mov	r0, r9
   14fb8:	bl	1107c <pthread_mutex_lock@plt>
   14fbc:	cmp	r0, #0
   14fc0:	beq	14dd8 <sg_chk_n_print3@plt+0x3b1c>
   14fc4:	movw	r3, #37140	; 0x9114
   14fc8:	add	r1, sp, #2128	; 0x850
   14fcc:	movt	r3, #2
   14fd0:	add	r1, r1, #4
   14fd4:	ldr	r4, [r3]
   14fd8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   14fdc:	movw	r3, #30204	; 0x75fc
   14fe0:	movt	r3, #1
   14fe4:	str	r0, [sp, #8]
   14fe8:	movw	r2, #926	; 0x39e
   14fec:	mov	r0, r4
   14ff0:	str	r3, [sp]
   14ff4:	mov	r1, #1
   14ff8:	str	r2, [sp, #4]
   14ffc:	movw	r3, #30680	; 0x77d8
   15000:	movw	r2, #30128	; 0x75b0
   15004:	movt	r3, #1
   15008:	movt	r2, #1
   1500c:	bl	11208 <__fprintf_chk@plt>
   15010:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15014:	ldr	r6, [sp, #44]	; 0x2c
   15018:	movw	r0, #30468	; 0x7704
   1501c:	mov	r1, #1
   15020:	movt	r0, #1
   15024:	mov	r2, #39	; 0x27
   15028:	ldr	r3, [r6]
   1502c:	movw	r6, #37140	; 0x9114
   15030:	movt	r6, #2
   15034:	bl	110dc <fwrite@plt>
   15038:	ldr	r7, [sp, #52]	; 0x34
   1503c:	ldr	r3, [r7, #484]	; 0x1e4
   15040:	cmp	r3, #0
   15044:	movle	r3, #3
   15048:	strle	r3, [r7, #484]	; 0x1e4
   1504c:	b	14d78 <sg_chk_n_print3@plt+0x3abc>
   15050:	ldr	r7, [sp, #44]	; 0x2c
   15054:	movw	r2, #30900	; 0x78b4
   15058:	mov	r1, #1
   1505c:	movt	r2, #1
   15060:	mov	r3, r6
   15064:	ldr	r0, [r7]
   15068:	bl	11208 <__fprintf_chk@plt>
   1506c:	ldr	r9, [sp, #52]	; 0x34
   15070:	ldr	r3, [r9, #484]	; 0x1e4
   15074:	cmp	r3, #0
   15078:	strle	r6, [r9, #484]	; 0x1e4
   1507c:	mov	r0, r8
   15080:	bl	134d8 <sg_chk_n_print3@plt+0x221c>
   15084:	b	14a04 <sg_chk_n_print3@plt+0x3748>
   15088:	ldr	fp, [sp, #44]	; 0x2c
   1508c:	add	r1, sp, #2768	; 0xad0
   15090:	add	r1, r1, #4
   15094:	ldr	r6, [fp]
   15098:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1509c:	mov	r3, r0
   150a0:	movw	r2, #30992	; 0x7910
   150a4:	mov	r0, r6
   150a8:	mov	r1, #1
   150ac:	movt	r2, #1
   150b0:	bl	11208 <__fprintf_chk@plt>
   150b4:	ldr	r0, [sp, #40]	; 0x28
   150b8:	mov	r6, #1
   150bc:	bl	1107c <pthread_mutex_lock@plt>
   150c0:	ldr	r0, [sp, #40]	; 0x28
   150c4:	str	r6, [r8, #84]	; 0x54
   150c8:	bl	11010 <pthread_mutex_unlock@plt>
   150cc:	str	r6, [r8, #196]	; 0xc4
   150d0:	b	149f4 <sg_chk_n_print3@plt+0x3738>
   150d4:	ldr	r0, [sp, #40]	; 0x28
   150d8:	bl	11010 <pthread_mutex_unlock@plt>
   150dc:	cmp	r0, #0
   150e0:	beq	14854 <sg_chk_n_print3@plt+0x3598>
   150e4:	movw	r3, #37140	; 0x9114
   150e8:	add	r1, sp, #2768	; 0xad0
   150ec:	movt	r3, #2
   150f0:	add	r1, r1, #4
   150f4:	ldr	r4, [r3]
   150f8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   150fc:	movw	r3, #30204	; 0x75fc
   15100:	movw	r2, #562	; 0x232
   15104:	b	155a4 <sg_chk_n_print3@plt+0x42e8>
   15108:	ldr	r6, [sp, #44]	; 0x2c
   1510c:	movw	r0, #30808	; 0x7858
   15110:	mov	r1, #1
   15114:	movt	r0, #1
   15118:	mov	r2, #40	; 0x28
   1511c:	ldr	r3, [r6]
   15120:	bl	110dc <fwrite@plt>
   15124:	ldr	r7, [sp, #52]	; 0x34
   15128:	ldr	r3, [r7, #484]	; 0x1e4
   1512c:	cmp	r3, #0
   15130:	movle	r3, #3
   15134:	strle	r3, [r7, #484]	; 0x1e4
   15138:	b	1507c <sg_chk_n_print3@plt+0x3dc0>
   1513c:	mov	r3, #1
   15140:	mov	r0, r9
   15144:	str	r3, [r8, #196]	; 0xc4
   15148:	bl	11010 <pthread_mutex_unlock@plt>
   1514c:	cmp	r0, #0
   15150:	beq	14854 <sg_chk_n_print3@plt+0x3598>
   15154:	b	155e8 <sg_chk_n_print3@plt+0x432c>
   15158:	str	r6, [r8, #196]	; 0xc4
   1515c:	mov	r0, r9
   15160:	str	r6, [sp, #60]	; 0x3c
   15164:	bl	11010 <pthread_mutex_unlock@plt>
   15168:	cmp	r0, #0
   1516c:	beq	14854 <sg_chk_n_print3@plt+0x3598>
   15170:	movw	r3, #37140	; 0x9114
   15174:	add	r1, sp, #2768	; 0xad0
   15178:	movt	r3, #2
   1517c:	add	r1, r1, #4
   15180:	ldr	r4, [r3]
   15184:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15188:	movw	r2, #613	; 0x265
   1518c:	movw	r3, #30204	; 0x75fc
   15190:	str	r2, [sp, #4]
   15194:	movt	r3, #1
   15198:	movw	r2, #30128	; 0x75b0
   1519c:	str	r3, [sp]
   151a0:	movt	r2, #1
   151a4:	movw	r3, #30716	; 0x77fc
   151a8:	mov	r1, r6
   151ac:	movt	r3, #1
   151b0:	str	r0, [sp, #8]
   151b4:	mov	r0, r4
   151b8:	bl	11208 <__fprintf_chk@plt>
   151bc:	mov	r0, r6
   151c0:	bl	11178 <exit@plt>
   151c4:	add	sl, sp, #2896	; 0xb50
   151c8:	movw	r3, #62712	; 0xf4f8
   151cc:	add	sl, sl, #8
   151d0:	movt	r3, #65535	; 0xffff
   151d4:	ldr	r9, [sp, #44]	; 0x2c
   151d8:	movw	r2, #30424	; 0x76d8
   151dc:	ldrd	r6, [sl, r3]
   151e0:	movt	r2, #1
   151e4:	mov	r1, #1
   151e8:	ldr	r0, [r9]
   151ec:	strd	r6, [sp]
   151f0:	movw	r6, #37140	; 0x9114
   151f4:	movt	r6, #2
   151f8:	bl	11208 <__fprintf_chk@plt>
   151fc:	ldr	r0, [sp, #40]	; 0x28
   15200:	bl	11010 <pthread_mutex_unlock@plt>
   15204:	cmp	r0, #0
   15208:	beq	14d78 <sg_chk_n_print3@plt+0x3abc>
   1520c:	add	r1, sp, #852	; 0x354
   15210:	ldr	r4, [r6]
   15214:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15218:	movw	r3, #30204	; 0x75fc
   1521c:	movt	r3, #1
   15220:	str	r0, [sp, #8]
   15224:	movw	r2, #839	; 0x347
   15228:	mov	r0, r4
   1522c:	str	r3, [sp]
   15230:	mov	r1, #1
   15234:	str	r2, [sp, #4]
   15238:	movw	r3, #30384	; 0x76b0
   1523c:	movw	r2, #30128	; 0x75b0
   15240:	movt	r3, #1
   15244:	movt	r2, #1
   15248:	bl	11208 <__fprintf_chk@plt>
   1524c:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15250:	movw	r3, #37140	; 0x9114
   15254:	add	ip, sp, #472	; 0x1d8
   15258:	movt	r3, #2
   1525c:	sub	r1, ip, #4
   15260:	ldr	r4, [r3]
   15264:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15268:	movw	r2, #590	; 0x24e
   1526c:	str	r0, [sp, #8]
   15270:	movw	r3, #30204	; 0x75fc
   15274:	str	r2, [sp, #4]
   15278:	movt	r3, #1
   1527c:	movw	r2, #30128	; 0x75b0
   15280:	str	r3, [sp]
   15284:	mov	r0, r4
   15288:	movw	r3, #30696	; 0x77e8
   1528c:	movt	r2, #1
   15290:	movt	r3, #1
   15294:	mov	r1, #1
   15298:	bl	11208 <__fprintf_chk@plt>
   1529c:	mov	r0, #1
   152a0:	bl	11178 <exit@plt>
   152a4:	ldr	r6, [sp, #44]	; 0x2c
   152a8:	add	sl, sp, #2896	; 0xb50
   152ac:	movw	r3, #62712	; 0xf4f8
   152b0:	add	sl, sl, #8
   152b4:	movt	r3, #65535	; 0xffff
   152b8:	movw	r2, #30760	; 0x7828
   152bc:	ldr	r0, [r6]
   152c0:	movt	r2, #1
   152c4:	ldrd	r6, [sl, r3]
   152c8:	mov	r1, #1
   152cc:	strd	r6, [sp]
   152d0:	movw	r6, #37140	; 0x9114
   152d4:	movt	r6, #2
   152d8:	bl	11208 <__fprintf_chk@plt>
   152dc:	mov	r0, r9
   152e0:	bl	11010 <pthread_mutex_unlock@plt>
   152e4:	cmp	r0, #0
   152e8:	beq	1507c <sg_chk_n_print3@plt+0x3dc0>
   152ec:	add	fp, sp, #1872	; 0x750
   152f0:	ldr	r4, [r6]
   152f4:	add	fp, fp, #8
   152f8:	sub	r1, fp, #4
   152fc:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15300:	movw	r3, #30204	; 0x75fc
   15304:	movt	r3, #1
   15308:	str	r0, [sp, #8]
   1530c:	movw	r2, #910	; 0x38e
   15310:	mov	r0, r4
   15314:	str	r3, [sp]
   15318:	mov	r1, #1
   1531c:	str	r2, [sp, #4]
   15320:	movw	r3, #30716	; 0x77fc
   15324:	movw	r2, #30128	; 0x75b0
   15328:	movt	r3, #1
   1532c:	movt	r2, #1
   15330:	bl	11208 <__fprintf_chk@plt>
   15334:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15338:	mov	r4, r0
   1533c:	mov	r0, r8
   15340:	bl	11514 <sg_chk_n_print3@plt+0x258>
   15344:	mov	r0, r4
   15348:	bl	11268 <_Unwind_Resume@plt>
   1534c:	movw	r3, #37140	; 0x9114
   15350:	add	r1, sp, #2768	; 0xad0
   15354:	movt	r3, #2
   15358:	add	r1, r1, #4
   1535c:	ldr	r4, [r3]
   15360:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15364:	str	r0, [sp, #8]
   15368:	movw	r3, #30204	; 0x75fc
   1536c:	mov	r0, r4
   15370:	movt	r3, #1
   15374:	movw	r2, #629	; 0x275
   15378:	b	15314 <sg_chk_n_print3@plt+0x4058>
   1537c:	b	15338 <sg_chk_n_print3@plt+0x407c>
   15380:	movw	r3, #37140	; 0x9114
   15384:	add	r1, sp, #2768	; 0xad0
   15388:	movt	r3, #2
   1538c:	add	r1, r1, #4
   15390:	ldr	r4, [r3]
   15394:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15398:	movw	r2, #583	; 0x247
   1539c:	movw	r3, #30204	; 0x75fc
   153a0:	str	r2, [sp, #4]
   153a4:	movt	r3, #1
   153a8:	movw	r2, #30128	; 0x75b0
   153ac:	str	r3, [sp]
   153b0:	movt	r2, #1
   153b4:	movw	r3, #30680	; 0x77d8
   153b8:	movt	r3, #1
   153bc:	str	r0, [sp, #8]
   153c0:	mov	r1, #1
   153c4:	mov	r0, r4
   153c8:	bl	11208 <__fprintf_chk@plt>
   153cc:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   153d0:	add	r3, sp, #1488	; 0x5d0
   153d4:	movw	r6, #37140	; 0x9114
   153d8:	add	r3, r3, #8
   153dc:	movt	r6, #2
   153e0:	sub	r1, r3, #4
   153e4:	ldr	r4, [r6]
   153e8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   153ec:	movw	r3, #30204	; 0x75fc
   153f0:	movt	r3, #1
   153f4:	str	r0, [sp, #8]
   153f8:	mov	r2, #880	; 0x370
   153fc:	mov	r0, r4
   15400:	str	r3, [sp]
   15404:	mov	r1, #1
   15408:	str	r2, [sp, #4]
   1540c:	movw	r3, #30368	; 0x76a0
   15410:	movw	r2, #30128	; 0x75b0
   15414:	movt	r3, #1
   15418:	movt	r2, #1
   1541c:	bl	11208 <__fprintf_chk@plt>
   15420:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15424:	add	ip, sp, #1232	; 0x4d0
   15428:	movw	r6, #37140	; 0x9114
   1542c:	add	ip, ip, #8
   15430:	movt	r6, #2
   15434:	sub	r1, ip, #4
   15438:	ldr	r4, [r6]
   1543c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15440:	movw	r2, #873	; 0x369
   15444:	str	r0, [sp, #8]
   15448:	movw	r3, #30204	; 0x75fc
   1544c:	str	r2, [sp, #4]
   15450:	movt	r3, #1
   15454:	movw	r2, #30128	; 0x75b0
   15458:	str	r3, [sp]
   1545c:	mov	r0, r4
   15460:	movw	r3, #30228	; 0x7614
   15464:	movt	r2, #1
   15468:	movt	r3, #1
   1546c:	mov	r1, #1
   15470:	bl	11208 <__fprintf_chk@plt>
   15474:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15478:	movw	r6, #37140	; 0x9114
   1547c:	add	r7, sp, #728	; 0x2d8
   15480:	movt	r6, #2
   15484:	sub	r1, r7, #4
   15488:	mov	r0, #12
   1548c:	ldr	r4, [r6]
   15490:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15494:	movw	r2, #834	; 0x342
   15498:	str	r0, [sp, #8]
   1549c:	movw	r3, #30204	; 0x75fc
   154a0:	str	r2, [sp, #4]
   154a4:	movt	r3, #1
   154a8:	movw	r2, #30128	; 0x75b0
   154ac:	str	r3, [sp]
   154b0:	mov	r0, r4
   154b4:	movw	r3, #30400	; 0x76c0
   154b8:	movt	r2, #1
   154bc:	movt	r3, #1
   154c0:	mov	r1, #1
   154c4:	bl	11208 <__fprintf_chk@plt>
   154c8:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   154cc:	movw	r3, #37140	; 0x9114
   154d0:	add	r1, sp, #2768	; 0xad0
   154d4:	movt	r3, #2
   154d8:	add	r1, r1, #4
   154dc:	ldr	r4, [r3]
   154e0:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   154e4:	movw	r3, #30204	; 0x75fc
   154e8:	movw	r2, #558	; 0x22e
   154ec:	movt	r3, #1
   154f0:	str	r2, [sp, #4]
   154f4:	str	r3, [sp]
   154f8:	movw	r2, #30128	; 0x75b0
   154fc:	movw	r3, #30368	; 0x76a0
   15500:	movt	r2, #1
   15504:	movt	r3, #1
   15508:	b	153bc <sg_chk_n_print3@plt+0x4100>
   1550c:	movw	r3, #37140	; 0x9114
   15510:	add	r1, sp, #2768	; 0xad0
   15514:	movt	r3, #2
   15518:	mov	r0, #12
   1551c:	add	r1, r1, #4
   15520:	ldr	r4, [r3]
   15524:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15528:	movw	r2, #543	; 0x21f
   1552c:	movw	r3, #30204	; 0x75fc
   15530:	str	r2, [sp, #4]
   15534:	movt	r3, #1
   15538:	movw	r2, #30128	; 0x75b0
   1553c:	str	r3, [sp]
   15540:	movt	r2, #1
   15544:	movw	r3, #30328	; 0x7678
   15548:	movt	r3, #1
   1554c:	b	153bc <sg_chk_n_print3@plt+0x4100>
   15550:	bl	110a0 <__stack_chk_fail@plt>
   15554:	movw	r3, #37140	; 0x9114
   15558:	add	r1, sp, #2000	; 0x7d0
   1555c:	movt	r3, #2
   15560:	add	r1, r1, #4
   15564:	ldr	r4, [r3]
   15568:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1556c:	str	r0, [sp, #8]
   15570:	movw	r3, #30204	; 0x75fc
   15574:	mov	r0, r4
   15578:	movt	r3, #1
   1557c:	mov	r2, #916	; 0x394
   15580:	b	15314 <sg_chk_n_print3@plt+0x4058>
   15584:	movw	r3, #37140	; 0x9114
   15588:	add	r1, sp, #2768	; 0xad0
   1558c:	movt	r3, #2
   15590:	add	r1, r1, #4
   15594:	ldr	r4, [r3]
   15598:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1559c:	movw	r3, #30204	; 0x75fc
   155a0:	movw	r2, #643	; 0x283
   155a4:	movt	r3, #1
   155a8:	str	r2, [sp, #4]
   155ac:	str	r3, [sp]
   155b0:	movw	r2, #30128	; 0x75b0
   155b4:	movw	r3, #30384	; 0x76b0
   155b8:	movt	r2, #1
   155bc:	movt	r3, #1
   155c0:	b	153bc <sg_chk_n_print3@plt+0x4100>
   155c4:	movw	r3, #37140	; 0x9114
   155c8:	add	r1, sp, #2768	; 0xad0
   155cc:	movt	r3, #2
   155d0:	add	r1, r1, #4
   155d4:	ldr	r4, [r3]
   155d8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   155dc:	movw	r3, #30204	; 0x75fc
   155e0:	movw	r2, #639	; 0x27f
   155e4:	b	154ec <sg_chk_n_print3@plt+0x4230>
   155e8:	movw	r3, #37140	; 0x9114
   155ec:	add	r1, sp, #2768	; 0xad0
   155f0:	movt	r3, #2
   155f4:	add	r1, r1, #4
   155f8:	ldr	r4, [r3]
   155fc:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15600:	movw	r2, #599	; 0x257
   15604:	movw	r3, #30204	; 0x75fc
   15608:	str	r2, [sp, #4]
   1560c:	movt	r3, #1
   15610:	movw	r2, #30128	; 0x75b0
   15614:	str	r3, [sp]
   15618:	movt	r2, #1
   1561c:	movw	r3, #30716	; 0x77fc
   15620:	movt	r3, #1
   15624:	b	153bc <sg_chk_n_print3@plt+0x4100>
   15628:	ldr	r3, [r6]
   1562c:	mov	r1, #1
   15630:	mov	r2, #37	; 0x25
   15634:	mov	r7, r0
   15638:	add	r4, r8, #200	; 0xc8
   1563c:	movw	r0, #31016	; 0x7928
   15640:	movt	r0, #1
   15644:	mov	r5, #1
   15648:	bl	110dc <fwrite@plt>
   1564c:	ldr	r0, [sp, #40]	; 0x28
   15650:	str	r5, [r8, #84]	; 0x54
   15654:	bl	11010 <pthread_mutex_unlock@plt>
   15658:	mov	r0, r4
   1565c:	bl	1107c <pthread_mutex_lock@plt>
   15660:	str	r5, [r8, #196]	; 0xc4
   15664:	mov	r0, r4
   15668:	bl	11010 <pthread_mutex_unlock@plt>
   1566c:	add	r0, r8, #224	; 0xe0
   15670:	bl	11034 <pthread_cond_broadcast@plt>
   15674:	mov	r0, r7
   15678:	bl	11268 <_Unwind_Resume@plt>
   1567c:	add	r2, sp, #1360	; 0x550
   15680:	movw	r6, #37140	; 0x9114
   15684:	add	r2, r2, #8
   15688:	movt	r6, #2
   1568c:	sub	r1, r2, #4
   15690:	ldr	r4, [r6]
   15694:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15698:	movw	r2, #877	; 0x36d
   1569c:	str	r0, [sp, #8]
   156a0:	movw	r3, #30204	; 0x75fc
   156a4:	str	r2, [sp, #4]
   156a8:	movt	r3, #1
   156ac:	movw	r2, #30128	; 0x75b0
   156b0:	str	r3, [sp]
   156b4:	mov	r0, r4
   156b8:	movw	r3, #30244	; 0x7624
   156bc:	movt	r2, #1
   156c0:	movt	r3, #1
   156c4:	mov	r1, #1
   156c8:	bl	11208 <__fprintf_chk@plt>
   156cc:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   156d0:	movw	r6, #37140	; 0x9114
   156d4:	add	ip, sp, #984	; 0x3d8
   156d8:	movt	r6, #2
   156dc:	sub	r1, ip, #4
   156e0:	ldr	r4, [r6]
   156e4:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   156e8:	str	r0, [sp, #8]
   156ec:	movw	r3, #30204	; 0x75fc
   156f0:	mov	r0, r4
   156f4:	movt	r3, #1
   156f8:	movw	r2, #845	; 0x34d
   156fc:	b	1522c <sg_chk_n_print3@plt+0x3f70>
   15700:	add	ip, sp, #1744	; 0x6d0
   15704:	movw	r3, #37140	; 0x9114
   15708:	add	ip, ip, #8
   1570c:	movt	r3, #2
   15710:	sub	r1, ip, #4
   15714:	mov	r0, #12
   15718:	ldr	r4, [r3]
   1571c:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   15720:	movw	r2, #905	; 0x389
   15724:	str	r0, [sp, #8]
   15728:	movw	r3, #30204	; 0x75fc
   1572c:	str	r2, [sp, #4]
   15730:	movt	r3, #1
   15734:	movw	r2, #30128	; 0x75b0
   15738:	str	r3, [sp]
   1573c:	mov	r0, r4
   15740:	movw	r3, #30736	; 0x7810
   15744:	movt	r2, #1
   15748:	movt	r3, #1
   1574c:	mov	r1, #1
   15750:	bl	11208 <__fprintf_chk@plt>
   15754:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15758:	movw	r6, #37140	; 0x9114
   1575c:	movt	r6, #2
   15760:	add	r1, sp, #340	; 0x154
   15764:	ldr	r4, [r6]
   15768:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1576c:	str	r0, [sp, #8]
   15770:	movw	r3, #30204	; 0x75fc
   15774:	mov	r0, r4
   15778:	movt	r3, #1
   1577c:	movw	r2, #578	; 0x242
   15780:	b	1522c <sg_chk_n_print3@plt+0x3f70>
   15784:	movw	r3, #37140	; 0x9114
   15788:	add	r1, sp, #2512	; 0x9d0
   1578c:	movt	r3, #2
   15790:	add	r1, r1, #4
   15794:	ldr	r4, [r3]
   15798:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1579c:	str	r0, [sp, #8]
   157a0:	movw	r3, #30204	; 0x75fc
   157a4:	mov	r0, r4
   157a8:	movt	r3, #1
   157ac:	movw	r2, #949	; 0x3b5
   157b0:	b	14ff0 <sg_chk_n_print3@plt+0x3d34>
   157b4:	movw	r3, #37140	; 0x9114
   157b8:	add	r1, sp, #2256	; 0x8d0
   157bc:	movt	r3, #2
   157c0:	add	r1, r1, #4
   157c4:	ldr	r4, [r3]
   157c8:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   157cc:	movw	r2, #942	; 0x3ae
   157d0:	str	r0, [sp, #8]
   157d4:	movw	r3, #30204	; 0x75fc
   157d8:	str	r2, [sp, #4]
   157dc:	movt	r3, #1
   157e0:	movw	r2, #30128	; 0x75b0
   157e4:	str	r3, [sp]
   157e8:	mov	r0, r4
   157ec:	movw	r3, #30228	; 0x7614
   157f0:	movt	r2, #1
   157f4:	movt	r3, #1
   157f8:	mov	r1, #1
   157fc:	bl	11208 <__fprintf_chk@plt>
   15800:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15804:	movw	r3, #37140	; 0x9114
   15808:	add	r1, sp, #2384	; 0x950
   1580c:	movt	r3, #2
   15810:	add	r1, r1, #4
   15814:	ldr	r4, [r3]
   15818:	bl	13688 <sg_chk_n_print3@plt+0x23cc>
   1581c:	movw	r2, #946	; 0x3b2
   15820:	str	r0, [sp, #8]
   15824:	movw	r3, #30204	; 0x75fc
   15828:	str	r2, [sp, #4]
   1582c:	movt	r3, #1
   15830:	movw	r2, #30128	; 0x75b0
   15834:	str	r3, [sp]
   15838:	mov	r0, r4
   1583c:	movw	r3, #30244	; 0x7624
   15840:	movt	r2, #1
   15844:	movt	r3, #1
   15848:	mov	r1, #1
   1584c:	bl	11208 <__fprintf_chk@plt>
   15850:	b	1529c <sg_chk_n_print3@plt+0x3fe0>
   15854:	cmp	r1, #0
   15858:	beq	15a64 <sg_chk_n_print3@plt+0x47a8>
   1585c:	eor	ip, r0, r1
   15860:	rsbmi	r1, r1, #0
   15864:	subs	r2, r1, #1
   15868:	beq	15a30 <sg_chk_n_print3@plt+0x4774>
   1586c:	movs	r3, r0
   15870:	rsbmi	r3, r0, #0
   15874:	cmp	r3, r1
   15878:	bls	15a3c <sg_chk_n_print3@plt+0x4780>
   1587c:	tst	r1, r2
   15880:	beq	15a4c <sg_chk_n_print3@plt+0x4790>
   15884:	clz	r2, r3
   15888:	clz	r0, r1
   1588c:	sub	r2, r0, r2
   15890:	rsbs	r2, r2, #31
   15894:	addne	r2, r2, r2, lsl #1
   15898:	mov	r0, #0
   1589c:	addne	pc, pc, r2, lsl #2
   158a0:	nop	{0}
   158a4:	cmp	r3, r1, lsl #31
   158a8:	adc	r0, r0, r0
   158ac:	subcs	r3, r3, r1, lsl #31
   158b0:	cmp	r3, r1, lsl #30
   158b4:	adc	r0, r0, r0
   158b8:	subcs	r3, r3, r1, lsl #30
   158bc:	cmp	r3, r1, lsl #29
   158c0:	adc	r0, r0, r0
   158c4:	subcs	r3, r3, r1, lsl #29
   158c8:	cmp	r3, r1, lsl #28
   158cc:	adc	r0, r0, r0
   158d0:	subcs	r3, r3, r1, lsl #28
   158d4:	cmp	r3, r1, lsl #27
   158d8:	adc	r0, r0, r0
   158dc:	subcs	r3, r3, r1, lsl #27
   158e0:	cmp	r3, r1, lsl #26
   158e4:	adc	r0, r0, r0
   158e8:	subcs	r3, r3, r1, lsl #26
   158ec:	cmp	r3, r1, lsl #25
   158f0:	adc	r0, r0, r0
   158f4:	subcs	r3, r3, r1, lsl #25
   158f8:	cmp	r3, r1, lsl #24
   158fc:	adc	r0, r0, r0
   15900:	subcs	r3, r3, r1, lsl #24
   15904:	cmp	r3, r1, lsl #23
   15908:	adc	r0, r0, r0
   1590c:	subcs	r3, r3, r1, lsl #23
   15910:	cmp	r3, r1, lsl #22
   15914:	adc	r0, r0, r0
   15918:	subcs	r3, r3, r1, lsl #22
   1591c:	cmp	r3, r1, lsl #21
   15920:	adc	r0, r0, r0
   15924:	subcs	r3, r3, r1, lsl #21
   15928:	cmp	r3, r1, lsl #20
   1592c:	adc	r0, r0, r0
   15930:	subcs	r3, r3, r1, lsl #20
   15934:	cmp	r3, r1, lsl #19
   15938:	adc	r0, r0, r0
   1593c:	subcs	r3, r3, r1, lsl #19
   15940:	cmp	r3, r1, lsl #18
   15944:	adc	r0, r0, r0
   15948:	subcs	r3, r3, r1, lsl #18
   1594c:	cmp	r3, r1, lsl #17
   15950:	adc	r0, r0, r0
   15954:	subcs	r3, r3, r1, lsl #17
   15958:	cmp	r3, r1, lsl #16
   1595c:	adc	r0, r0, r0
   15960:	subcs	r3, r3, r1, lsl #16
   15964:	cmp	r3, r1, lsl #15
   15968:	adc	r0, r0, r0
   1596c:	subcs	r3, r3, r1, lsl #15
   15970:	cmp	r3, r1, lsl #14
   15974:	adc	r0, r0, r0
   15978:	subcs	r3, r3, r1, lsl #14
   1597c:	cmp	r3, r1, lsl #13
   15980:	adc	r0, r0, r0
   15984:	subcs	r3, r3, r1, lsl #13
   15988:	cmp	r3, r1, lsl #12
   1598c:	adc	r0, r0, r0
   15990:	subcs	r3, r3, r1, lsl #12
   15994:	cmp	r3, r1, lsl #11
   15998:	adc	r0, r0, r0
   1599c:	subcs	r3, r3, r1, lsl #11
   159a0:	cmp	r3, r1, lsl #10
   159a4:	adc	r0, r0, r0
   159a8:	subcs	r3, r3, r1, lsl #10
   159ac:	cmp	r3, r1, lsl #9
   159b0:	adc	r0, r0, r0
   159b4:	subcs	r3, r3, r1, lsl #9
   159b8:	cmp	r3, r1, lsl #8
   159bc:	adc	r0, r0, r0
   159c0:	subcs	r3, r3, r1, lsl #8
   159c4:	cmp	r3, r1, lsl #7
   159c8:	adc	r0, r0, r0
   159cc:	subcs	r3, r3, r1, lsl #7
   159d0:	cmp	r3, r1, lsl #6
   159d4:	adc	r0, r0, r0
   159d8:	subcs	r3, r3, r1, lsl #6
   159dc:	cmp	r3, r1, lsl #5
   159e0:	adc	r0, r0, r0
   159e4:	subcs	r3, r3, r1, lsl #5
   159e8:	cmp	r3, r1, lsl #4
   159ec:	adc	r0, r0, r0
   159f0:	subcs	r3, r3, r1, lsl #4
   159f4:	cmp	r3, r1, lsl #3
   159f8:	adc	r0, r0, r0
   159fc:	subcs	r3, r3, r1, lsl #3
   15a00:	cmp	r3, r1, lsl #2
   15a04:	adc	r0, r0, r0
   15a08:	subcs	r3, r3, r1, lsl #2
   15a0c:	cmp	r3, r1, lsl #1
   15a10:	adc	r0, r0, r0
   15a14:	subcs	r3, r3, r1, lsl #1
   15a18:	cmp	r3, r1
   15a1c:	adc	r0, r0, r0
   15a20:	subcs	r3, r3, r1
   15a24:	cmp	ip, #0
   15a28:	rsbmi	r0, r0, #0
   15a2c:	bx	lr
   15a30:	teq	ip, r0
   15a34:	rsbmi	r0, r0, #0
   15a38:	bx	lr
   15a3c:	movcc	r0, #0
   15a40:	asreq	r0, ip, #31
   15a44:	orreq	r0, r0, #1
   15a48:	bx	lr
   15a4c:	clz	r2, r1
   15a50:	rsb	r2, r2, #31
   15a54:	cmp	ip, #0
   15a58:	lsr	r0, r3, r2
   15a5c:	rsbmi	r0, r0, #0
   15a60:	bx	lr
   15a64:	cmp	r0, #0
   15a68:	mvngt	r0, #-2147483648	; 0x80000000
   15a6c:	movlt	r0, #-2147483648	; 0x80000000
   15a70:	b	15e94 <sg_chk_n_print3@plt+0x4bd8>
   15a74:	cmp	r1, #0
   15a78:	beq	15a64 <sg_chk_n_print3@plt+0x47a8>
   15a7c:	push	{r0, r1, lr}
   15a80:	bl	1585c <sg_chk_n_print3@plt+0x45a0>
   15a84:	pop	{r1, r2, lr}
   15a88:	mul	r3, r2, r0
   15a8c:	sub	r1, r1, r3
   15a90:	bx	lr
   15a94:	eor	r1, r1, #-2147483648	; 0x80000000
   15a98:	b	15aa0 <sg_chk_n_print3@plt+0x47e4>
   15a9c:	eor	r3, r3, #-2147483648	; 0x80000000
   15aa0:	push	{r4, r5, lr}
   15aa4:	lsl	r4, r1, #1
   15aa8:	lsl	r5, r3, #1
   15aac:	teq	r4, r5
   15ab0:	teqeq	r0, r2
   15ab4:	orrsne	ip, r4, r0
   15ab8:	orrsne	ip, r5, r2
   15abc:	mvnsne	ip, r4, asr #21
   15ac0:	mvnsne	ip, r5, asr #21
   15ac4:	beq	15cb0 <sg_chk_n_print3@plt+0x49f4>
   15ac8:	lsr	r4, r4, #21
   15acc:	rsbs	r5, r4, r5, lsr #21
   15ad0:	rsblt	r5, r5, #0
   15ad4:	ble	15af4 <sg_chk_n_print3@plt+0x4838>
   15ad8:	add	r4, r4, r5
   15adc:	eor	r2, r0, r2
   15ae0:	eor	r3, r1, r3
   15ae4:	eor	r0, r2, r0
   15ae8:	eor	r1, r3, r1
   15aec:	eor	r2, r0, r2
   15af0:	eor	r3, r1, r3
   15af4:	cmp	r5, #54	; 0x36
   15af8:	pophi	{r4, r5, pc}
   15afc:	tst	r1, #-2147483648	; 0x80000000
   15b00:	lsl	r1, r1, #12
   15b04:	mov	ip, #1048576	; 0x100000
   15b08:	orr	r1, ip, r1, lsr #12
   15b0c:	beq	15b18 <sg_chk_n_print3@plt+0x485c>
   15b10:	rsbs	r0, r0, #0
   15b14:	rsc	r1, r1, #0
   15b18:	tst	r3, #-2147483648	; 0x80000000
   15b1c:	lsl	r3, r3, #12
   15b20:	orr	r3, ip, r3, lsr #12
   15b24:	beq	15b30 <sg_chk_n_print3@plt+0x4874>
   15b28:	rsbs	r2, r2, #0
   15b2c:	rsc	r3, r3, #0
   15b30:	teq	r4, r5
   15b34:	beq	15c98 <sg_chk_n_print3@plt+0x49dc>
   15b38:	sub	r4, r4, #1
   15b3c:	rsbs	lr, r5, #32
   15b40:	blt	15b5c <sg_chk_n_print3@plt+0x48a0>
   15b44:	lsl	ip, r2, lr
   15b48:	adds	r0, r0, r2, lsr r5
   15b4c:	adc	r1, r1, #0
   15b50:	adds	r0, r0, r3, lsl lr
   15b54:	adcs	r1, r1, r3, asr r5
   15b58:	b	15b78 <sg_chk_n_print3@plt+0x48bc>
   15b5c:	sub	r5, r5, #32
   15b60:	add	lr, lr, #32
   15b64:	cmp	r2, #1
   15b68:	lsl	ip, r3, lr
   15b6c:	orrcs	ip, ip, #2
   15b70:	adds	r0, r0, r3, asr r5
   15b74:	adcs	r1, r1, r3, asr #31
   15b78:	and	r5, r1, #-2147483648	; 0x80000000
   15b7c:	bpl	15b8c <sg_chk_n_print3@plt+0x48d0>
   15b80:	rsbs	ip, ip, #0
   15b84:	rscs	r0, r0, #0
   15b88:	rsc	r1, r1, #0
   15b8c:	cmp	r1, #1048576	; 0x100000
   15b90:	bcc	15bd0 <sg_chk_n_print3@plt+0x4914>
   15b94:	cmp	r1, #2097152	; 0x200000
   15b98:	bcc	15bb8 <sg_chk_n_print3@plt+0x48fc>
   15b9c:	lsrs	r1, r1, #1
   15ba0:	rrxs	r0, r0
   15ba4:	rrx	ip, ip
   15ba8:	add	r4, r4, #1
   15bac:	lsl	r2, r4, #21
   15bb0:	cmn	r2, #4194304	; 0x400000
   15bb4:	bcs	15d10 <sg_chk_n_print3@plt+0x4a54>
   15bb8:	cmp	ip, #-2147483648	; 0x80000000
   15bbc:	lsrseq	ip, r0, #1
   15bc0:	adcs	r0, r0, #0
   15bc4:	adc	r1, r1, r4, lsl #20
   15bc8:	orr	r1, r1, r5
   15bcc:	pop	{r4, r5, pc}
   15bd0:	lsls	ip, ip, #1
   15bd4:	adcs	r0, r0, r0
   15bd8:	adc	r1, r1, r1
   15bdc:	tst	r1, #1048576	; 0x100000
   15be0:	sub	r4, r4, #1
   15be4:	bne	15bb8 <sg_chk_n_print3@plt+0x48fc>
   15be8:	teq	r1, #0
   15bec:	moveq	r1, r0
   15bf0:	moveq	r0, #0
   15bf4:	clz	r3, r1
   15bf8:	addeq	r3, r3, #32
   15bfc:	sub	r3, r3, #11
   15c00:	subs	r2, r3, #32
   15c04:	bge	15c28 <sg_chk_n_print3@plt+0x496c>
   15c08:	adds	r2, r2, #12
   15c0c:	ble	15c24 <sg_chk_n_print3@plt+0x4968>
   15c10:	add	ip, r2, #20
   15c14:	rsb	r2, r2, #12
   15c18:	lsl	r0, r1, ip
   15c1c:	lsr	r1, r1, r2
   15c20:	b	15c38 <sg_chk_n_print3@plt+0x497c>
   15c24:	add	r2, r2, #20
   15c28:	rsble	ip, r2, #32
   15c2c:	lsl	r1, r1, r2
   15c30:	orrle	r1, r1, r0, lsr ip
   15c34:	lslle	r0, r0, r2
   15c38:	subs	r4, r4, r3
   15c3c:	addge	r1, r1, r4, lsl #20
   15c40:	orrge	r1, r1, r5
   15c44:	popge	{r4, r5, pc}
   15c48:	mvn	r4, r4
   15c4c:	subs	r4, r4, #31
   15c50:	bge	15c8c <sg_chk_n_print3@plt+0x49d0>
   15c54:	adds	r4, r4, #12
   15c58:	bgt	15c74 <sg_chk_n_print3@plt+0x49b8>
   15c5c:	add	r4, r4, #20
   15c60:	rsb	r2, r4, #32
   15c64:	lsr	r0, r0, r4
   15c68:	orr	r0, r0, r1, lsl r2
   15c6c:	orr	r1, r5, r1, lsr r4
   15c70:	pop	{r4, r5, pc}
   15c74:	rsb	r4, r4, #12
   15c78:	rsb	r2, r4, #32
   15c7c:	lsr	r0, r0, r2
   15c80:	orr	r0, r0, r1, lsl r4
   15c84:	mov	r1, r5
   15c88:	pop	{r4, r5, pc}
   15c8c:	lsr	r0, r1, r4
   15c90:	mov	r1, r5
   15c94:	pop	{r4, r5, pc}
   15c98:	teq	r4, #0
   15c9c:	eor	r3, r3, #1048576	; 0x100000
   15ca0:	eoreq	r1, r1, #1048576	; 0x100000
   15ca4:	addeq	r4, r4, #1
   15ca8:	subne	r5, r5, #1
   15cac:	b	15b38 <sg_chk_n_print3@plt+0x487c>
   15cb0:	mvns	ip, r4, asr #21
   15cb4:	mvnsne	ip, r5, asr #21
   15cb8:	beq	15d20 <sg_chk_n_print3@plt+0x4a64>
   15cbc:	teq	r4, r5
   15cc0:	teqeq	r0, r2
   15cc4:	beq	15cd8 <sg_chk_n_print3@plt+0x4a1c>
   15cc8:	orrs	ip, r4, r0
   15ccc:	moveq	r1, r3
   15cd0:	moveq	r0, r2
   15cd4:	pop	{r4, r5, pc}
   15cd8:	teq	r1, r3
   15cdc:	movne	r1, #0
   15ce0:	movne	r0, #0
   15ce4:	popne	{r4, r5, pc}
   15ce8:	lsrs	ip, r4, #21
   15cec:	bne	15d00 <sg_chk_n_print3@plt+0x4a44>
   15cf0:	lsls	r0, r0, #1
   15cf4:	adcs	r1, r1, r1
   15cf8:	orrcs	r1, r1, #-2147483648	; 0x80000000
   15cfc:	pop	{r4, r5, pc}
   15d00:	adds	r4, r4, #4194304	; 0x400000
   15d04:	addcc	r1, r1, #1048576	; 0x100000
   15d08:	popcc	{r4, r5, pc}
   15d0c:	and	r5, r1, #-2147483648	; 0x80000000
   15d10:	orr	r1, r5, #2130706432	; 0x7f000000
   15d14:	orr	r1, r1, #15728640	; 0xf00000
   15d18:	mov	r0, #0
   15d1c:	pop	{r4, r5, pc}
   15d20:	mvns	ip, r4, asr #21
   15d24:	movne	r1, r3
   15d28:	movne	r0, r2
   15d2c:	mvnseq	ip, r5, asr #21
   15d30:	movne	r3, r1
   15d34:	movne	r2, r0
   15d38:	orrs	r4, r0, r1, lsl #12
   15d3c:	orrseq	r5, r2, r3, lsl #12
   15d40:	teqeq	r1, r3
   15d44:	orrne	r1, r1, #524288	; 0x80000
   15d48:	pop	{r4, r5, pc}
   15d4c:	teq	r0, #0
   15d50:	moveq	r1, #0
   15d54:	bxeq	lr
   15d58:	push	{r4, r5, lr}
   15d5c:	mov	r4, #1024	; 0x400
   15d60:	add	r4, r4, #50	; 0x32
   15d64:	mov	r5, #0
   15d68:	mov	r1, #0
   15d6c:	b	15be8 <sg_chk_n_print3@plt+0x492c>
   15d70:	teq	r0, #0
   15d74:	moveq	r1, #0
   15d78:	bxeq	lr
   15d7c:	push	{r4, r5, lr}
   15d80:	mov	r4, #1024	; 0x400
   15d84:	add	r4, r4, #50	; 0x32
   15d88:	ands	r5, r0, #-2147483648	; 0x80000000
   15d8c:	rsbmi	r0, r0, #0
   15d90:	mov	r1, #0
   15d94:	b	15be8 <sg_chk_n_print3@plt+0x492c>
   15d98:	lsls	r2, r0, #1
   15d9c:	asr	r1, r2, #3
   15da0:	rrx	r1, r1
   15da4:	lsl	r0, r2, #28
   15da8:	andsne	r3, r2, #-16777216	; 0xff000000
   15dac:	teqne	r3, #-16777216	; 0xff000000
   15db0:	eorne	r1, r1, #939524096	; 0x38000000
   15db4:	bxne	lr
   15db8:	teq	r2, #0
   15dbc:	teqne	r3, #-16777216	; 0xff000000
   15dc0:	bxeq	lr
   15dc4:	push	{r4, r5, lr}
   15dc8:	mov	r4, #896	; 0x380
   15dcc:	and	r5, r1, #-2147483648	; 0x80000000
   15dd0:	bic	r1, r1, #-2147483648	; 0x80000000
   15dd4:	b	15be8 <sg_chk_n_print3@plt+0x492c>
   15dd8:	orrs	r2, r0, r1
   15ddc:	bxeq	lr
   15de0:	push	{r4, r5, lr}
   15de4:	mov	r5, #0
   15de8:	b	15e08 <sg_chk_n_print3@plt+0x4b4c>
   15dec:	orrs	r2, r0, r1
   15df0:	bxeq	lr
   15df4:	push	{r4, r5, lr}
   15df8:	ands	r5, r1, #-2147483648	; 0x80000000
   15dfc:	bpl	15e08 <sg_chk_n_print3@plt+0x4b4c>
   15e00:	rsbs	r0, r0, #0
   15e04:	rsc	r1, r1, #0
   15e08:	mov	r4, #1024	; 0x400
   15e0c:	add	r4, r4, #50	; 0x32
   15e10:	lsrs	ip, r1, #22
   15e14:	beq	15b8c <sg_chk_n_print3@plt+0x48d0>
   15e18:	mov	r2, #3
   15e1c:	lsrs	ip, ip, #3
   15e20:	addne	r2, r2, #3
   15e24:	lsrs	ip, ip, #3
   15e28:	addne	r2, r2, #3
   15e2c:	add	r2, r2, ip, lsr #3
   15e30:	rsb	r3, r2, #32
   15e34:	lsl	ip, r0, r3
   15e38:	lsr	r0, r0, r2
   15e3c:	orr	r0, r0, r1, lsl r3
   15e40:	lsr	r1, r1, r2
   15e44:	add	r4, r4, r2
   15e48:	b	15b8c <sg_chk_n_print3@plt+0x48d0>
   15e4c:	cmp	r3, #0
   15e50:	cmpeq	r2, #0
   15e54:	bne	15e78 <sg_chk_n_print3@plt+0x4bbc>
   15e58:	cmp	r1, #0
   15e5c:	movlt	r1, #-2147483648	; 0x80000000
   15e60:	movlt	r0, #0
   15e64:	blt	15e74 <sg_chk_n_print3@plt+0x4bb8>
   15e68:	cmpeq	r0, #0
   15e6c:	mvnne	r1, #-2147483648	; 0x80000000
   15e70:	mvnne	r0, #0
   15e74:	b	15e94 <sg_chk_n_print3@plt+0x4bd8>
   15e78:	sub	sp, sp, #8
   15e7c:	push	{sp, lr}
   15e80:	bl	15ea4 <sg_chk_n_print3@plt+0x4be8>
   15e84:	ldr	lr, [sp, #4]
   15e88:	add	sp, sp, #8
   15e8c:	pop	{r2, r3}
   15e90:	bx	lr
   15e94:	push	{r1, lr}
   15e98:	mov	r0, #8
   15e9c:	bl	1101c <raise@plt>
   15ea0:	pop	{r1, pc}
   15ea4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15ea8:	mov	r8, r2
   15eac:	mov	r6, r0
   15eb0:	mov	r7, r1
   15eb4:	mov	sl, r3
   15eb8:	ldr	r9, [sp, #32]
   15ebc:	bl	15f1c <sg_chk_n_print3@plt+0x4c60>
   15ec0:	umull	r4, r5, r8, r0
   15ec4:	mul	r8, r8, r1
   15ec8:	mla	r2, r0, sl, r8
   15ecc:	add	r5, r2, r5
   15ed0:	subs	r4, r6, r4
   15ed4:	sbc	r5, r7, r5
   15ed8:	strd	r4, [r9]
   15edc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15ee0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   15ee4:	mov	r8, r2
   15ee8:	mov	r6, r0
   15eec:	mov	r7, r1
   15ef0:	mov	r5, r3
   15ef4:	ldr	r9, [sp, #32]
   15ef8:	bl	163a8 <sg_chk_n_print3@plt+0x50ec>
   15efc:	mul	r3, r0, r5
   15f00:	umull	r4, r5, r0, r8
   15f04:	mla	r8, r8, r1, r3
   15f08:	add	r5, r8, r5
   15f0c:	subs	r4, r6, r4
   15f10:	sbc	r5, r7, r5
   15f14:	strd	r4, [r9]
   15f18:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   15f1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f20:	rsbs	r4, r0, #0
   15f24:	rsc	r5, r1, #0
   15f28:	cmp	r1, #0
   15f2c:	mvn	r6, #0
   15f30:	sub	sp, sp, #12
   15f34:	movge	r4, r0
   15f38:	movge	r5, r1
   15f3c:	movge	r6, #0
   15f40:	cmp	r3, #0
   15f44:	blt	1617c <sg_chk_n_print3@plt+0x4ec0>
   15f48:	cmp	r3, #0
   15f4c:	mov	sl, r4
   15f50:	mov	ip, r5
   15f54:	mov	r0, r2
   15f58:	mov	r1, r3
   15f5c:	mov	r8, r2
   15f60:	mov	r7, r4
   15f64:	mov	r9, r5
   15f68:	bne	16060 <sg_chk_n_print3@plt+0x4da4>
   15f6c:	cmp	r2, r5
   15f70:	bls	1609c <sg_chk_n_print3@plt+0x4de0>
   15f74:	clz	r3, r2
   15f78:	cmp	r3, #0
   15f7c:	rsbne	r2, r3, #32
   15f80:	lslne	r8, r0, r3
   15f84:	lsrne	r2, r4, r2
   15f88:	lslne	r7, r4, r3
   15f8c:	orrne	r9, r2, r5, lsl r3
   15f90:	lsr	r4, r8, #16
   15f94:	uxth	sl, r8
   15f98:	mov	r1, r4
   15f9c:	mov	r0, r9
   15fa0:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   15fa4:	mov	r1, r4
   15fa8:	mov	fp, r0
   15fac:	mov	r0, r9
   15fb0:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   15fb4:	mul	r0, sl, fp
   15fb8:	lsr	r2, r7, #16
   15fbc:	orr	r1, r2, r1, lsl #16
   15fc0:	cmp	r0, r1
   15fc4:	bls	15fe8 <sg_chk_n_print3@plt+0x4d2c>
   15fc8:	adds	r1, r1, r8
   15fcc:	sub	r3, fp, #1
   15fd0:	bcs	15fe4 <sg_chk_n_print3@plt+0x4d28>
   15fd4:	cmp	r0, r1
   15fd8:	subhi	fp, fp, #2
   15fdc:	addhi	r1, r1, r8
   15fe0:	bhi	15fe8 <sg_chk_n_print3@plt+0x4d2c>
   15fe4:	mov	fp, r3
   15fe8:	rsb	r9, r0, r1
   15fec:	mov	r1, r4
   15ff0:	uxth	r7, r7
   15ff4:	mov	r0, r9
   15ff8:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   15ffc:	mov	r1, r4
   16000:	mov	r5, r0
   16004:	mov	r0, r9
   16008:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   1600c:	mul	sl, sl, r5
   16010:	orr	r1, r7, r1, lsl #16
   16014:	cmp	sl, r1
   16018:	bls	16038 <sg_chk_n_print3@plt+0x4d7c>
   1601c:	adds	r8, r1, r8
   16020:	sub	r3, r5, #1
   16024:	bcs	16034 <sg_chk_n_print3@plt+0x4d78>
   16028:	cmp	sl, r8
   1602c:	subhi	r5, r5, #2
   16030:	bhi	16038 <sg_chk_n_print3@plt+0x4d7c>
   16034:	mov	r5, r3
   16038:	orr	r3, r5, fp, lsl #16
   1603c:	mov	r4, #0
   16040:	cmp	r6, #0
   16044:	mov	r0, r3
   16048:	mov	r1, r4
   1604c:	beq	16058 <sg_chk_n_print3@plt+0x4d9c>
   16050:	rsbs	r0, r0, #0
   16054:	rsc	r1, r1, #0
   16058:	add	sp, sp, #12
   1605c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16060:	cmp	r3, r5
   16064:	movhi	r4, #0
   16068:	movhi	r3, r4
   1606c:	bhi	16040 <sg_chk_n_print3@plt+0x4d84>
   16070:	clz	r5, r1
   16074:	cmp	r5, #0
   16078:	bne	16268 <sg_chk_n_print3@plt+0x4fac>
   1607c:	cmp	r1, ip
   16080:	cmpcs	r2, sl
   16084:	movhi	r4, #0
   16088:	movls	r4, #1
   1608c:	movls	r3, #1
   16090:	movls	r4, r5
   16094:	movhi	r3, r4
   16098:	b	16040 <sg_chk_n_print3@plt+0x4d84>
   1609c:	cmp	r2, #0
   160a0:	bne	160b4 <sg_chk_n_print3@plt+0x4df8>
   160a4:	mov	r1, r2
   160a8:	mov	r0, #1
   160ac:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   160b0:	mov	r8, r0
   160b4:	clz	r3, r8
   160b8:	cmp	r3, #0
   160bc:	bne	1618c <sg_chk_n_print3@plt+0x4ed0>
   160c0:	rsb	r9, r8, r9
   160c4:	lsr	r5, r8, #16
   160c8:	uxth	sl, r8
   160cc:	mov	r4, #1
   160d0:	mov	r1, r5
   160d4:	mov	r0, r9
   160d8:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   160dc:	mov	r1, r5
   160e0:	mov	fp, r0
   160e4:	mov	r0, r9
   160e8:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   160ec:	mul	r0, sl, fp
   160f0:	lsr	r2, r7, #16
   160f4:	orr	r1, r2, r1, lsl #16
   160f8:	cmp	r0, r1
   160fc:	bls	1611c <sg_chk_n_print3@plt+0x4e60>
   16100:	adds	r1, r1, r8
   16104:	sub	r3, fp, #1
   16108:	bcs	16388 <sg_chk_n_print3@plt+0x50cc>
   1610c:	cmp	r0, r1
   16110:	subhi	fp, fp, #2
   16114:	addhi	r1, r1, r8
   16118:	bls	16388 <sg_chk_n_print3@plt+0x50cc>
   1611c:	rsb	r2, r0, r1
   16120:	mov	r1, r5
   16124:	str	r2, [sp]
   16128:	uxth	r7, r7
   1612c:	mov	r0, r2
   16130:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   16134:	ldr	r2, [sp]
   16138:	mov	r1, r5
   1613c:	mov	r9, r0
   16140:	mov	r0, r2
   16144:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16148:	mul	sl, sl, r9
   1614c:	orr	r1, r7, r1, lsl #16
   16150:	cmp	sl, r1
   16154:	bls	16174 <sg_chk_n_print3@plt+0x4eb8>
   16158:	adds	r8, r1, r8
   1615c:	sub	r3, r9, #1
   16160:	bcs	16170 <sg_chk_n_print3@plt+0x4eb4>
   16164:	cmp	sl, r8
   16168:	subhi	r9, r9, #2
   1616c:	bhi	16174 <sg_chk_n_print3@plt+0x4eb8>
   16170:	mov	r9, r3
   16174:	orr	r3, r9, fp, lsl #16
   16178:	b	16040 <sg_chk_n_print3@plt+0x4d84>
   1617c:	mvn	r6, r6
   16180:	rsbs	r2, r2, #0
   16184:	rsc	r3, r3, #0
   16188:	b	15f48 <sg_chk_n_print3@plt+0x4c8c>
   1618c:	lsl	r8, r8, r3
   16190:	rsb	fp, r3, #32
   16194:	lsr	r4, r9, fp
   16198:	lsr	fp, r7, fp
   1619c:	lsr	r5, r8, #16
   161a0:	orr	fp, fp, r9, lsl r3
   161a4:	mov	r0, r4
   161a8:	lsl	r7, r7, r3
   161ac:	mov	r1, r5
   161b0:	uxth	sl, r8
   161b4:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   161b8:	mov	r1, r5
   161bc:	mov	r3, r0
   161c0:	mov	r0, r4
   161c4:	str	r3, [sp]
   161c8:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   161cc:	ldr	r3, [sp]
   161d0:	lsr	r2, fp, #16
   161d4:	mul	r0, sl, r3
   161d8:	orr	r1, r2, r1, lsl #16
   161dc:	cmp	r0, r1
   161e0:	bls	16200 <sg_chk_n_print3@plt+0x4f44>
   161e4:	adds	r1, r1, r8
   161e8:	sub	r2, r3, #1
   161ec:	bcs	163a0 <sg_chk_n_print3@plt+0x50e4>
   161f0:	cmp	r0, r1
   161f4:	subhi	r3, r3, #2
   161f8:	addhi	r1, r1, r8
   161fc:	bls	163a0 <sg_chk_n_print3@plt+0x50e4>
   16200:	rsb	r9, r0, r1
   16204:	mov	r1, r5
   16208:	str	r3, [sp]
   1620c:	uxth	fp, fp
   16210:	mov	r0, r9
   16214:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   16218:	mov	r1, r5
   1621c:	mov	r4, r0
   16220:	mov	r0, r9
   16224:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16228:	mul	r9, sl, r4
   1622c:	ldr	r3, [sp]
   16230:	orr	r1, fp, r1, lsl #16
   16234:	cmp	r9, r1
   16238:	bls	1625c <sg_chk_n_print3@plt+0x4fa0>
   1623c:	adds	r1, r1, r8
   16240:	sub	r2, r4, #1
   16244:	bcs	16258 <sg_chk_n_print3@plt+0x4f9c>
   16248:	cmp	r9, r1
   1624c:	subhi	r4, r4, #2
   16250:	addhi	r1, r1, r8
   16254:	bhi	1625c <sg_chk_n_print3@plt+0x4fa0>
   16258:	mov	r4, r2
   1625c:	rsb	r9, r9, r1
   16260:	orr	r4, r4, r3, lsl #16
   16264:	b	160d0 <sg_chk_n_print3@plt+0x4e14>
   16268:	rsb	sl, r5, #32
   1626c:	lsl	r3, r2, r5
   16270:	lsr	r0, r2, sl
   16274:	lsr	r2, ip, sl
   16278:	orr	r4, r0, r1, lsl r5
   1627c:	lsr	sl, r7, sl
   16280:	mov	r0, r2
   16284:	orr	sl, sl, ip, lsl r5
   16288:	lsr	r9, r4, #16
   1628c:	str	r3, [sp, #4]
   16290:	str	r2, [sp]
   16294:	uxth	fp, r4
   16298:	mov	r1, r9
   1629c:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   162a0:	ldr	r2, [sp]
   162a4:	mov	r1, r9
   162a8:	mov	r8, r0
   162ac:	mov	r0, r2
   162b0:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   162b4:	mul	r0, fp, r8
   162b8:	lsr	r2, sl, #16
   162bc:	orr	r1, r2, r1, lsl #16
   162c0:	cmp	r0, r1
   162c4:	bls	162e4 <sg_chk_n_print3@plt+0x5028>
   162c8:	adds	r1, r1, r4
   162cc:	sub	r2, r8, #1
   162d0:	bcs	16398 <sg_chk_n_print3@plt+0x50dc>
   162d4:	cmp	r0, r1
   162d8:	subhi	r8, r8, #2
   162dc:	addhi	r1, r1, r4
   162e0:	bls	16398 <sg_chk_n_print3@plt+0x50dc>
   162e4:	rsb	ip, r0, r1
   162e8:	mov	r1, r9
   162ec:	str	ip, [sp]
   162f0:	mov	r0, ip
   162f4:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   162f8:	ldr	ip, [sp]
   162fc:	mov	r1, r9
   16300:	mov	r2, r0
   16304:	mov	r0, ip
   16308:	str	r2, [sp]
   1630c:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16310:	ldr	r2, [sp]
   16314:	uxth	ip, sl
   16318:	mul	fp, fp, r2
   1631c:	orr	ip, ip, r1, lsl #16
   16320:	cmp	fp, ip
   16324:	bls	16344 <sg_chk_n_print3@plt+0x5088>
   16328:	adds	ip, ip, r4
   1632c:	sub	r1, r2, #1
   16330:	bcs	16390 <sg_chk_n_print3@plt+0x50d4>
   16334:	cmp	fp, ip
   16338:	subhi	r2, r2, #2
   1633c:	addhi	ip, ip, r4
   16340:	bls	16390 <sg_chk_n_print3@plt+0x50d4>
   16344:	ldr	r0, [sp, #4]
   16348:	orr	r1, r2, r8, lsl #16
   1634c:	rsb	fp, fp, ip
   16350:	umull	r2, r3, r1, r0
   16354:	cmp	fp, r3
   16358:	bcc	1637c <sg_chk_n_print3@plt+0x50c0>
   1635c:	movne	r4, #0
   16360:	moveq	r4, #1
   16364:	cmp	r2, r7, lsl r5
   16368:	movls	r4, #0
   1636c:	andhi	r4, r4, #1
   16370:	cmp	r4, #0
   16374:	moveq	r3, r1
   16378:	beq	16040 <sg_chk_n_print3@plt+0x4d84>
   1637c:	sub	r3, r1, #1
   16380:	mov	r4, #0
   16384:	b	16040 <sg_chk_n_print3@plt+0x4d84>
   16388:	mov	fp, r3
   1638c:	b	1611c <sg_chk_n_print3@plt+0x4e60>
   16390:	mov	r2, r1
   16394:	b	16344 <sg_chk_n_print3@plt+0x5088>
   16398:	mov	r8, r2
   1639c:	b	162e4 <sg_chk_n_print3@plt+0x5028>
   163a0:	mov	r3, r2
   163a4:	b	16200 <sg_chk_n_print3@plt+0x4f44>
   163a8:	cmp	r3, #0
   163ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163b0:	mov	r6, r0
   163b4:	sub	sp, sp, #12
   163b8:	mov	r5, r1
   163bc:	mov	r7, r0
   163c0:	mov	r4, r2
   163c4:	mov	r8, r1
   163c8:	bne	164a8 <sg_chk_n_print3@plt+0x51ec>
   163cc:	cmp	r2, r1
   163d0:	bls	164e4 <sg_chk_n_print3@plt+0x5228>
   163d4:	clz	r3, r2
   163d8:	cmp	r3, #0
   163dc:	rsbne	r8, r3, #32
   163e0:	lslne	r4, r2, r3
   163e4:	lsrne	r8, r0, r8
   163e8:	lslne	r7, r0, r3
   163ec:	orrne	r8, r8, r1, lsl r3
   163f0:	lsr	r5, r4, #16
   163f4:	uxth	sl, r4
   163f8:	mov	r1, r5
   163fc:	mov	r0, r8
   16400:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   16404:	mov	r1, r5
   16408:	mov	r9, r0
   1640c:	mov	r0, r8
   16410:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16414:	mul	r0, sl, r9
   16418:	lsr	r3, r7, #16
   1641c:	orr	r1, r3, r1, lsl #16
   16420:	cmp	r0, r1
   16424:	bls	16448 <sg_chk_n_print3@plt+0x518c>
   16428:	adds	r1, r1, r4
   1642c:	sub	r2, r9, #1
   16430:	bcs	16444 <sg_chk_n_print3@plt+0x5188>
   16434:	cmp	r0, r1
   16438:	subhi	r9, r9, #2
   1643c:	addhi	r1, r1, r4
   16440:	bhi	16448 <sg_chk_n_print3@plt+0x518c>
   16444:	mov	r9, r2
   16448:	rsb	r8, r0, r1
   1644c:	mov	r1, r5
   16450:	uxth	r7, r7
   16454:	mov	r0, r8
   16458:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   1645c:	mov	r1, r5
   16460:	mov	r6, r0
   16464:	mov	r0, r8
   16468:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   1646c:	mul	sl, sl, r6
   16470:	orr	r1, r7, r1, lsl #16
   16474:	cmp	sl, r1
   16478:	bls	16494 <sg_chk_n_print3@plt+0x51d8>
   1647c:	adds	r4, r1, r4
   16480:	sub	r3, r6, #1
   16484:	bcs	16790 <sg_chk_n_print3@plt+0x54d4>
   16488:	cmp	sl, r4
   1648c:	subhi	r6, r6, #2
   16490:	bls	16790 <sg_chk_n_print3@plt+0x54d4>
   16494:	orr	r0, r6, r9, lsl #16
   16498:	mov	r6, #0
   1649c:	mov	r1, r6
   164a0:	add	sp, sp, #12
   164a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164a8:	cmp	r3, r1
   164ac:	movhi	r6, #0
   164b0:	movhi	r0, r6
   164b4:	bhi	1649c <sg_chk_n_print3@plt+0x51e0>
   164b8:	clz	r7, r3
   164bc:	cmp	r7, #0
   164c0:	bne	165c0 <sg_chk_n_print3@plt+0x5304>
   164c4:	cmp	r3, r1
   164c8:	cmpcs	r2, r6
   164cc:	movhi	r6, #0
   164d0:	movls	r6, #1
   164d4:	movls	r0, #1
   164d8:	movls	r6, r7
   164dc:	movhi	r0, r6
   164e0:	b	1649c <sg_chk_n_print3@plt+0x51e0>
   164e4:	cmp	r2, #0
   164e8:	bne	164fc <sg_chk_n_print3@plt+0x5240>
   164ec:	mov	r1, r2
   164f0:	mov	r0, #1
   164f4:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   164f8:	mov	r4, r0
   164fc:	clz	r3, r4
   16500:	cmp	r3, #0
   16504:	bne	166bc <sg_chk_n_print3@plt+0x5400>
   16508:	rsb	r5, r4, r5
   1650c:	lsr	r8, r4, #16
   16510:	uxth	sl, r4
   16514:	mov	r6, #1
   16518:	mov	r1, r8
   1651c:	mov	r0, r5
   16520:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   16524:	mov	r1, r8
   16528:	mov	r9, r0
   1652c:	mov	r0, r5
   16530:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16534:	mul	r0, sl, r9
   16538:	lsr	r3, r7, #16
   1653c:	orr	r1, r3, r1, lsl #16
   16540:	cmp	r0, r1
   16544:	bls	16564 <sg_chk_n_print3@plt+0x52a8>
   16548:	adds	r1, r1, r4
   1654c:	sub	r2, r9, #1
   16550:	bcs	16798 <sg_chk_n_print3@plt+0x54dc>
   16554:	cmp	r0, r1
   16558:	subhi	r9, r9, #2
   1655c:	addhi	r1, r1, r4
   16560:	bls	16798 <sg_chk_n_print3@plt+0x54dc>
   16564:	rsb	fp, r0, r1
   16568:	mov	r1, r8
   1656c:	uxth	r7, r7
   16570:	mov	r0, fp
   16574:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   16578:	mov	r1, r8
   1657c:	mov	r5, r0
   16580:	mov	r0, fp
   16584:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16588:	mul	sl, sl, r5
   1658c:	orr	r1, r7, r1, lsl #16
   16590:	cmp	sl, r1
   16594:	bls	165b0 <sg_chk_n_print3@plt+0x52f4>
   16598:	adds	r4, r1, r4
   1659c:	sub	r3, r5, #1
   165a0:	bcs	167a0 <sg_chk_n_print3@plt+0x54e4>
   165a4:	cmp	sl, r4
   165a8:	subhi	r5, r5, #2
   165ac:	bls	167a0 <sg_chk_n_print3@plt+0x54e4>
   165b0:	orr	r0, r5, r9, lsl #16
   165b4:	mov	r1, r6
   165b8:	add	sp, sp, #12
   165bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165c0:	rsb	r1, r7, #32
   165c4:	lsl	r0, r2, r7
   165c8:	lsr	r2, r2, r1
   165cc:	lsr	fp, r5, r1
   165d0:	orr	r8, r2, r3, lsl r7
   165d4:	lsr	r1, r6, r1
   165d8:	str	r0, [sp, #4]
   165dc:	orr	r5, r1, r5, lsl r7
   165e0:	lsr	r9, r8, #16
   165e4:	mov	r0, fp
   165e8:	uxth	sl, r8
   165ec:	mov	r1, r9
   165f0:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   165f4:	mov	r1, r9
   165f8:	mov	r4, r0
   165fc:	mov	r0, fp
   16600:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16604:	mul	r0, sl, r4
   16608:	lsr	ip, r5, #16
   1660c:	orr	r1, ip, r1, lsl #16
   16610:	cmp	r0, r1
   16614:	bls	16628 <sg_chk_n_print3@plt+0x536c>
   16618:	adds	r1, r1, r8
   1661c:	sub	r2, r4, #1
   16620:	bcc	167bc <sg_chk_n_print3@plt+0x5500>
   16624:	mov	r4, r2
   16628:	rsb	ip, r0, r1
   1662c:	mov	r1, r9
   16630:	str	ip, [sp]
   16634:	uxth	r5, r5
   16638:	mov	r0, ip
   1663c:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   16640:	ldr	ip, [sp]
   16644:	mov	r1, r9
   16648:	mov	fp, r0
   1664c:	mov	r0, ip
   16650:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16654:	mul	sl, sl, fp
   16658:	orr	r1, r5, r1, lsl #16
   1665c:	cmp	sl, r1
   16660:	bls	16674 <sg_chk_n_print3@plt+0x53b8>
   16664:	adds	r1, r1, r8
   16668:	sub	r2, fp, #1
   1666c:	bcc	167a8 <sg_chk_n_print3@plt+0x54ec>
   16670:	mov	fp, r2
   16674:	ldr	r3, [sp, #4]
   16678:	orr	r0, fp, r4, lsl #16
   1667c:	rsb	sl, sl, r1
   16680:	umull	r4, r5, r0, r3
   16684:	cmp	sl, r5
   16688:	bcc	166a8 <sg_chk_n_print3@plt+0x53ec>
   1668c:	movne	r3, #0
   16690:	moveq	r3, #1
   16694:	cmp	r4, r6, lsl r7
   16698:	movls	r6, #0
   1669c:	andhi	r6, r3, #1
   166a0:	cmp	r6, #0
   166a4:	beq	1649c <sg_chk_n_print3@plt+0x51e0>
   166a8:	mov	r6, #0
   166ac:	sub	r0, r0, #1
   166b0:	mov	r1, r6
   166b4:	add	sp, sp, #12
   166b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166bc:	lsl	r4, r4, r3
   166c0:	rsb	r9, r3, #32
   166c4:	lsr	r2, r5, r9
   166c8:	lsr	r9, r6, r9
   166cc:	lsr	r8, r4, #16
   166d0:	orr	r9, r9, r5, lsl r3
   166d4:	mov	r0, r2
   166d8:	lsl	r7, r6, r3
   166dc:	mov	r1, r8
   166e0:	str	r2, [sp]
   166e4:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   166e8:	ldr	r2, [sp]
   166ec:	mov	r1, r8
   166f0:	uxth	sl, r4
   166f4:	mov	fp, r0
   166f8:	mov	r0, r2
   166fc:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16700:	mul	r0, sl, fp
   16704:	lsr	r3, r9, #16
   16708:	orr	r1, r3, r1, lsl #16
   1670c:	cmp	r0, r1
   16710:	bls	16730 <sg_chk_n_print3@plt+0x5474>
   16714:	adds	r1, r1, r4
   16718:	sub	r3, fp, #1
   1671c:	bcs	167d0 <sg_chk_n_print3@plt+0x5514>
   16720:	cmp	r0, r1
   16724:	subhi	fp, fp, #2
   16728:	addhi	r1, r1, r4
   1672c:	bls	167d0 <sg_chk_n_print3@plt+0x5514>
   16730:	rsb	r5, r0, r1
   16734:	mov	r1, r8
   16738:	uxth	r9, r9
   1673c:	mov	r0, r5
   16740:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   16744:	mov	r1, r8
   16748:	mov	r6, r0
   1674c:	mov	r0, r5
   16750:	bl	169c4 <sg_chk_n_print3@plt+0x5708>
   16754:	mul	r5, sl, r6
   16758:	orr	r1, r9, r1, lsl #16
   1675c:	cmp	r5, r1
   16760:	bls	16784 <sg_chk_n_print3@plt+0x54c8>
   16764:	adds	r1, r1, r4
   16768:	sub	r3, r6, #1
   1676c:	bcs	16780 <sg_chk_n_print3@plt+0x54c4>
   16770:	cmp	r5, r1
   16774:	subhi	r6, r6, #2
   16778:	addhi	r1, r1, r4
   1677c:	bhi	16784 <sg_chk_n_print3@plt+0x54c8>
   16780:	mov	r6, r3
   16784:	rsb	r5, r5, r1
   16788:	orr	r6, r6, fp, lsl #16
   1678c:	b	16518 <sg_chk_n_print3@plt+0x525c>
   16790:	mov	r6, r3
   16794:	b	16494 <sg_chk_n_print3@plt+0x51d8>
   16798:	mov	r9, r2
   1679c:	b	16564 <sg_chk_n_print3@plt+0x52a8>
   167a0:	mov	r5, r3
   167a4:	b	165b0 <sg_chk_n_print3@plt+0x52f4>
   167a8:	cmp	sl, r1
   167ac:	subhi	fp, fp, #2
   167b0:	addhi	r1, r1, r8
   167b4:	bhi	16674 <sg_chk_n_print3@plt+0x53b8>
   167b8:	b	16670 <sg_chk_n_print3@plt+0x53b4>
   167bc:	cmp	r0, r1
   167c0:	subhi	r4, r4, #2
   167c4:	addhi	r1, r1, r8
   167c8:	bhi	16628 <sg_chk_n_print3@plt+0x536c>
   167cc:	b	16624 <sg_chk_n_print3@plt+0x5368>
   167d0:	mov	fp, r3
   167d4:	b	16730 <sg_chk_n_print3@plt+0x5474>
   167d8:	subs	r2, r1, #1
   167dc:	bxeq	lr
   167e0:	bcc	169b8 <sg_chk_n_print3@plt+0x56fc>
   167e4:	cmp	r0, r1
   167e8:	bls	1699c <sg_chk_n_print3@plt+0x56e0>
   167ec:	tst	r1, r2
   167f0:	beq	169a8 <sg_chk_n_print3@plt+0x56ec>
   167f4:	clz	r3, r0
   167f8:	clz	r2, r1
   167fc:	sub	r3, r2, r3
   16800:	rsbs	r3, r3, #31
   16804:	addne	r3, r3, r3, lsl #1
   16808:	mov	r2, #0
   1680c:	addne	pc, pc, r3, lsl #2
   16810:	nop	{0}
   16814:	cmp	r0, r1, lsl #31
   16818:	adc	r2, r2, r2
   1681c:	subcs	r0, r0, r1, lsl #31
   16820:	cmp	r0, r1, lsl #30
   16824:	adc	r2, r2, r2
   16828:	subcs	r0, r0, r1, lsl #30
   1682c:	cmp	r0, r1, lsl #29
   16830:	adc	r2, r2, r2
   16834:	subcs	r0, r0, r1, lsl #29
   16838:	cmp	r0, r1, lsl #28
   1683c:	adc	r2, r2, r2
   16840:	subcs	r0, r0, r1, lsl #28
   16844:	cmp	r0, r1, lsl #27
   16848:	adc	r2, r2, r2
   1684c:	subcs	r0, r0, r1, lsl #27
   16850:	cmp	r0, r1, lsl #26
   16854:	adc	r2, r2, r2
   16858:	subcs	r0, r0, r1, lsl #26
   1685c:	cmp	r0, r1, lsl #25
   16860:	adc	r2, r2, r2
   16864:	subcs	r0, r0, r1, lsl #25
   16868:	cmp	r0, r1, lsl #24
   1686c:	adc	r2, r2, r2
   16870:	subcs	r0, r0, r1, lsl #24
   16874:	cmp	r0, r1, lsl #23
   16878:	adc	r2, r2, r2
   1687c:	subcs	r0, r0, r1, lsl #23
   16880:	cmp	r0, r1, lsl #22
   16884:	adc	r2, r2, r2
   16888:	subcs	r0, r0, r1, lsl #22
   1688c:	cmp	r0, r1, lsl #21
   16890:	adc	r2, r2, r2
   16894:	subcs	r0, r0, r1, lsl #21
   16898:	cmp	r0, r1, lsl #20
   1689c:	adc	r2, r2, r2
   168a0:	subcs	r0, r0, r1, lsl #20
   168a4:	cmp	r0, r1, lsl #19
   168a8:	adc	r2, r2, r2
   168ac:	subcs	r0, r0, r1, lsl #19
   168b0:	cmp	r0, r1, lsl #18
   168b4:	adc	r2, r2, r2
   168b8:	subcs	r0, r0, r1, lsl #18
   168bc:	cmp	r0, r1, lsl #17
   168c0:	adc	r2, r2, r2
   168c4:	subcs	r0, r0, r1, lsl #17
   168c8:	cmp	r0, r1, lsl #16
   168cc:	adc	r2, r2, r2
   168d0:	subcs	r0, r0, r1, lsl #16
   168d4:	cmp	r0, r1, lsl #15
   168d8:	adc	r2, r2, r2
   168dc:	subcs	r0, r0, r1, lsl #15
   168e0:	cmp	r0, r1, lsl #14
   168e4:	adc	r2, r2, r2
   168e8:	subcs	r0, r0, r1, lsl #14
   168ec:	cmp	r0, r1, lsl #13
   168f0:	adc	r2, r2, r2
   168f4:	subcs	r0, r0, r1, lsl #13
   168f8:	cmp	r0, r1, lsl #12
   168fc:	adc	r2, r2, r2
   16900:	subcs	r0, r0, r1, lsl #12
   16904:	cmp	r0, r1, lsl #11
   16908:	adc	r2, r2, r2
   1690c:	subcs	r0, r0, r1, lsl #11
   16910:	cmp	r0, r1, lsl #10
   16914:	adc	r2, r2, r2
   16918:	subcs	r0, r0, r1, lsl #10
   1691c:	cmp	r0, r1, lsl #9
   16920:	adc	r2, r2, r2
   16924:	subcs	r0, r0, r1, lsl #9
   16928:	cmp	r0, r1, lsl #8
   1692c:	adc	r2, r2, r2
   16930:	subcs	r0, r0, r1, lsl #8
   16934:	cmp	r0, r1, lsl #7
   16938:	adc	r2, r2, r2
   1693c:	subcs	r0, r0, r1, lsl #7
   16940:	cmp	r0, r1, lsl #6
   16944:	adc	r2, r2, r2
   16948:	subcs	r0, r0, r1, lsl #6
   1694c:	cmp	r0, r1, lsl #5
   16950:	adc	r2, r2, r2
   16954:	subcs	r0, r0, r1, lsl #5
   16958:	cmp	r0, r1, lsl #4
   1695c:	adc	r2, r2, r2
   16960:	subcs	r0, r0, r1, lsl #4
   16964:	cmp	r0, r1, lsl #3
   16968:	adc	r2, r2, r2
   1696c:	subcs	r0, r0, r1, lsl #3
   16970:	cmp	r0, r1, lsl #2
   16974:	adc	r2, r2, r2
   16978:	subcs	r0, r0, r1, lsl #2
   1697c:	cmp	r0, r1, lsl #1
   16980:	adc	r2, r2, r2
   16984:	subcs	r0, r0, r1, lsl #1
   16988:	cmp	r0, r1
   1698c:	adc	r2, r2, r2
   16990:	subcs	r0, r0, r1
   16994:	mov	r0, r2
   16998:	bx	lr
   1699c:	moveq	r0, #1
   169a0:	movne	r0, #0
   169a4:	bx	lr
   169a8:	clz	r2, r1
   169ac:	rsb	r2, r2, #31
   169b0:	lsr	r0, r0, r2
   169b4:	bx	lr
   169b8:	cmp	r0, #0
   169bc:	mvnne	r0, #0
   169c0:	b	15e94 <sg_chk_n_print3@plt+0x4bd8>
   169c4:	cmp	r1, #0
   169c8:	beq	169b8 <sg_chk_n_print3@plt+0x56fc>
   169cc:	push	{r0, r1, lr}
   169d0:	bl	167d8 <sg_chk_n_print3@plt+0x551c>
   169d4:	pop	{r1, r2, lr}
   169d8:	mul	r3, r2, r0
   169dc:	sub	r1, r1, r3
   169e0:	bx	lr
   169e4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   169e8:	mov	r7, r0
   169ec:	ldr	r6, [pc, #76]	; 16a40 <sg_chk_n_print3@plt+0x5784>
   169f0:	mov	r8, r1
   169f4:	ldr	r5, [pc, #72]	; 16a44 <sg_chk_n_print3@plt+0x5788>
   169f8:	mov	r9, r2
   169fc:	add	r6, pc, r6
   16a00:	bl	10ff0 <_init@@Base>
   16a04:	add	r5, pc, r5
   16a08:	rsb	r6, r5, r6
   16a0c:	asrs	r6, r6, #2
   16a10:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   16a14:	sub	r5, r5, #4
   16a18:	mov	r4, #0
   16a1c:	add	r4, r4, #1
   16a20:	ldr	r3, [r5, #4]!
   16a24:	mov	r0, r7
   16a28:	mov	r1, r8
   16a2c:	mov	r2, r9
   16a30:	blx	r3
   16a34:	cmp	r4, r6
   16a38:	bne	16a1c <sg_chk_n_print3@plt+0x5760>
   16a3c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   16a40:	andeq	r2, r1, ip, ror #9
   16a44:	andeq	r2, r1, r0, ror #9
   16a48:	bx	lr

Disassembly of section .fini:

00016a4c <_fini@@Base>:
   16a4c:	push	{r3, lr}
   16a50:	pop	{r3, pc}
