<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005847A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005847</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17464903</doc-number><date>20210902</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>58</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>768</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>585</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>481</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>76898</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>76802</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>76877</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>5226</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">Dummy Stacked Structures Surrounding TSVS and Method Forming the Same</invention-title><us-related-documents><us-provisional-application><document-id><country>US</country><doc-number>63217341</doc-number><date>20210701</date></document-id></us-provisional-application></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Taiwan Semiconductor Manufacturing Co., Ltd.</orgname><address><city>Hsinchu</city><country>TW</country></address></addressbook><residence><country>TW</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Chang</last-name><first-name>Mingni</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Tsou</last-name><first-name>Yun-Chin</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Wu</last-name><first-name>Ching-Jing</first-name><address><city>Zaoqiao Township</city><country>TW</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Chen</last-name><first-name>Shiou-Fan</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>Wang</last-name><first-name>Ming-Yih</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A method includes forming a plurality of low-k dielectric layers over a semiconductor substrate, forming a first plurality of dummy stacked structures extending into at least one of the plurality of low-k dielectric layers, forming a plurality of non-low-k dielectric layers over the plurality of low-k dielectric layers, and forming a second plurality of dummy stacked structures extending into the plurality of non-low-k dielectric layers. The second plurality of dummy stacked structures are over and connected to corresponding ones of the first plurality of dummy stacked structures. The method further includes etching the plurality of non-low-k dielectric layers, the plurality of low-k dielectric layers, and the semiconductor substrate to form a via opening. The via opening is encircled by the first plurality of dummy stacked structures and the second plurality of dummy stacked structures. The via opening is then filled to form a through-via.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="55.12mm" wi="158.75mm" file="US20230005847A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="250.87mm" wi="102.53mm" orientation="landscape" file="US20230005847A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="250.87mm" wi="102.62mm" orientation="landscape" file="US20230005847A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="258.57mm" wi="133.86mm" orientation="landscape" file="US20230005847A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="258.57mm" wi="170.52mm" orientation="landscape" file="US20230005847A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="258.57mm" wi="147.83mm" orientation="landscape" file="US20230005847A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="258.57mm" wi="156.13mm" orientation="landscape" file="US20230005847A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="260.60mm" wi="166.88mm" orientation="landscape" file="US20230005847A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="258.57mm" wi="154.86mm" orientation="landscape" file="US20230005847A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="258.57mm" wi="147.74mm" orientation="landscape" file="US20230005847A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="258.57mm" wi="146.90mm" orientation="landscape" file="US20230005847A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="258.57mm" wi="171.03mm" orientation="landscape" file="US20230005847A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="258.57mm" wi="172.13mm" orientation="landscape" file="US20230005847A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="258.57mm" wi="167.56mm" orientation="landscape" file="US20230005847A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="258.57mm" wi="168.32mm" orientation="landscape" file="US20230005847A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="260.10mm" wi="172.21mm" orientation="landscape" file="US20230005847A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="246.63mm" wi="116.59mm" orientation="landscape" file="US20230005847A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="115.65mm" wi="155.87mm" orientation="landscape" file="US20230005847A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="234.27mm" wi="113.28mm" orientation="landscape" file="US20230005847A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="260.01mm" wi="113.28mm" orientation="landscape" file="US20230005847A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="228.94mm" wi="169.84mm" orientation="landscape" file="US20230005847A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="247.06mm" wi="156.04mm" orientation="landscape" file="US20230005847A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="257.89mm" wi="156.04mm" orientation="landscape" file="US20230005847A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="259.00mm" wi="170.43mm" orientation="landscape" file="US20230005847A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="214.88mm" wi="106.85mm" orientation="landscape" file="US20230005847A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="236.56mm" wi="133.94mm" orientation="landscape" file="US20230005847A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">PRIORITY CLAIM AND CROSS-REFERENCE</heading><p id="p-0002" num="0001">This application claims the benefit of the following provisionally filed U.S. patent application: Application No. 63/217,341, filed on Jul. 1, 2021, and entitled &#x201c;Stacked metallic Structures Surrounding TSV,&#x201d; which application is hereby incorporated herein by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">Through-Silicon Vias (TSVs) are used as electrical paths in device dies, so that the conductive features on opposite sides of the device dies may be interconnected. The formation process of a TSV includes etching a semiconductor substrate to form an opening, filling the opening with a conductive material to form the TSV, performing a backside grinding process to remove a portion of the semiconductor substrate from backside, and forming an electrical connector on the backside of the semiconductor substrate to connect to the TSV.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0004" num="0003">Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.</p><p id="p-0005" num="0004"><figref idref="DRAWINGS">FIGS. <b>1</b>-<b>15</b></figref> illustrate the cross-sectional views of intermediate stages in the formation of dies including through-vias and dummy stacked structures in accordance with some embodiments.</p><p id="p-0006" num="0005"><figref idref="DRAWINGS">FIG. <b>16</b></figref> illustrates a package incorporating the die in accordance with some embodiments.</p><p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. <b>17</b></figref> illustrates a part of a package incorporating the die in accordance with some embodiments.</p><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIGS. <b>18</b>-<b>27</b></figref> illustrate the top views of through-vias and dummy stacked structures in accordance with some embodiments.</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>28</b></figref> illustrates a process flow for forming a die comprising through-vias and dummy stacked structures in accordance with some embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0004" level="1">DETAILED DESCRIPTION</heading><p id="p-0010" num="0009">The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.</p><p id="p-0011" num="0010">Further, spatially relative terms, such as &#x201c;underlying,&#x201d; &#x201c;below,&#x201d; &#x201c;lower,&#x201d; &#x201c;overlying,&#x201d; &#x201c;upper&#x201d; and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.</p><p id="p-0012" num="0011">A die including through-vias, dummy stacked structure, and the method of forming the same are provided in accordance with some embodiments. The through-vias penetrate through a substrate and a plurality of dielectric layers over the substrate. The dummy stacked structures may be formed encircling the through-substrate vias. The dummy stacked structures are formed in the dielectric layers, and function as tunnels for outgassing moisture from the through-via openings during a baking process. The intermediate stages in the formation of the die are illustrated in accordance with some embodiments. Some variations of some embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIGS. <b>1</b>-<b>15</b></figref> illustrate the cross-sectional views of intermediate stages in the formation of a die including through-vias and dummy stacked structures in accordance with some embodiments of the present disclosure. The corresponding processes are also reflected schematically in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates a cross-sectional view of wafer <b>20</b>. In accordance with some embodiments of the present disclosure, wafer <b>20</b> is or comprises a device wafer including active devices and possibly passive devices, which are represented as integrated circuit devices <b>26</b>. Wafer <b>20</b> may include a plurality of chips/dies <b>22</b> therein, with one of chips <b>22</b> being illustrated. In accordance with alternative embodiments of the present disclosure, wafer <b>20</b> is an interposer wafer, which is free from active devices, and may or may not include passive devices.</p><p id="p-0015" num="0014">In accordance with some embodiments of the present disclosure, wafer <b>20</b> includes semiconductor substrate <b>24</b> and the features formed at a top surface or an active surface of semiconductor substrate <b>24</b>. Semiconductor substrate <b>24</b> may be formed of or comprise crystalline silicon, crystalline germanium, silicon germanium, carbon-doped silicon, a III-V compound semiconductor such as GaAsP, AlInAs, AlGaAs, GalnAs, GaInP, GaInAsP, or the like. Shallow Trench Isolation (STI) regions (not shown) may be formed in semiconductor substrate <b>24</b> to isolate the active regions in semiconductor substrate <b>24</b>.</p><p id="p-0016" num="0015">Integrated circuit devices <b>26</b> may include transistors, resistors, capacitors, diodes, and the like in accordance with some embodiments. In accordance with alternative embodiments, wafer <b>20</b> is used for forming interposers (which are free from active devices), and substrate <b>24</b> may be a semiconductor substrate or a dielectric substrate.</p><p id="p-0017" num="0016">Transistor <b>28</b>, which is a part of integrated circuit devices <b>26</b>, is illustrated to represent integrated circuit devices <b>26</b>. In accordance with some embodiments, transistor <b>28</b> includes gate stack <b>30</b>, source/drain regions <b>32</b> aside of gate stack <b>30</b>, source/drain silicide region <b>34</b>A, and source/drain contact plug <b>36</b>A. Transistor <b>28</b> may be a planar transistor, a Fin Field-Effect (FinFET) transistor, a nano-sheet transistor, a nanowire transistor, or the like. Dummy silicide regions <b>34</b>B and dummy contact plugs <b>36</b>B are also formed on semiconductor substrate <b>24</b>. In accordance with some embodiments, dummy silicide regions <b>34</b>B and source/drain silicide region <b>34</b>A are formed in common formation processes. Source/drain contact plug <b>36</b>A and dummy contact plug <b>36</b>B may also be formed in common formation processes. The respective process is illustrated as process <b>202</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. Throughout the description, source/drain contact plug <b>36</b>A and dummy contact plug <b>36</b>B are collectively referred to as contact plugs <b>36</b>.</p><p id="p-0018" num="0017">Inter-Layer Dielectric (ILD) <b>38</b> is formed over semiconductor substrate <b>24</b>, with the gate stacks of the transistors (such as gate stack <b>30</b>) and source/drain contact plugs (such as <b>36</b>A) being formed in integrated circuit devices <b>26</b>. In accordance with some embodiments, ILD <b>38</b> is formed of silicon oxide, Phospho Silicate Glass (PSG), Boro Silicate Glass (BSG), Boron-doped Phospho Silicate Glass (BPSG), Fluorine-doped Silicate Glass (FSG), or the like. The dielectric constant (k) value of ILD <b>38</b> may be greater than about 3.0. ILD <b>38</b> may be formed using spin coating, Flowable Chemical Vapor Deposition (FCVD), or the like. In accordance with some embodiments of the present disclosure, ILD <b>38</b> may also be formed using a deposition method such as Plasma Enhanced Chemical Vapor Deposition (PECVD), Low Pressure Chemical Vapor Deposition (LPCVD), or the like.</p><p id="p-0019" num="0018">In accordance with some embodiments of the present disclosure, source/drain contact plug <b>36</b>A (which is also referred to as an active contact plug) and dummy contact plug <b>36</b>B are formed of or comprise a conductive material selected from tungsten, cobalt, aluminum, copper, titanium, tantalum, titanium nitride, tantalum nitride, alloys therefore, and/or multi-layers thereof. The formation of source/drain contact plug <b>36</b>A and dummy contact plug <b>36</b>B may include forming contact openings in ILD <b>38</b>, filling a conductive material(s) into the contact openings, and performing a planarization process (such as a Chemical Mechanical Polish (CMP) process or a mechanical grinding process) to level the top surfaces of source/drain contact plug <b>36</b>A and dummy contact plug <b>36</b>B with the top surface of ILD <b>38</b>.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>2</b> through <b>6</b></figref> illustrate the formation of a plurality of dielectric layers and a plurality of layers of contact plugs, metal lines, vias, and the like. It is appreciated that the illustrated structure are examples, and different layer schemes may be adopted. For example, there may be different numbers of contact plugs, metal lines, ILD layers, low-k dielectric layers, non-low-k dielectric layers, etc., than the discussed example embodiments.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates the formation of ILD <b>40</b>, active contact plugs <b>42</b>A, and dummy contact plugs <b>42</b>B. The respective process is illustrated as process <b>204</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. Throughout the description, the term &#x201c;active&#x201d; refers to the features that are electrically coupled to integrated circuit devices and have electrical functions, and the term &#x201c;dummy&#x201d; refers to the features that do not have electrical functions, and are not used for conducting currents. Throughout the description, source/drain contact plug <b>42</b>A and dummy contact plug <b>42</b>B are collectively referred to as contact plugs <b>42</b>. ILD <b>40</b> may be formed of a dielectric material selected from the same group of candidate materials for forming ILD <b>38</b>. ILD <b>40</b> may have a non-low-k value in accordance with some embodiments, while it may also have a k value in the range between about 3.0 and about 3.8, or higher. There may be, or may not be, an etch stop layer (not shown) between ILD <b>38</b> and ILD <b>40</b>.</p><p id="p-0022" num="0021">Contact plugs <b>42</b> may also be formed of similar materials and have similar structures as that of source/drain contact plug <b>36</b>. The formation process of contact plugs <b>42</b> may also include forming contact openings in ILD <b>40</b>, filling a conductive material(s) into the contact openings, and performing a planarization process to level the top surfaces of contact plugs <b>42</b> with the top surface of ILD <b>40</b>. Contact plugs <b>42</b>A and dummy contact plugs <b>42</b>B are formed simultaneously and share common formation processes.</p><p id="p-0023" num="0022">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, interconnect structure <b>44</b> is formed over ILD <b>40</b> and contact plugs <b>42</b>. The respective process is illustrated as process <b>206</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. Throughout the description, interconnect structure <b>44</b> refers to the interconnect structure formed based on low-k dielectric layers. Interconnect structure <b>44</b> may include etch stop layer <b>46</b> and dielectric layer <b>48</b>, and metal lines <b>50</b> in etch stop layers <b>46</b> and dielectric layer <b>48</b>. The metal lines <b>50</b> may be collectively referred to as metal layer M<b>0</b>.</p><p id="p-0024" num="0023">The formation of metal lines <b>50</b> in dielectric layer <b>48</b> and etch stop layer <b>46</b> may include single damascene processes. Metal lines <b>50</b> may include metal lines <b>50</b>A and dummy metal lines <b>50</b>B formed simultaneously in common processes. In a single damascene process for forming the metal line, trenches (occupied by metal lines <b>50</b>) are first formed in dielectric layer <b>48</b> and etch stop layer <b>46</b>, followed by filling the trenches with conductive materials, which may include a conformal barrier layer and a metallic material. The barrier layer may be formed of titanium, titanium nitride, tantalum, tantalum nitride, or the like. The metallic material may include copper, a copper alloy, tungsten, cobalt, or the like. A planarization process such as a CMP process is then performed to remove the excess portions of the conductive material higher than the top surface of the dielectric layer, leaving metal lines <b>50</b> in dielectric layer <b>48</b> and etch stop layer <b>46</b>. Metal lines <b>50</b> include active metal lines <b>50</b>A and dummy metal lines <b>50</b>B.</p><p id="p-0025" num="0024">Etch stop layer <b>52</b> and dielectric layer <b>54</b> are then formed through deposition. Vias <b>56</b> and metal lines <b>58</b> (which are collectively referred to as dual damascene structures <b>60</b>) are formed in dielectric layer <b>54</b> and etch stop layer <b>52</b>. Vias <b>56</b> include active vias <b>56</b>A and dummy vias <b>56</b>B. Metal lines <b>58</b> include active metal lines <b>58</b>A and dummy metal lines <b>58</b>B. The metal lines <b>58</b> may be collectively referred to as metal layer M<b>1</b>. Dual damascene structures <b>60</b> may include active dual damascene structures <b>60</b>A and dummy dual damascene structures <b>60</b>B, which are formed simultaneously in common processes.</p><p id="p-0026" num="0025">Etch stop layer <b>62</b> and dielectric layer <b>64</b> are then formed through deposition over dielectric layer <b>54</b>. Vias <b>70</b> and metal lines <b>72</b> (which are collectively referred to as dual damascene structures <b>74</b>) are formed in dielectric layer <b>64</b> and etch stop layer <b>62</b>. The metal lines <b>72</b> may be collectively referred to as metal layer M<b>2</b>. Vias <b>70</b> include active vias <b>70</b>A and dummy vias <b>70</b>B. Metal lines <b>72</b> include active metal lines <b>72</b>A and dummy metal lines <b>72</b>B. Dual damascene structures <b>74</b> may include active dual damascene structures <b>74</b>A and dummy dual damascene structures <b>74</b>B, which are formed simultaneously in common processes.</p><p id="p-0027" num="0026">In a dual damascene process for forming dual damascene structures <b>60</b>, both of trenches and via openings are formed in dielectric layer <b>54</b>, with the via openings underlying and connected to the trenches. In an example embodiment, the formation process may include forming a hard mask (not shown) over dielectric layer <b>54</b>, with the trenches formed in the hard mask. A photo resist having via patterns is then formed, followed by etching electric layer <b>54</b> to form via openings, wherein the via openings extend to an intermediate level between a top surface and a bottom surface of dielectric layer <b>54</b>. The photo resist is then removed. Dielectric layer <b>54</b> is then etched using the hard mask as the etching mask. Trenches (occupied by metal lines <b>58</b>) are thus formed in the dielectric layer <b>54</b>. At the same time the trenches are formed, via openings extend down to the bottom of dielectric layer <b>54</b>, exposing the underlying etch stop layer <b>52</b>. Etch stop layer <b>52</b> is then etched to expose the underlying conductive features such as metal lines <b>50</b>. The trenches and the via openings are then filled with conductive materials, which may include a conformal barrier layer and a metallic material, similar to what are adopted for the single damascene process. A planarization process is then performed to form the metal lines <b>58</b> and vias <b>56</b>. Dual damascene structures <b>74</b> may be formed using similar processes and similar materials, and may adopt the similar processes, as the formation of dual damascene structures <b>60</b>.</p><p id="p-0028" num="0027">Etch stop layers <b>46</b>, <b>52</b>, and <b>62</b> may include silicon nitride (SiN), silicon carbide (SiC), silicon oxy-nitride (SiON), silicon oxy-carbide (SiOC), silicon Carbo-nitride (SiCN), or the like. Etch stop layers <b>46</b>, <b>52</b>, and <b>62</b> may also include a metal oxide, a metal nitride, or the like. Each of etch stop layers <b>46</b>, <b>52</b>, and <b>62</b> may be single layer formed of a homogeneous material, or a composite layer including a plurality of dielectric sub-layers formed of different materials. In accordance with some embodiments of the present disclosure, one or more of layers <b>46</b>, <b>52</b>, and <b>62</b> may include an aluminum nitride (AlN) layer, a silicon oxy-carbide layer over the aluminum nitride layer, and an aluminum oxide layer over the silicon oxy-carbide layer</p><p id="p-0029" num="0028">Dielectric layers <b>48</b>, <b>54</b>, and <b>64</b> are also referred to as Inter-metal Dielectrics (IMDs). In accordance with some embodiments of the present disclosure, the dielectric layers (including <b>48</b>, <b>54</b>, and <b>64</b>) in interconnect structure <b>44</b> are formed of low-k dielectric materials. The dielectric constants (k values) of the low-k dielectric materials may be lower than about 3.2, and may be in the range between about 2.6 and about 32, for example. Dielectric layers <b>48</b>, <b>54</b>, and <b>64</b> may comprise a carbon-containing low-k dielectric material, Hydrogen SilsesQuioxane (HSQ), MethylSilsesQuioxane (MSQ), or the like. In accordance with some embodiments of the present disclosure, the formation of dielectric layers <b>48</b>, <b>54</b>, and <b>64</b> includes depositing a porogen-containing dielectric material(s) in the dielectric layers, and then performing a curing process to drive out the porogen, and hence the remaining dielectric layers <b>48</b>, <b>54</b>, and <b>64</b> are porous. Although three IMDs are illustrated as an example, interconnect structure <b>44</b> may include more dielectric layers (which are formed of low-k dielectric materials). For example, interconnect structure <b>44</b> may include 4 to 8 dielectric layers and corresponding metal layers.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates the formation of interconnect structure <b>76</b>, which also includes etch stop layers, dielectric layers over the corresponding etch stop layers, and damascene structures (metal lines and vias). The respective process is illustrated as process <b>208</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. In accordance with some embodiments, unlike interconnect structure <b>44</b>, the dielectric layers in interconnect structure <b>76</b> (such as dielectric layers <b>80</b> and <b>88</b>) are formed of non-low-k dielectric materials, which may include silicon oxide, silicon nitride, silicon carbide, silicon oxynitride, silicon oxycarbide, or the like. In accordance with alternative embodiments, the formation of interconnect structure <b>76</b> is skipped, and the processes as shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref> and the subsequent process are performed directly on interconnect structure <b>44</b>.</p><p id="p-0031" num="0030">In accordance with some embodiments, interconnect structure <b>76</b> includes etch stop layer <b>78</b> and dielectric layer <b>80</b>, which are formed through deposition processes. Vias <b>82</b> (including <b>82</b>A and <b>82</b>B) and metal lines <b>84</b> (including <b>84</b>A and <b>84</b>B) are formed in dielectric layer <b>80</b> and etch stop layer <b>78</b>. Vias <b>82</b> and metal lines <b>84</b> are collectively referred to as dual damascene structures <b>85</b>. Vias <b>82</b> include active vias <b>82</b>A and dummy vias <b>82</b>B. Metal lines <b>84</b> include active metal lines <b>84</b>A and dummy metal lines <b>84</b>B. Etch stop layer <b>86</b> and dielectric layer <b>88</b> are formed over dielectric layer <b>80</b> through deposition. Vias <b>90</b> and metal lines <b>92</b> (which are collectively referred to as dual damascene structures <b>94</b>) are formed in dielectric layer <b>88</b> and etch stop layer <b>86</b>. Vias <b>90</b> include active vias <b>90</b>A and dummy vias <b>90</b>B. Metal lines <b>92</b> include active metal lines <b>92</b>A and dummy metal lines <b>92</b>B. Interconnect structure <b>76</b> may include more dielectric layers (which are formed based on non-low-k dielectric materials) and metal lines and vias therein, which are not illustrated herein. For example, interconnect structure <b>76</b> may include 4 to 8 dielectric layers and corresponding metal layers.</p><p id="p-0032" num="0031">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, etch stop layer <b>96</b> is deposited over interconnect structure <b>76</b>. Etch stop layer <b>96</b> may be formed of or comprises aluminum oxide, aluminum nitride, silicon oxynitride, silicon oxide, silicon nitride, silicon carbide, silicon oxycarbide, or the like, or multi-layers thereof.</p><p id="p-0033" num="0032">Passivation layer <b>98</b> (sometimes referred to as passivation-<b>1</b> or pass-<b>1</b>) is formed over etch stop layer <b>96</b>. The respective process is illustrated as process <b>210</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. In accordance with some embodiments, passivation layer <b>98</b> is formed of a non-low-k dielectric material having a dielectric constant equal to or greater than the dielectric constant of silicon oxide. Passivation layer <b>98</b> may be formed of or comprise an inorganic dielectric material, which may include a material selected from, and is not limited to, Undoped Silicate Glass (USG), SiN, SiO<sub>2</sub>, SiON, SiOC, SiC, or the like, combinations thereof, and/or multi-layers thereof.</p><p id="p-0034" num="0033">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, conductive features <b>110</b> (including active conductive features <b>110</b>A and dummy conductive features <b>110</b>B) are formed to connect to the underlying active features and dummy features, respectively. The respective process is illustrated as process <b>212</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. In accordance with some embodiments, conductive features <b>110</b> are formed through a single damascene process. The formation process may include etching passivation layer <b>98</b> and the underlying etch stop layer <b>96</b> to form openings, depositing a conductive barrier (formed of titanium, titanium nitride, tantalum, tantalum nitride, or the like, for example), and plating a conductive material such as copper, tungsten, or the like. A CMP process may then be performed to remove excess conductive material and conductive barrier, leaving conductive features <b>110</b>. In accordance with alternative embodiments, instead of forming conductive features <b>110</b> at this stage, conductive features <b>110</b> may be formed after the formation of through-vias <b>122</b>&#x2032; as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0035" num="0034">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a patterned etching mask (not shown) is formed over passivation layer <b>98</b>. In accordance with some embodiments, the patterned etching mask comprises a photo resist, and may or may not include a hard mask formed of TiN, BN, or the like. An anisotropic etching process is then performed to form openings <b>112</b>. The respective process is illustrated as process <b>214</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. The resulting openings <b>112</b> penetrate through the dielectric layers in interconnect structures <b>76</b> and <b>44</b>, and penetrate through ILDs <b>40</b> and <b>38</b>, etc. Semiconductor substrate <b>24</b> is further etched so that openings <b>112</b> extend to an intermediate level of substrate <b>24</b>, wherein the intermediate level is between the top surface <b>24</b>T and the bottom surface <b>24</b>B of semiconductor substrate <b>24</b>. Openings <b>112</b> are used for forming Through-Semiconductor Vias (TSVs, also sometimes referred to as Through-Silicon Vias), and hence are referred to as TSV openings <b>112</b> hereinafter. The anisotropic etching process may include a plurality of etching processes, which adopt different etching gases in order to etch the dielectric layers that are formed of different materials, and to etch semiconductor substrate <b>24</b>.</p><p id="p-0036" num="0035">The above-discussed processes result in electrical connection structure <b>113</b>, and dummy stacked structures <b>114</b>B and <b>114</b>C. Dummy stacked structures <b>114</b>B and <b>114</b>C are collectively referred to dummy stacked structures <b>114</b>. Electrical connection structure <b>113</b> is used for electrically connecting to the integrated circuit devices <b>26</b>, and when used, there are voltages and currents flowing therein. Dummy stacked structures <b>114</b>B and <b>114</b>C may not have electrical functions, and may not electrically connect to the integrated circuit devices <b>26</b>. Each of dummy stacked structures <b>114</b>B and <b>114</b>C includes a plurality of conductive features, which are distributed in a plurality of dielectric layers. The plurality of conductive features are joined to form an integrated feature, which may extend from top of passivation layer <b>98</b> down into a level of interconnect structure <b>44</b> or below. The top-view shapes of dummy stacked structures <b>114</b>B and <b>114</b>C are shown in <figref idref="DRAWINGS">FIGS. <b>18</b> through <b>27</b></figref>. In accordance with some embodiments, dummy stacked structures <b>114</b>B and <b>114</b>C are electrically floating. In accordance with alternative embodiments, dummy stacked structures <b>114</b>B and <b>114</b>C are electrically grounded. For example, dummy stacked structures <b>114</b>B, which are electrically connected to semiconductor substrate <b>24</b>, may be electrically grounded. Partial dummy stacked structures <b>114</b>C may be electrically grounded or electrically floating.</p><p id="p-0037" num="0036">Dummy stacked structures include full dummy stacked structures <b>114</b>B and partial dummy stacked structures <b>114</b>C. The full dummy stacked structures <b>114</b>B extend into all of the dielectric layers in which the subsequently formed through-vias extend into. For example, full dummy stacked structures <b>114</b>B extend into each of the dielectric layers ranging from passivation layer <b>98</b> to ILD <b>38</b>, and further extend into any dielectric layer between ILD <b>38</b> and semiconductor substrate <b>24</b>. Partial dummy stacked structures <b>114</b>C are example partial dummy stacked structures, which extend from passivation layer <b>98</b> downwardly, and the bottoms of the partial dummy stacked structures <b>114</b>C are higher than the top surface of semiconductor substrate <b>24</b>. Accordingly, partial dummy stacked structures <b>114</b>C are vertically spaced apart from semiconductor substrate <b>24</b> by at least one or more dielectric layers.</p><p id="p-0038" num="0037">In accordance with some embodiments, the partial dummy stacked structures <b>114</b>C extend into at least one, and may be more, low-k dielectric layers in interconnect structure <b>44</b>. For example, assuming the dielectric layers <b>48</b>, <b>54</b>, and <b>64</b> in interconnect structure <b>44</b> are low-k dielectric layers, and the dielectric layers (such as layers <b>80</b> and <b>88</b>) in interconnect structure <b>76</b> are non-low-k dielectric layers, the partial dummy stacked structures <b>114</b>C at least penetrate through all of the non-low-k dielectric layers in interconnect structure <b>76</b>, and extend into at least the top low-k dielectric layer (for example, layer <b>64</b>) in interconnect structure <b>44</b>. This ensures effective moisture dissipation in the subsequent baking process <b>116</b> as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>. It is appreciated that partial dummy stacked structure <b>114</b>C may extend into and stop in any of the low-k dielectric layers such as low-k dielectric layer <b>64</b>, <b>54</b>, or <b>48</b>, or may extend into and stop in ILD <b>40</b> or ILD <b>38</b> (assuming there is at least one dielectric layer between ILD <b>38</b> and semiconductor substrate <b>24</b>). For example, in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, metal lines/pads <b>58</b>B and vias <b>70</b>B are shown as being dashed, which represent that these features may or may not be formed. Furthermore, full dummy stacked structures <b>114</b>B and partial dummy stacked structures <b>114</b>C may be formed in the same die <b>22</b>. In a same die <b>22</b>, there may also be multiple partial dummy stacked structures <b>114</b>C that extend into different low-k dielectric layers and ILD layers in any combination. For example, in one die, there may be a partial dummy stacked structures <b>114</b>C extending into and stopping in low-k dielectric layer <b>48</b>, a partial dummy stacked structures <b>114</b>C extending into and stopping in low-k dielectric layer <b>54</b>, a partial dummy stacked structures <b>114</b>C extending into and stopping in low-k dielectric layer <b>64</b>, and a full dummy stacked structures <b>114</b>B.</p><p id="p-0039" num="0038">The dielectric layers, particularly low-k dielectric layers, may absorb moisture in preceding processes, especially TSV processes. Since TSV size and depth are quite large and lower metal layer is capsulated, the moisture occurred during TSV process, such as the opening-etching process, is hardly to outgas in conventional structure. A baking process is thus performed to remove the moisture absorbed by the dielectric layers. The respective process is illustrated as process <b>216</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. In accordance with some embodiments, the baking process is performed at a temperature in a range between about 300&#xb0; C. and about 450&#xb0; C. The baking duration may be in the range between about 30 minutes and about 120 minutes. During the baking process, the moisture is removed from the dielectric layers. In accordance with some embodiments, dummy stacked structures <b>114</b> function as the outgassing tunnels for dissipating the moisture to outer environment. Without the dummy stacked structures <b>114</b>, the baking process is less effective in removing moisture. Furthermore, dummy stacked structures <b>114</b> may also function for blocking moisture from extending laterally from TSV openings <b>112</b> into inner parts of the dielectric layers. To allow dummy stacked structures <b>114</b> to function effectively for outgassing and blocking moisture, dummy stacked structures <b>114</b> are formed close to the TSV openings <b>112</b>, For example, with spacings S<b>1</b> being smaller than bout 1 &#x3bc;m, and may be in the range between about 0.2 &#x3bc;m and about 0.5 &#x3bc;m. Furthermore, the total top-view area TA<sub>FD </sub>of all full dummy stacked structures <b>114</b>B surrounding a TSV opening <b>112</b> may be equal to or greater than the top-view area TA<sub>TSV </sub>of the TSV opening, so that the outgassing tunnels are large enough. Since the partial dummy stacked structures <b>114</b>C are less effective in outgassing and blocking moisture, more partial dummy stacked structures <b>114</b>C may be formed. For example, the total top-view area TA<sub>PD </sub>of all partial dummy stacked structures <b>114</b>C surrounding a TSV opening <b>112</b> may be equal to or greater than 2 times the top-view area TA<sub>TSV </sub>of the TSV opening <b>112</b>.</p><p id="p-0040" num="0039">In accordance with some embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the baking process <b>116</b> is performed after the formation of TSV openings <b>112</b>, and before the filling of TSV openings <b>112</b>. In accordance with alternative embodiments, since dummy stacked structures <b>114</b>B and <b>114</b>C act as the vertical outgassing tunnels, the baking process may also be performed before the formation of TSV openings <b>112</b>, such as performed on the structure shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>. In accordance with yet alternative embodiments, the baking process may also be performed after TSV openings <b>112</b> have been filled to form through-vias. For example, the baking process may be performed on the structure shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0041" num="0040">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, dielectric liner <b>120</b> is deposited. The respective process is illustrated as process <b>218</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. Dielectric liner <b>120</b> includes horizontal portions outside of TSV openings <b>112</b>, and vertical portions extending into TSV openings <b>112</b>. In accordance with some embodiments, dielectric liner <b>120</b> is formed of or comprises a dielectric material such as silicon nitride, silicon carbide, silicon oxynitride, silicon oxycarbide, or the like, or combinations thereof. The deposition method may include PECVD, Atomic Layer Deposition (ALD), Physical Vapor Deposition (PVD), or the like. In accordance with some embodiments, dielectric liner <b>120</b> has good ability for electrical isolation and diffusion prevention, and may prevent undesirable substances from penetrating through it.</p><p id="p-0042" num="0041">Dielectric liner <b>120</b> may be a single-layer dielectric layer or a composite layer (including two or more sub layers). For example, the sub-layers in dielectric liner <b>120</b> may be formed of or comprise different materials, or include a same material having different compositions. For example, dielectric liner <b>120</b> may include a silicon oxide liner, and a silicon nitride liner over the silicon oxide liner, or may include two SiON layers having different nitrogen atomic percentages.</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>8</b></figref> further illustrates the deposition of conductive material <b>122</b>. Conductive material <b>122</b> may be formed using PVD, CVD, plating, or the like. The respective process is illustrated as process <b>220</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. conductive material <b>122</b> may be a single-layer material or may include a plurality of layers, which may include a barrier formed of TiN, TaN, or the like and a metallic material formed of copper, tungsten, cobalt, or the like, or combinations thereof.</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. <b>9</b></figref> illustrates a planarization process, which may be a CMP process or a mechanical grinding process. The planarization process results in the planarization of the top surface of conductive material <b>122</b>. The respective process is illustrated as process <b>222</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. The remaining portions of conductive material <b>122</b> are referred to as through-vias <b>122</b>&#x2032; (also alternatively referred to as TSVs <b>122</b>&#x2032;) hereinafter.</p><p id="p-0045" num="0044"><figref idref="DRAWINGS">FIGS. <b>10</b> through <b>12</b></figref> illustrate the formation of upper features in accordance with some embodiments. The respective process is illustrated as process <b>224</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. It is appreciated that these processes are examples, and any other upper features with different structures and layers are contemplated by the present disclosure. Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, in accordance with some embodiments, isolation layer <b>124</b> is deposited. The material of isolation layer <b>124</b> may be selected from a dielectric such as silicon nitride, silicon oxide, silicon carbide, USG, or the like.</p><p id="p-0046" num="0045">Isolation layer <b>124</b> is then etched, and conductive features <b>128</b> are formed to extend into isolation layer <b>124</b>, and may also have some portions extending directly over isolation layer <b>124</b> in accordance with some embodiments. Conductive features <b>128</b> may comprise copper, tungsten, aluminum, or the like. A plurality of dielectric layers <b>130</b> are formed, and conductive features <b>132</b> are formed to connect to the electrical interconnection structure <b>113</b> and through-vias <b>122</b>&#x2032;. Metal pads <b>134</b> are then formed. Metal pads <b>134</b> may be aluminum pads or aluminum-copper pads, and other metallic materials may be used. The formation process may include depositing a metal layer, and then patterning the metal layer to leave conductive features metal pads <b>134</b>.</p><p id="p-0047" num="0046">Next, as also shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>, passivation layer <b>136</b> is deposited and patterned, so that some portions of passivation layer <b>136</b> cover the edge portions of metal pads <b>134</b>, and some portions of metal pads <b>134</b> are exposed through the openings in passivation layer <b>136</b>. Dielectric layer <b>138</b> is then formed, for example, using a silicon-containing dielectric material such as silicon oxide, silicon oxynitride, or the like. Bond pads <b>140</b> are formed in dielectric layer <b>138</b>, may include copper, and the resulting structure is shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIGS. <b>13</b> through <b>15</b></figref> illustrate the process for forming features on the backside of semiconductor substrate <b>24</b>. The respective process is illustrated as process <b>226</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a backside grinding process is performed on the backside of semiconductor substrate <b>24</b> to remove a portion of substrate <b>24</b>, until TSVs <b>122</b>&#x2032; are revealed. Next, semiconductor substrate <b>24</b> is recessed slightly (for example, through etching), so that TSVs <b>122</b>&#x2032; protrude out of the back surface of semiconductor substrate <b>24</b>, as shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0049" num="0048">Next, as also shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, dielectric layer <b>142</b> is deposited, followed by a CMP process or a mechanical grinding process to re-expose TSVs <b>122</b>&#x2032;. TSVs <b>122</b>&#x2032; thus penetrate through dielectric layer <b>142</b> also. In accordance with some embodiments, dielectric layer <b>142</b> is formed of silicon oxide, silicon nitride, or the like.</p><p id="p-0050" num="0049">Referring to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, RDLs <b>144</b> may be then formed, which include pad portions contacting TSVs <b>122</b>&#x2032;. RDLs <b>144</b> may be formed of aluminum, copper, nickel, titanium, or the like in accordance with some embodiments. <figref idref="DRAWINGS">FIG. <b>15</b></figref> further illustrates the formation of dielectric layer <b>146</b> and electrical connectors <b>148</b>. In accordance with some embodiments, electrical connectors <b>148</b> include solder regions, which may be formed by plating or placing solder balls on the pads of RDLs <b>144</b>, and reflowing the solder balls. In accordance with alternative embodiments, electrical connectors <b>148</b> are formed of non-solder metallic materials. For example, electrical connectors <b>148</b> may be formed as copper pads or pillars, and each may or may not include a nickel capping layer. Electrical connectors <b>148</b> may protrude out of the surrounding dielectric layer, and may be used for solder bonding or direct metal-to-metal bonding. Alternatively, the bottom surface of electrical connectors <b>148</b> may be coplanar with the bottom surface of dielectric layer <b>146</b>, so that device die <b>22</b> may be used for hybrid bonding. Although one layer of RDLs <b>144</b> is shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref>, RDLs <b>144</b> may include more than one metal layer in some embodiments.</p><p id="p-0051" num="0050">In a subsequent process, wafer <b>20</b> may be singulated through a sawing process along scribe lines <b>150</b>, and device dies <b>22</b> are separated from each other. The respective process is illustrated as process <b>228</b> in the process flow <b>200</b> as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>.</p><p id="p-0052" num="0051"><figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref> illustrate an example embodiment in which a die <b>22</b> as shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref> is used in a package. Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, package <b>152</b> includes package substrate <b>151</b>, and interposer <b>156</b> over and bonded to package substrate <b>154</b>. A plurality of device dies and/or packages are over and bonded to package substrate <b>151</b>. The packages/device dies may include, for example, system-on-chip die <b>154</b>A, and packages <b>154</b>B. Packages <b>154</b>B may also include device dies <b>22</b> and <b>22</b>&#x2032; bonded together by Cu&#x2014;Cu bonding in some embodiments.</p><p id="p-0053" num="0052"><figref idref="DRAWINGS">FIG. <b>17</b></figref> illustrates an amplified view of a portion of device dies <b>22</b> and <b>22</b>&#x2032;. Device dies <b>22</b> and <b>22</b>&#x2032; may be bonded through hybrid bonding. Dummy stacked structures <b>114</b>B or <b>114</b>C is formed in device die <b>22</b>. Although dummy stacked structures <b>114</b>B or <b>114</b>C are shown on the surface of the metal layer connecting to bump, dummy stacked structures <b>114</b>B or <b>114</b>C may be electrically floating in some embodiments.</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIGS. <b>18</b> through <b>27</b></figref> illustrate the top views of dummy stacked structures <b>114</b> in accordance with some embodiments. It is appreciated that although different types of arrangements of dummy stacked structures <b>114</b> are shown in different figures, these dummy stacked structures <b>114</b> and the corresponding through-vias <b>122</b>&#x2032; may be formed in the same device die in any combination. Neighboring ones of the dummy stacked structures <b>114</b> may have substantially equal distances or different distances from each other.</p><p id="p-0055" num="0054"><figref idref="DRAWINGS">FIGS. <b>18</b> through <b>20</b></figref> illustrate the top views of dummy stacked structures <b>114</b>, which may be full dummy stacked structures <b>114</b>B in accordance with some embodiments. The plurality of dummy stacked structures <b>114</b> may include full dummy stacked structures <b>114</b>B, which may extend to semiconductor substrate <b>24</b>. The ratio TA<sub>FD</sub>/TA<sub>TSV</sub>, which is the ratio of the total area TA<sub>FD </sub>of the full dummy stacked structures <b>114</b>B to the top-view area TA<sub>TSV </sub>of the corresponding TSV <b>122</b>&#x2032;, may be equal to or greater than about 1, and may be in the range between about 1 and 2.</p><p id="p-0056" num="0055">Referring to <figref idref="DRAWINGS">FIG. <b>18</b></figref>, a plurality of dummy stacked structures <b>114</b> are arranged surrounding through-via <b>122</b>&#x2032;. The plurality of dummy stacked structures <b>114</b> are elongated, and are arranged aligning to a ring encircling through-via <b>122</b>&#x2032;. For example, the elongated dummy stacked structures <b>114</b> may have length-to-width ratios greater than about 2, or greater than 5. <figref idref="DRAWINGS">FIG. <b>19</b></figref> illustrates a plurality of dummy stacked structures <b>114</b> in accordance with some embodiments in which the plurality of dummy stacked structures <b>114</b> are non-elongated. Dummy stacked structures <b>114</b> may have square top-view shapes, circular top-view shapes, or rectangular shapes with length-to-width ratios smaller than about 2. <figref idref="DRAWINGS">FIG. <b>20</b></figref> illustrates a plurality of dummy stacked structures <b>114</b> in accordance with some embodiments, in which the plurality of dummy stacked structures <b>114</b> include the mixture of elongated and non-elongated dummy stacked structures.</p><p id="p-0057" num="0056"><figref idref="DRAWINGS">FIGS. <b>21</b> and <b>22</b></figref> illustrate the top views of dummy stacked structures <b>114</b>, which may be partial dummy stacked structures <b>114</b>C in accordance with some embodiments. Full dummy stacked structures <b>114</b>B may also adopt these structures, and hence the notation &#x201c;<b>114</b>B/<b>114</b>C/(<b>114</b>)&#x201d; is denoted. The plurality of dummy stacked structures <b>114</b> surrounding a through-via <b>122</b>&#x2032; are laid out aligning to two or more rings, with outer rings enclosing the corresponding inner rings. These embodiments may be applied when partial dummy stacked structures <b>114</b>C are used, although these embodiments may also be applied to full dummy stacked structures <b>114</b>B also. Since partial dummy stacked structures <b>114</b>C are less effective in outgassing and blocking moisture, increasing the number of partial dummy stacked structures <b>114</b>C may compensate for the reduced effect. In accordance with some embodiments, the ratio TA<sub>PD</sub>/TA<sub>TSV</sub>, which is the total area TA<sub>PD </sub>of the partial dummy stacked structures <b>114</b>C surrounding a TSV <b>122</b>&#x2032; to the top-view area TA<sub>TSV </sub>of TSV <b>122</b>&#x2032;, may be greater than 2, and may be in the range between about 2 and about 3. <figref idref="DRAWINGS">FIGS. <b>21</b> and <b>22</b></figref> are similar to each other, except that <figref idref="DRAWINGS">FIG. <b>21</b></figref> illustrates that dummy stacked structures <b>114</b> are arranged aligning to circular rings, while <figref idref="DRAWINGS">FIG. <b>22</b></figref> illustrates that dummy stacked structures <b>114</b> are arranged aligning to rectangular rings.</p><p id="p-0058" num="0057"><figref idref="DRAWINGS">FIG. <b>23</b></figref> illustrates an embodiment wherein full dummy stacked structures <b>114</b>B (marked as <b>114</b>B<b>1</b>) encircle a single through-via <b>122</b>&#x2032;, and other full dummy stacked structures <b>114</b>B (marked as <b>114</b>B<b>2</b>) encircle a plurality of through-vias <b>122</b>&#x2032;. In accordance with some embodiments, a ratio of the total area of dummy stacked structures <b>114</b>B<b>1</b> to the total area of dummy stacked structures <b>114</b>B<b>2</b> is equal to or smaller than about 1.</p><p id="p-0059" num="0058"><figref idref="DRAWINGS">FIG. <b>24</b></figref> illustrates an embodiment wherein partial dummy stacked structures <b>114</b>C (marked as <b>114</b>C<b>1</b>) encircle a single through-via <b>122</b>&#x2032;, and other full dummy stacked structures <b>114</b>B (marked as <b>114</b>B<b>2</b>) encircle a plurality of through-vias <b>122</b>&#x2032;. In accordance with some embodiments, a ratio of the total area of dummy stacked structures <b>114</b>C<b>1</b> to the total area of dummy stacked structures <b>114</b>B<b>2</b> is greater than about 2, and may be in the range between about 2 and about 3.</p><p id="p-0060" num="0059"><figref idref="DRAWINGS">FIG. <b>25</b></figref> illustrates an embodiment wherein full dummy stacked structures <b>114</b>B (marked as <b>114</b>B<b>1</b>) encircle a single through-via <b>122</b>&#x2032;, and other partial dummy stacked structures <b>114</b>C (marked as <b>114</b>C<b>2</b>) encircle a plurality of through-vias <b>122</b>&#x2032;. In accordance with some embodiments, a ratio of the total area of partial dummy stacked structures <b>114</b>C<b>2</b> to the total area of dummy stacked structures <b>114</b>B<b>1</b> is greater than about 2, and may be in the range between about 2 and about 3.</p><p id="p-0061" num="0060"><figref idref="DRAWINGS">FIGS. <b>26</b> and <b>27</b></figref> illustrate dummy stacked structures <b>114</b> (which may be full dummy stacked structures <b>114</b>B or partial dummy stacked structures <b>114</b>C) form enclosed rings. In <figref idref="DRAWINGS">FIG. <b>26</b></figref>, a circular ring is shown. In <figref idref="DRAWINGS">FIG. <b>27</b></figref>, a rectangular ring is shown. Similarly, when the dummy stacked structure <b>114</b> is a full dummy stacked structure, there may be a single ring encircling a through-via <b>122</b>&#x2032;. When dummy stacked structures <b>114</b> are partial dummy stacked structures, there may be two or more rings encircling the corresponding through-via <b>122</b>&#x2032;, with the outer ring encircling the corresponding inner ring(s).</p><p id="p-0062" num="0061">The embodiments of the present disclosure have some advantageous features. By forming dummy stacked structures around TSVs, the dummy stacked structures may act as the moisture-outgassing channels and moisture-blocking features. Accordingly, less moisture may remain in dielectric layers, and the dielectric degradation caused by the moisture is reduced.</p><p id="p-0063" num="0062">In accordance with some embodiments of the present disclosure, a method comprises forming a plurality of low-k dielectric layers over a semiconductor substrate; forming a first plurality of dummy stacked structures extending into at least one of the plurality of low-k dielectric layers; forming a plurality of non-low-k dielectric layers over the plurality of low-k dielectric layers; forming a second plurality of dummy stacked structures extending into the plurality of non-low-k dielectric layers, wherein the second plurality of dummy stacked structures are over and connected to corresponding ones of the first plurality of dummy stacked structures; etching the plurality of non-low-k dielectric layers, the plurality of low-k dielectric layers, and the semiconductor substrate to form an opening, wherein the opening is encircled by the first plurality of dummy stacked structures and the second plurality of dummy stacked structures; and filling the via opening to form a through-via. In an embodiment, the first plurality of dummy stacked structures comprise a plurality of portions in one of the plurality of low-k dielectric layers, and the plurality of portions are disconnected from each other. In an embodiment, the method further comprises forming an integrated circuit at a surface of the semiconductor substrate; and forming a plurality of electrical connection structures electrically coupling to the integrated circuit, wherein the plurality of electrical connection structures are formed in same processes as the first plurality of dummy stacked structures and the second plurality of dummy stacked structures. In an embodiment, the first plurality of dummy stacked structures and the second plurality of dummy stacked structures are electrically floating. In an embodiment, the first plurality of dummy stacked structures and the second plurality of dummy stacked structures are spaced apart from the via opening by spacings smaller than about 1 &#x3bc;m. In an embodiment, the first plurality of dummy stacked structures extend to the semiconductor substrate. In an embodiment, bottoms of the first plurality of dummy stacked structures are higher than, and are spaced apart from, the semiconductor substrate. In an embodiment, the first plurality of dummy stacked structures form a plurality of rings, each fully encircling the via opening. In an embodiment, the method further comprises performing a baking process on a respective wafer comprising the via opening.</p><p id="p-0064" num="0063">In accordance with some embodiments of the present disclosure, a structure comprises a semiconductor substrate; a plurality of dielectric layers over the semiconductor substrate; a first through-via penetrating through the semiconductor substrate and the plurality of dielectric layers; and a first plurality of dummy stacked structures in the plurality of dielectric layers, wherein the first plurality of dummy stacked structures are adjacent to and encircle the first through-via. In an embodiment, the first plurality of dummy stacked structures are electrically floating. In an embodiment, the first plurality of dummy stacked structures are distributed surrounding the first through-via, with neighboring ones of the first plurality of dummy stacked structures have substantially equal distances. In an embodiment, the plurality of dielectric layers comprise a plurality of low-k dielectric layers; and a plurality of non-low-k dielectric layers over the plurality of low-k dielectric layers, wherein the first plurality of dummy stacked structures penetrate through the plurality of non-low-k dielectric layers, and extend into at least one of the plurality of low-k dielectric layers. In an embodiment, the first plurality of dummy stacked structures penetrate through all of the plurality of low-k dielectric layers, and extend to the semiconductor substrate. In an embodiment, the structure further comprises a second through-via penetrating through the semiconductor substrate and the plurality of dielectric layers; and a second plurality of dummy stacked structures in the plurality of dielectric layers, wherein the second plurality of dummy stacked structures are adjacent to and encircle the second through-via, and wherein the second plurality of dummy stacked structures has bottom portions in one of the plurality of low-k dielectric layers, and the bottom portions are vertically spaced apart from the semiconductor substrate. In an embodiment, the first plurality of dummy stacked structures stop in one of the plurality of dielectric layers, and are vertically spaced apart from the semiconductor substrate. In an embodiment, spacings from the first plurality of dummy stacked structures to the first through-via are smaller than about 1 &#x3bc;m.</p><p id="p-0065" num="0064">In accordance with some embodiments of the present disclosure, a structure comprises a semiconductor substrate; a plurality of low-k dielectric layers over the semiconductor substrate; a plurality of non-low-k dielectric layers over the plurality of low-k dielectric layers; a dummy stacked structure penetrating through the plurality of non-low-k dielectric layers, and further extending into at least one of the plurality of low-k dielectric layers, wherein the dummy stacked structure is electrically floating; and a through-via adjacent to the dummy stacked structure, wherein the through-via penetrates through the plurality of non-low-k dielectric layers; the plurality of low-k dielectric layers; and the semiconductor substrate. In an embodiment, the structure further comprises a plurality of dummy stacked structures that are electrically floating, wherein the plurality of dummy stacked structures and the dummy stacked structure are aligned to a ring encircling the through-via. In an embodiment, the dummy stacked structure penetrates through all of the plurality of non-low-k dielectric layers.</p><p id="p-0066" num="0065">The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method comprising:<claim-text>forming a plurality of low-k dielectric layers over a semiconductor substrate;</claim-text><claim-text>forming a first plurality of dummy stacked structures extending into at least one of the plurality of low-k dielectric layers;</claim-text><claim-text>forming a plurality of non-low-k dielectric layers over the plurality of low-k dielectric layers;</claim-text><claim-text>forming a second plurality of dummy stacked structures extending into the plurality of non-low-k dielectric layers, wherein the second plurality of dummy stacked structures are over and connected to corresponding ones of the first plurality of dummy stacked structures;</claim-text><claim-text>etching the plurality of non-low-k dielectric layers, the plurality of low-k dielectric layers, and the semiconductor substrate to form a via opening, wherein the via opening is encircled by the first plurality of dummy stacked structures and the second plurality of dummy stacked structures; and</claim-text><claim-text>filling the via opening to form a through-via.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first plurality of dummy stacked structures comprise a plurality of portions in one of the plurality of low-k dielectric layers, and the plurality of portions are disconnected from each other.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising:<claim-text>forming an integrated circuit at a surface of the semiconductor substrate; and</claim-text><claim-text>forming a plurality of electrical connection structures electrically coupling to the integrated circuit, wherein the plurality of electrical connection structures are formed in same processes as the first plurality of dummy stacked structures and the second plurality of dummy stacked structures.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first plurality of dummy stacked structures and the second plurality of dummy stacked structures are electrically floating.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first plurality of dummy stacked structures and the second plurality of dummy stacked structures are spaced apart from the via opening by spacings smaller than about 1 &#x3bc;m.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first plurality of dummy stacked structures extend to the semiconductor substrate.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein bottoms of the first plurality of dummy stacked structures are higher than, and are spaced apart from, the semiconductor substrate.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first plurality of dummy stacked structures form a plurality of rings, each fully encircling the via opening.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising performing a baking process on a respective wafer comprising the via opening.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. A structure comprising:<claim-text>a semiconductor substrate;</claim-text><claim-text>a plurality of dielectric layers over the semiconductor substrate;</claim-text><claim-text>a first through-via penetrating through the semiconductor substrate and the plurality of dielectric layers; and</claim-text><claim-text>a first plurality of dummy stacked structures in the plurality of dielectric layers, wherein the first plurality of dummy stacked structures are adjacent to and encircle the first through-via.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The structure of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the first plurality of dummy stacked structures are electrically floating.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The structure of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the first plurality of dummy stacked structures are distributed surrounding the first through-via, with neighboring ones of the first plurality of dummy stacked structures have substantially equal distances.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The structure of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the plurality of dielectric layers comprise:<claim-text>a plurality of low-k dielectric layers; and</claim-text><claim-text>a plurality of non-low-k dielectric layers over the plurality of low-k dielectric layers, wherein the first plurality of dummy stacked structures penetrate through the plurality of non-low-k dielectric layers, and extend into at least one of the plurality of low-k dielectric layers.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The structure of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the first plurality of dummy stacked structures penetrate through all of the plurality of low-k dielectric layers, and extend to the semiconductor substrate.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The structure of <claim-ref idref="CLM-00014">claim 14</claim-ref> further comprising:<claim-text>a second through-via penetrating through the semiconductor substrate and the plurality of dielectric layers; and</claim-text><claim-text>a second plurality of dummy stacked structures in the plurality of dielectric layers, wherein the second plurality of dummy stacked structures are adjacent to and encircle the second through-via, and wherein the second plurality of dummy stacked structures has bottom portions in one of the plurality of low-k dielectric layers, and the bottom portions are vertically spaced apart from the semiconductor substrate.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The structure of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the first plurality of dummy stacked structures stop in one of the plurality of dielectric layers, and are vertically spaced apart from the semiconductor substrate.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The structure of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein spacings from the first plurality of dummy stacked structures to the first through-via are smaller than about 1 &#x3bc;m.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. A structure comprising:<claim-text>a semiconductor substrate;</claim-text><claim-text>a plurality of low-k dielectric layers over the semiconductor substrate;</claim-text><claim-text>a plurality of non-low-k dielectric layers over the plurality of low-k dielectric layers;</claim-text><claim-text>a dummy stacked structure penetrating through the plurality of non-low-k dielectric layers, and further extending into at least one of the plurality of low-k dielectric layers, wherein the dummy stacked structure is electrically floating; and</claim-text><claim-text>a through-via adjacent to the dummy stacked structure, wherein the through-via penetrates through:<claim-text>the plurality of non-low-k dielectric layers;</claim-text><claim-text>the plurality of low-k dielectric layers; and</claim-text><claim-text>the semiconductor substrate.</claim-text></claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The structure of <claim-ref idref="CLM-00018">claim 18</claim-ref> further comprising a plurality of dummy stacked structures that are electrically floating, wherein the plurality of dummy stacked structures and the dummy stacked structure are aligned to a ring encircling the through-via.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The structure of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the dummy stacked structure penetrates through all of the plurality of non-low-k dielectric layers.</claim-text></claim></claims></us-patent-application>