`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:    16:58:11 07/01/2012
// Design Name:
// Module Name:    Device_led
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////
module 		 SPIO(input clk,							//时钟
               input rst,                    //复位
               input Start,                  //串行扫描启动
               input EN,                     //PIO/LED显示刷新使能
               input [31:0] P_Data,          //并行输入，用于串行输出数据
               output [15:0] LED_out,        //并行输出数据
               output wire led_clk,          //串行移位时钟
               output wire led_sout,         //串行输出
               output wire led_clrn,         //LED显示清零
               output wire LED_PEN,          //LED显示刷新使能
               output reg[15:0] GPIOf0			//待用：GPIO
              );

reg [15:0] LED;

assign LED_out = LED;

always @(negedge clk or posedge rst) begin
    if (rst) begin
        LED <= 8'h2A;
        GPIOf0[1:0] <= 2'b0;
    end else begin
        if (EN) begin
            {GPIOf0[15:2], LED, GPIOf0[1:0]} <= P_Data;
        end else begin
            LED <= LED;
            GPIOf0[1:0] <= GPIOf0[1:0];
        end
    end
end

LED_P2S LED_P2S(	clk, rst, Start,
                 {~{LED[0], LED[1], LED[2], LED[3], LED[4], LED[5], LED[6], LED[7], LED[8], LED[9], LED[10], LED[11], LED[12], LED[13], LED[14], LED[15]}},
                 led_clk, led_clrn, led_sout, LED_PEN);

endmodule
