Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/xe-lpt-64/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bf16_accelerator_top_behav xil_defaultlib.tb_bf16_accelerator_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'op_a' [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_accel_top_RV.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'op_c' [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_accel_top_RV.sv:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/fma_RV.sv:499]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bf16_to_fp32
Compiling module xil_defaultlib.fp32_to_bf16
Compiling module xil_defaultlib.bf16_conversion_RV
Compiling module xil_defaultlib.bf16_minmax_RV
Compiling module xil_defaultlib.clz(REF_VECTOR_WIDTH=2)
Compiling module xil_defaultlib.clz(REF_VECTOR_WIDTH=4)
Compiling module xil_defaultlib.clz(REF_VECTOR_WIDTH=8)
Compiling module xil_defaultlib.clz(REF_VECTOR_WIDTH=16)
Compiling module xil_defaultlib.clz_default
Compiling module xil_defaultlib.bf16_fma_op_RV_default
Compiling module xil_defaultlib.bf16_accelerator_top_RV
Compiling module xil_defaultlib.tb_bf16_accelerator_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bf16_accelerator_top_behav
