Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_amo_lock_global && cd ../sw/tests/test_amo_lock_global && mkdir -p build
cp ./build/bin/test_amo_lock_global ../sw/tests/test_amo_lock_global/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_amo_lock_global/build/verif ../sw/tests/test_amo_lock_global/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_amo_lock_global/build/verif.s19 > ../sw/tests/test_amo_lock_global/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_amo_lock_global/build/verif.txt ../sw/tests/test_amo_lock_global/build/stim_instr.txt ../sw/tests/test_amo_lock_global/build/stim_data.txt	
cd ../sw/tests/test_amo_lock_global													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_amo_lock_global/build/verif > ../sw/tests/test_amo_lock_global/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_amo_lock_global/build/verif > ../sw/tests/test_amo_lock_global/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_amo_lock_global/build/verif.objdump > ../sw/tests/test_amo_lock_global/build/verif.itb
cd ../ 												&& \
make run test=test_amo_lock_global gui=0 mesh_dv=1
make[1]: Entering directory '/srv/home/alberto.dequino/MAGIA'
cd sw/tests/test_amo_lock_global;                                                                		 \
 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2024.3

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=build/verif.itb" 
# Start time: 01:51:07 on Feb 18,2026
# //  Questa Sim-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.core_data_demux_eu_direct(fast)
# Loading work.tc_clk_gating(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_intf(fast__4)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.redmule_inst_decoder(fast)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__7)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_intf(fast__2)
# Loading work.hci_core_intf(fast__8)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.hwpe_ctrl_seq_mult(fast)
# Loading work.hwpe_ctrl_seq_mult(fast__1)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__12)
# Loading work.credit_counter(fast)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.XBAR_L2(fast)
# Loading work.ResponseBlock_L2(fast)
# Loading work.ResponseTree_L2(fast)
# Loading work.FanInPrimitive_Resp_L2(fast)
# Loading work.AddressDecoder_Req_L2(fast)
# Loading work.ResponseBlock_L2(fast__1)
# Loading work.AddressDecoder_Req_L2(fast__1)
# Loading work.ResponseBlock_L2(fast__2)
# Loading work.AddressDecoder_Req_L2(fast__2)
# Loading work.RequestBlock_L2_2CH(fast)
# Loading work.ArbitrationTree_L2(fast)
# Loading work.FanInPrimitive_Req_L2(fast)
# Loading work.RR_Flag_Req_L2(fast)
# Loading work.MUX2_REQ_L2(fast)
# Loading work.AddressDecoder_Resp_L2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.spill_register_flushable(fast__2)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.spill_register_flushable(fast__3)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.spill_register_flushable(fast__4)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__13)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__14)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__5)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.spill_register_flushable(fast__6)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.spill_register_flushable(fast__7)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__8)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.fifo_v3(fast__16)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__17)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__9)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__10)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__12)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__14)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__1)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__18)
# Loading work.fifo_v3(fast__19)
# Loading work.fifo_v3(fast__20)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__2)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fifo_v3(fast__21)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__15)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__16)
# Loading work.rr_arb_tree(fast__8)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__17)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__18)
# Loading work.floo_axi_chimney(fast)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__3)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__22)
# Loading work.lzc(fast__6)
# Loading work.floo_axi_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__20)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__23)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__11)
# Loading work.fifo_v3(fast__24)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__10)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.magia_event_unit(fast)
# Loading work.XBAR_PERIPH_BUS(fast__2)
# Loading work.event_unit_top(fast)
# Loading work.XBAR_PERIPH_BUS(fast__3)
# Loading work.cluster_event_map(fast)
# Loading work.periph_FIFO_id(fast)
# Loading work.generic_fifo(fast)
# Loading work.cluster_clock_gating(fast__1)
# Loading work.event_unit_interface_mux(fast)
# Loading work.onehot_to_bin(fast__2)
# Loading work.interc_sw_evt_trig(fast)
# Loading work.soc_periph_fifo(fast)
# Loading work.event_unit_core(fast)
# Loading work.fl1_loop(fast)
# Loading work.hw_dispatch(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.fractal_sync_2x2_core(fast__2)
# Loading work.fractal_sync_pipeline(fast__4)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_rx(fast__4)
# Loading work.fractal_sync_fifo(fast__6)
# Loading work.fractal_sync_arbiter(fast__8)
# Loading work.fractal_sync_arbiter_fa(fast__8)
# Loading work.fractal_sync_tx(fast__2)
# Loading work.fractal_sync_fifo(fast__7)
# Loading work.fractal_sync_arbiter(fast__9)
# Loading work.fractal_sync_arbiter_fa(fast__9)
# Loading work.fractal_sync_cc(fast__6)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_1d_local_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__4)
# Loading work.fractal_sync_mp_rf_br(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.fractal_sync_cc(fast__7)
# Loading work.fractal_sync_pipeline(fast__5)
# Loading work.fractal_sync_2d(fast__2)
# Loading work.fractal_sync_rx(fast__5)
# Loading work.fractal_sync_fifo(fast__8)
# Loading work.fractal_sync_arbiter(fast__10)
# Loading work.fractal_sync_arbiter_fa(fast__10)
# Loading work.fractal_sync_arbiter(fast__11)
# Loading work.fractal_sync_arbiter_fa(fast__11)
# Loading work.fractal_sync_cc(fast__8)
# Loading work.fractal_sync_2d_rf(fast__2)
# Loading work.fractal_sync_2d_local_rf(fast__2)
# Loading work.fractal_sync_2d_remote_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_mp_rf_br(fast__3)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__25)
# Loading work.fifo_v3(fast__26)
# Loading work.fifo_v3(fast__27)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.delta_counter(fast__5)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.rr_arb_tree(fast__16)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.XBAR_PERIPH_BUS(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__9)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /srv/home/alberto.dequino/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded       12480 instructions.
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 280980ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 281090ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 281240ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 281425ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 281550ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 281720ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 281925ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 282130ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 282130ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 282140ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 282290ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1305ns (261 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 282430ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 282550ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 282730ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 282855ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1870ns (374 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 282870ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 283150ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 2165ns (433 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 283200ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 283455ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 2470ns (494 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 283640ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 283725ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 2740ns (548 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 284230ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 3135ns (627 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 285145ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 285410ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 4425ns (885 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 285645ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 4550ns (910 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 286025ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 4780ns (956 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 286330ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 5345ns (1069 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 286585ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 5490ns (1098 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 286890ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 5795ns (1159 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 287275ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 5720ns (1144 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 287550ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 6455ns (1291 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 287840ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 6745ns (1349 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 288205ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 6960ns (1392 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 288495ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 7400ns (1480 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 288765ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 7520ns (1504 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 289110ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 7865ns (1573 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 289460ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 7735ns (1547 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 289755ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 8325ns (1665 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 290110ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 8680ns (1736 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 290480ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 8550ns (1710 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 290935ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 9380ns (1876 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 291300ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 10205ns (2041 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 291745ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 9610ns (1922 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 292070ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 10825ns (2165 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 292420ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 10865ns (2173 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 292795ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11365ns (2273 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 293145ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 11900ns (2380 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 293540ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 11815ns (2363 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 293860ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 12615ns (2523 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 294195ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 12765ns (2553 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 294560ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 12835ns (2567 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 294900ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 13345ns (2669 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 295345ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 13415ns (2683 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 295690ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 14260ns (2852 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 296065ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 14510ns (2902 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 296450ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 14520ns (2904 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 296925ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 15200ns (3040 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 297270ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 16025ns (3205 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 297615ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 15890ns (3178 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 298015ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 16460ns (3292 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 298470ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 16540ns (3308 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 298825ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 17395ns (3479 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 299160ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 16725ns (3345 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 299590ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 16855ns (3371 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 300110ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 17965ns (3593 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 300485ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 18930ns (3786 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 300860ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 18930ns (3786 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 301270ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 19545ns (3909 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 301795ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 18920ns (3784 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 302085ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 20655ns (4131 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 302460ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 20530ns (4106 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 302775ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 21220ns (4244 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 303105ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 21380ns (4276 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 303460ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 21735ns (4347 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 303805ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 21875ns (4375 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 304200ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 22270ns (4454 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 304575ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 20930ns (4186 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 304960ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 22825ns (4565 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 306400ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 23195ns (4639 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 307085ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 307115ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 307145ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 307175ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 307205ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 307235ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 307265ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 307295ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 308660ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 309195ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 2015ns (403 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 309390ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 309610ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 309825ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 2735ns (547 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 310040ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 2920ns (584 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 310310ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 3220ns (644 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 310585ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 3375ns (675 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 310795ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 3705ns (741 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 311040ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 3890ns (778 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 311345ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 4255ns (851 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 311545ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 4305ns (861 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 311730ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 4610ns (922 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 312010ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 4890ns (978 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 312280ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 5010ns (1002 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 312490ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 5370ns (1074 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 312720ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 5540ns (1108 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 312970ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 5670ns (1134 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 313230ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 6080ns (1216 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 313500ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 6410ns (1282 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 313660ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 6480ns (1296 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 313855ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 6645ns (1329 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 314100ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 6890ns (1378 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 314340ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 7190ns (1438 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 314580ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7460ns (1492 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 314810ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 7690ns (1538 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 314990ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 7750ns (1550 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 315310ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 8070ns (1614 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 315530ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 8410ns (1682 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 315800ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 8650ns (1730 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 315965ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 8695ns (1739 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 316225ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 8955ns (1791 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 316455ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 9245ns (1849 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 316725ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 9545ns (1909 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 316885ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 9585ns (1917 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 317205ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 9905ns (1981 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 317420ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 10270ns (2054 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 317615ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 10465ns (2093 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 317870ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 10660ns (2132 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 318105ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 10925ns (2185 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 318415ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11235ns (2247 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 318720ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 11600ns (2320 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 318880ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 11640ns (2328 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 319140ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 11900ns (2380 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 319420ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 12210ns (2442 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 319700ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 12550ns (2510 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 319875ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 12605ns (2521 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 320135ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 12865ns (2573 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 320330ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 13090ns (2618 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 320660ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 13360ns (2672 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 320930ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 13750ns (2750 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 321140ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 13870ns (2774 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 321375ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 14075ns (2815 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 321695ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 14395ns (2879 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 321860ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 14650ns (2930 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 322090ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 14940ns (2988 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 322290ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 15050ns (3010 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 322520ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 15340ns (3068 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 322725ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 15455ns (3091 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 322955ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 15745ns (3149 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 323155ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 15855ns (3171 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 323340ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 16100ns (3220 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 323530ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 16260ns (3252 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 324810ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 17510ns (3502 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 325205ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 326725ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1515ns (303 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 326935ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1725ns (345 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 327140ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1930ns (386 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 327340ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 2130ns (426 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 327520ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 2310ns (462 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 327770ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 2560ns (512 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 327990ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 328190ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 2980ns (596 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 328440ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 3230ns (646 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 328680ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 3470ns (694 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 328870ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 3660ns (732 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 329125ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 3915ns (783 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 329355ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 4145ns (829 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 329565ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 4355ns (871 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 329825ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 4615ns (923 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 330045ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 4835ns (967 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 330215ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 5005ns (1001 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 330455ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 5245ns (1049 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 330715ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 5505ns (1101 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 330915ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 5705ns (1141 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 331175ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 5965ns (1193 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 331435ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 6225ns (1245 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 331600ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 6390ns (1278 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 331920ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 6710ns (1342 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 332160ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 6950ns (1390 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 332390ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 7180ns (1436 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 332625ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 7415ns (1483 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 332815ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 7605ns (1521 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 333085ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 7875ns (1575 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 333325ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 8115ns (1623 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 333605ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 8395ns (1679 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 333905ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 8695ns (1739 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 334110ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 8900ns (1780 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 334400ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 9190ns (1838 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 334635ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 9425ns (1885 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 334875ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9665ns (1933 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 335145ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 9935ns (1987 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 335435ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 10225ns (2045 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 335625ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 10415ns (2083 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 335955ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 10745ns (2149 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 336215ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 11005ns (2201 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 336485ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 11275ns (2255 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 336785ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 11575ns (2315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 336980ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 11770ns (2354 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 337310ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 12100ns (2420 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 337575ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 12365ns (2473 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 337745ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 12535ns (2507 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 338025ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 12815ns (2563 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 338335ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 13125ns (2625 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 338555ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 13345ns (2669 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 338790ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 13580ns (2716 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 339130ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 13920ns (2784 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 339440ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 14230ns (2846 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 339670ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 14460ns (2892 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 339890ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 14680ns (2936 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 340120ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 14910ns (2982 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 340310ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 15100ns (3020 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 340580ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 15370ns (3074 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 340845ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 15635ns (3127 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 341030ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 15820ns (3164 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 341280ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 16070ns (3214 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 341540ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 16330ns (3266 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 341700ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 16490ns (3298 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 342380ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 17170ns (3434 clock cycles)
# [mhartid 0] Uh I guess the lock works?
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 02:04:12 on Feb 18,2026, Elapsed time: 0:13:05
# Errors: 0, Warnings: 64
Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
make[1]: Leaving directory '/srv/home/alberto.dequino/MAGIA'
