Analysis & Synthesis report for PS2_test
Fri Jul  5 19:19:46 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver
 10. State Machine - |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter
 11. State Machine - |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram
 19. Source assignments for PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Parameter Settings for User Entity Instance: PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port
 22. Parameter Settings for User Entity Instance: PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out
 23. Parameter Settings for User Entity Instance: PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO
 24. Parameter Settings for User Entity Instance: PS2:inst|altera_reset_controller:rst_controller
 25. Parameter Settings for User Entity Instance: PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Parameter Settings for User Entity Instance: PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. scfifo Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "hex:H3"
 29. Port Connectivity Checks: "hex:H2"
 30. Port Connectivity Checks: "hex:H1"
 31. Port Connectivity Checks: "hex:H0"
 32. Port Connectivity Checks: "PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 33. Port Connectivity Checks: "PS2:inst|altera_reset_controller:rst_controller"
 34. Port Connectivity Checks: "PS2:inst|PS2_ps2_0:ps2_0"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jul  5 19:19:46 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; PS2_test                                       ;
; Top-level Entity Name           ; PS2_test                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 67                                             ;
; Total pins                      ; 32                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PS2_test           ; PS2_test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; PS2/synthesis/PS2.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/PS2.v                                  ; PS2     ;
; PS2/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_controller.v   ; PS2     ;
; PS2/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_synchronizer.v ; PS2     ;
; PS2/synthesis/submodules/altera_up_ps2.v             ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v             ; PS2     ;
; PS2/synthesis/submodules/altera_up_ps2_command_out.v ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v ; PS2     ;
; PS2/synthesis/submodules/altera_up_ps2_data_in.v     ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_data_in.v     ; PS2     ;
; PS2/synthesis/submodules/PS2_ps2_0.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v                 ; PS2     ;
; PS2_test.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v                                           ;         ;
; hex.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v                                                ;         ;
; scfifo.tdf                                           ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                              ;         ;
; a_regfifo.inc                                        ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                           ;         ;
; a_dpfifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                            ;         ;
; a_i2fifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                            ;         ;
; a_fffifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                            ;         ;
; a_f2fifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                            ;         ;
; aglobal231.inc                                       ; yes             ; Megafunction                 ; c:/altera/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                          ;         ;
; db/scfifo_v6a1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/scfifo_v6a1.tdf                                   ;         ;
; db/a_dpfifo_iu91.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf                                 ;         ;
; db/altsyncram_nhn1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf                               ;         ;
; db/cmpr_7l8.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cmpr_7l8.tdf                                      ;         ;
; db/cntr_i2b.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cntr_i2b.tdf                                      ;         ;
; db/cntr_v27.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cntr_v27.tdf                                      ;         ;
; db/cntr_j2b.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cntr_j2b.tdf                                      ;         ;
+------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 53             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 92             ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 13             ;
;     -- 5 input functions                    ; 11             ;
;     -- 4 input functions                    ; 9              ;
;     -- <=3 input functions                  ; 59             ;
;                                             ;                ;
; Dedicated logic registers                   ; 67             ;
;                                             ;                ;
; I/O pins                                    ; 32             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 67             ;
; Total fan-out                               ; 573            ;
; Average fan-out                             ; 2.55           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name               ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |PS2_test                                               ; 92 (0)              ; 67 (0)                    ; 0                 ; 0          ; 32   ; 0            ; |PS2_test                                                                                                  ; PS2_test                  ; work         ;
;    |PS2:inst|                                           ; 92 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2:inst                                                                                         ; PS2                       ; PS2          ;
;       |PS2_ps2_0:ps2_0|                                 ; 92 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0                                                                         ; PS2_ps2_0                 ; PS2          ;
;          |altera_up_ps2:PS2_Serial_Port|                ; 92 (6)              ; 64 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port                                           ; altera_up_ps2             ; PS2          ;
;             |altera_up_ps2_command_out:PS2_Command_Out| ; 86 (86)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out ; altera_up_ps2_command_out ; PS2          ;
;       |altera_reset_controller:rst_controller|          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2:inst|altera_reset_controller:rst_controller                                                  ; altera_reset_controller   ; PS2          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1       ; altera_reset_synchronizer ; PS2          ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 23.1    ; N/A          ; N/A          ; |PS2_test|PS2:inst                                        ; PS2.qsys        ;
; Altera ; altera_reset_controller ; 23.1    ; N/A          ; N/A          ; |PS2_test|PS2:inst|altera_reset_controller:rst_controller ; PS2.qsys        ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                          ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|empty_dff                                      ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|full_dff                                       ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|low_addressa[0..7]                             ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|rd_ptr_lsb                                     ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|usedw_is_0_dff                                 ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|usedw_is_1_dff                                 ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|usedw_is_2_dff                                 ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|wrreq_delaya[0,1]                              ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7]          ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0..7]   ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_i2b:rd_ptr_msb|counter_reg_bit[0..6]      ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[0..7]                                                                         ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1,2]                                       ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[0]                                        ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0,3..7]                                    ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[1..7]                                     ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[0] ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                                                      ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|ps2_data_reg                                                                               ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data_en                                         ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[0..3]                                         ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_0_IDLE                                                         ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                      ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                       ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                          ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                       ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                     ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                                                      ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                                                 ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                                                 ;
; Total Number of Removed Registers = 99                                                                                                            ;                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                ; Reason for Removal ; Registers Removed due to This Register                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~2    ; Lost Fanouts       ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[0],                                           ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[1],                                           ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[2],                                           ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[3],                                           ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE,                         ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA,                ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN,                      ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                     ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver~2                                   ; Lost Fanouts       ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|ps2_data_reg,                                                                              ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN,                                                     ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT,                                                 ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[3]                                       ; Lost Fanouts       ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[4],                                                                           ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[5],                                                                           ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[6],                                                                           ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|idle_counter[7]                                                                            ;
; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|empty_dff ; Lost Fanouts       ; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|wrreq_delaya[1],                               ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data_en,                                        ;
;                                                                                                              ;                    ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                       ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]    ; Lost Fanouts       ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[2]                                        ;
; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]    ; Lost Fanouts       ; PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[1]                                        ;
+--------------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                  ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 20      ;
; PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                             ;         ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[10] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[18]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[0]                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |PS2_test|PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[6]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port ;
+------------------------+--------+-------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                              ;
+------------------------+--------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US ; 5050   ; Signed Integer                                                    ;
; DATA_WIDTH_FOR_101US   ; 13     ; Signed Integer                                                    ;
; CLOCK_CYCLES_FOR_15MS  ; 750000 ; Signed Integer                                                    ;
; DATA_WIDTH_FOR_15MS    ; 20     ; Signed Integer                                                    ;
; CLOCK_CYCLES_FOR_2MS   ; 100000 ; Signed Integer                                                    ;
; DATA_WIDTH_FOR_2MS     ; 17     ; Signed Integer                                                    ;
+------------------------+--------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out ;
+------------------------------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value  ; Type                                                                                            ;
+------------------------------------+--------+-------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050   ; Signed Integer                                                                                  ;
; DATA_WIDTH_FOR_101US               ; 13     ; Signed Integer                                                                                  ;
; CLOCK_CYCLES_FOR_15MS              ; 750000 ; Signed Integer                                                                                  ;
; DATA_WIDTH_FOR_15MS                ; 20     ; Signed Integer                                                                                  ;
; CLOCK_CYCLES_FOR_2MS               ; 100000 ; Signed Integer                                                                                  ;
; DATA_WIDTH_FOR_2MS                 ; 17     ; Signed Integer                                                                                  ;
; PS2_STATE_0_IDLE                   ; 000    ; Unsigned Binary                                                                                 ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001    ; Unsigned Binary                                                                                 ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010    ; Unsigned Binary                                                                                 ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011    ; Unsigned Binary                                                                                 ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100    ; Unsigned Binary                                                                                 ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101    ; Unsigned Binary                                                                                 ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110    ; Unsigned Binary                                                                                 ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111    ; Unsigned Binary                                                                                 ;
+------------------------------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; lpm_width               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                 ;
; CBXI_PARAMETER          ; scfifo_v6a1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 1                                                  ;
; Entity Instance            ; PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                       ;
;     -- lpm_width           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                 ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "hex:H3"         ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; in[3..1] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "hex:H2"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; in   ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "hex:H1"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; in   ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "hex:H0"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; in   ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2:inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "PS2:inst|PS2_ps2_0:ps2_0"     ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; address     ; Input  ; Info     ; Explicitly unconnected ;
; chipselect  ; Input  ; Info     ; Explicitly unconnected ;
; byteenable  ; Input  ; Info     ; Explicitly unconnected ;
; read        ; Input  ; Info     ; Explicitly unconnected ;
; write       ; Input  ; Info     ; Explicitly unconnected ;
; writedata   ; Input  ; Info     ; Explicitly unconnected ;
; readdata    ; Output ; Info     ; Explicitly unconnected ;
; waitrequest ; Output ; Info     ; Explicitly unconnected ;
; irq         ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 67                          ;
;     CLR               ; 3                           ;
;     ENA               ; 4                           ;
;     ENA SCLR          ; 50                          ;
;     SCLR              ; 5                           ;
;     SLD               ; 1                           ;
;     plain             ; 4                           ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 94                          ;
;     arith             ; 50                          ;
;         1 data inputs ; 50                          ;
;     normal            ; 44                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 13                          ;
; boundary_port         ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Jul  5 19:19:37 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/ps2.v
    Info (12023): Found entity 1: PS2 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/PS2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_data_in.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/ps2_ps2_0.v
    Info (12023): Found entity 1: PS2_ps2_0 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file ps2_test.v
    Info (12023): Found entity 1: PS2_test File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex.v
    Info (12023): Found entity 1: hex File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v Line: 3
Info (12127): Elaborating entity "PS2_test" for the top level hierarchy
Info (12128): Elaborating entity "PS2" for hierarchy "PS2:inst" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 16
Info (12128): Elaborating entity "PS2_ps2_0" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/PS2.v Line: 29
Info (12128): Elaborating entity "altera_up_ps2" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v Line: 206
Warning (10230): Verilog HDL assignment warning at altera_up_ps2.v(215): truncated value with size 32 to match size of target (8) File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v Line: 215
Info (12128): Elaborating entity "altera_up_ps2_data_in" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v Line: 255
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4) File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_data_in.v Line: 173
Info (12128): Elaborating entity "altera_up_ps2_command_out" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v Line: 275
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (13) File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v Line: 227
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (20) File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v Line: 238
Warning (10230): Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (17) File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v Line: 254
Info (12128): Elaborating entity "scfifo" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v Line: 239
Info (12130): Elaborated megafunction instantiation "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v Line: 239
Info (12133): Instantiated megafunction "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO" with the following parameter: File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v Line: 239
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_v6a1.tdf
    Info (12023): Found entity 1: scfifo_v6a1 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/scfifo_v6a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_v6a1" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated" File: c:/altera/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_iu91.tdf
    Info (12023): Found entity 1: a_dpfifo_iu91 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_iu91" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/scfifo_v6a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf
    Info (12023): Found entity 1: altsyncram_nhn1 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nhn1" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cmpr_7l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cmpr_7l8:three_comparison" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_i2b:rd_ptr_msb" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cntr_v27.tdf Line: 26
Info (12128): Elaborating entity "cntr_v27" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/cntr_j2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_j2b:wr_ptr" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/a_dpfifo_iu91.tdf Line: 59
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "PS2:inst|altera_reset_controller:rst_controller" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/PS2.v Line: 92
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "PS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "hex" for hierarchy "hex:H0" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 21
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[0]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 40
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[1]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 72
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[2]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 104
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[3]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 136
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[4]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 168
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[5]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 200
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[6]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 232
        Warning (14320): Synthesized away node "PS2:inst|PS2_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|q_b[7]" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_nhn1.tdf Line: 264
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "HEX3[5]" driven by bidirectional pin "PS2_DATA" cannot be tri-stated File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
Warning (14632): Output pin "HEX3[4]" driven by bidirectional pin "PS2_DATA" cannot be tri-stated File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
Warning (14632): Output pin "HEX3[3]" driven by bidirectional pin "PS2_DATA" cannot be tri-stated File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
Warning (14632): Output pin "HEX3[0]" driven by bidirectional pin "PS2_DATA" cannot be tri-stated File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
Info (17049): 90 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 96 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Fri Jul  5 19:19:46 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:22


