# Generated by Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

.model pipelined_8bit_adder
.inputs clk ren wen raddr_0_ raddr_1_ raddr_2_ raddr_3_ raddr_4_ raddr_5_ waddr_0_ waddr_1_ waddr_2_ waddr_3_ waddr_4_ waddr_5_ a_0_ a_1_ a_2_ a_3_ a_4_ a_5_ a_6_ b_0_ b_1_ b_2_ b_3_ b_4_ b_5_ b_6_
.outputs q_0_ q_1_ q_2_ q_3_ q_4_ q_5_ q_6_ q_7_
.names $false
.names $true
1
.names $undef
.names raddr_0_ raddr_2_ ram[63][0] ram[62][0] ram[59][0] ram[58][0] $abc$2770$new_n1073_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[61][0] ram[60][0] ram[57][0] ram[56][0] $abc$2770$new_n1075_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[55][0] ram[54][0] ram[51][0] ram[50][0] $abc$2770$new_n1077_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][0] ram[52][0] ram[49][0] ram[48][0] $abc$2770$new_n1079_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[39][0] ram[38][0] ram[35][0] ram[34][0] $abc$2770$new_n1082_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[37][0] ram[36][0] ram[33][0] ram[32][0] $abc$2770$new_n1083_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[47][0] ram[46][0] ram[43][0] ram[42][0] $abc$2770$new_n1084_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[45][0] ram[44][0] ram[41][0] ram[40][0] $abc$2770$new_n1085_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[23][0] ram[22][0] ram[19][0] ram[18][0] $abc$2770$new_n1088_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[31][0] ram[30][0] ram[27][0] ram[26][0] $abc$2770$new_n1089_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[7][0] ram[6][0] ram[3][0] ram[2][0] $abc$2770$new_n1091_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[15][0] ram[14][0] ram[11][0] ram[10][0] $abc$2770$new_n1092_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[5][0] ram[4][0] ram[0][0] ram[1][0] $abc$2770$new_n1094_
000010 1
000011 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[13][0] ram[12][0] ram[9][0] ram[8][0] $abc$2770$new_n1095_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[21][0] ram[20][0] ram[17][0] ram[16][0] $abc$2770$new_n1097_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[37][1] ram[36][1] ram[33][1] ram[32][1] $abc$2770$new_n1103_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[39][1] ram[38][1] ram[35][1] ram[34][1] $abc$2770$new_n1104_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[45][1] ram[44][1] ram[41][1] ram[40][1] $abc$2770$new_n1106_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[47][1] ram[46][1] ram[43][1] ram[42][1] $abc$2770$new_n1107_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[61][1] ram[60][1] ram[57][1] ram[56][1] $abc$2770$new_n1109_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[63][1] ram[62][1] ram[59][1] ram[58][1] $abc$2770$new_n1110_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[55][1] ram[54][1] ram[51][1] ram[50][1] $abc$2770$new_n1112_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][1] ram[52][1] ram[49][1] ram[48][1] $abc$2770$new_n1113_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[29][1] ram[28][1] ram[25][1] ram[24][1] $abc$2770$new_n1116_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[31][1] ram[30][1] ram[27][1] ram[26][1] $abc$2770$new_n1117_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[23][1] ram[22][1] ram[19][1] ram[18][1] $abc$2770$new_n1119_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[21][1] ram[20][1] ram[17][1] ram[16][1] $abc$2770$new_n1120_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[15][1] ram[14][1] ram[11][1] ram[10][1] $abc$2770$new_n1122_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[13][1] ram[12][1] ram[9][1] ram[8][1] $abc$2770$new_n1123_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[7][1] ram[6][1] ram[3][1] ram[2][1] $abc$2770$new_n1125_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[5][1] ram[4][1] ram[1][1] ram[0][1] $abc$2770$new_n1126_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1130_ $abc$2770$new_n1131_ $abc$2770$new_n1132_ $abc$2770$new_n1133_ $abc$2770$new_n1129_
000010 1
000011 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110100 1
110101 1
110110 1
110111 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[45][2] ram[44][2] ram[41][2] ram[40][2] $abc$2770$new_n1130_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[47][2] ram[46][2] ram[43][2] ram[42][2] $abc$2770$new_n1131_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[37][2] ram[36][2] ram[33][2] ram[32][2] $abc$2770$new_n1132_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[39][2] ram[38][2] ram[35][2] ram[34][2] $abc$2770$new_n1133_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[61][2] ram[60][2] ram[57][2] ram[56][2] $abc$2770$new_n1135_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[63][2] ram[62][2] ram[59][2] ram[58][2] $abc$2770$new_n1136_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[55][2] ram[54][2] ram[51][2] ram[50][2] $abc$2770$new_n1138_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][2] ram[52][2] ram[49][2] ram[48][2] $abc$2770$new_n1139_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[29][2] ram[28][2] ram[25][2] ram[24][2] $abc$2770$new_n1142_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[31][2] ram[30][2] ram[27][2] ram[26][2] $abc$2770$new_n1143_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[23][2] ram[22][2] ram[19][2] ram[18][2] $abc$2770$new_n1145_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[21][2] ram[20][2] ram[17][2] ram[16][2] $abc$2770$new_n1146_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[15][2] ram[14][2] ram[11][2] ram[10][2] $abc$2770$new_n1148_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[13][2] ram[12][2] ram[9][2] ram[8][2] $abc$2770$new_n1149_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[7][2] ram[6][2] ram[3][2] ram[2][2] $abc$2770$new_n1151_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[5][2] ram[4][2] ram[1][2] ram[0][2] $abc$2770$new_n1152_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1156_ $abc$2770$new_n1157_ $abc$2770$new_n1158_ $abc$2770$new_n1159_ $abc$2770$new_n1155_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[47][3] ram[46][3] ram[43][3] ram[42][3] $abc$2770$new_n1156_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[45][3] ram[44][3] ram[41][3] ram[40][3] $abc$2770$new_n1157_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[39][3] ram[38][3] ram[35][3] ram[34][3] $abc$2770$new_n1158_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[37][3] ram[36][3] ram[33][3] ram[32][3] $abc$2770$new_n1159_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1161_ $abc$2770$new_n1162_ $abc$2770$new_n1163_ $abc$2770$new_n1164_ $abc$2770$new_n1160_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[63][3] ram[62][3] ram[59][3] ram[58][3] $abc$2770$new_n1161_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[61][3] ram[60][3] ram[57][3] ram[56][3] $abc$2770$new_n1162_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[55][3] ram[54][3] ram[51][3] ram[50][3] $abc$2770$new_n1163_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][3] ram[52][3] ram[49][3] ram[48][3] $abc$2770$new_n1164_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[23][3] ram[22][3] ram[19][3] ram[18][3] $abc$2770$new_n1167_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[31][3] ram[30][3] ram[27][3] ram[26][3] $abc$2770$new_n1168_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[7][3] ram[6][3] ram[3][3] ram[2][3] $abc$2770$new_n1170_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[15][3] ram[14][3] ram[11][3] ram[10][3] $abc$2770$new_n1171_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[5][3] ram[4][3] ram[1][3] ram[0][3] $abc$2770$new_n1173_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[13][3] ram[12][3] ram[9][3] ram[8][3] $abc$2770$new_n1174_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[21][3] ram[20][3] ram[17][3] ram[16][3] $abc$2770$new_n1176_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][4] ram[52][4] ram[49][4] ram[48][4] $abc$2770$new_n1187_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[5][4] ram[4][4] ram[1][4] ram[0][4] $abc$2770$new_n1202_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[7][4] ram[6][4] ram[3][4] ram[2][4] $abc$2770$new_n1203_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[15][4] ram[14][4] ram[11][4] ram[10][4] $abc$2770$new_n1204_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[13][4] ram[12][4] ram[9][4] ram[8][4] $abc$2770$new_n1205_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1208_ $abc$2770$new_n1209_ $abc$2770$new_n1210_ $abc$2770$new_n1211_ $abc$2770$new_n1207_
000000 1
000001 1
000100 1
000101 1
001000 1
001001 1
001100 1
001101 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100000 1
100010 1
100100 1
100110 1
101000 1
101010 1
101100 1
101110 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names raddr_0_ raddr_2_ ram[29][4] ram[28][4] ram[25][4] ram[24][4] $abc$2770$new_n1208_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[31][4] ram[30][4] ram[27][4] ram[26][4] $abc$2770$new_n1209_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[21][4] ram[20][4] ram[17][4] ram[16][4] $abc$2770$new_n1210_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[23][4] ram[22][4] ram[19][4] ram[18][4] $abc$2770$new_n1211_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[61][5] ram[60][5] ram[57][5] ram[56][5] $abc$2770$new_n1217_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[63][5] ram[62][5] ram[59][5] ram[58][5] $abc$2770$new_n1219_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1223_ $abc$2770$new_n1224_ $abc$2770$new_n1225_ $abc$2770$new_n1226_ $abc$2770$new_n1222_
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names raddr_0_ raddr_2_ ram[37][5] ram[36][5] ram[33][5] ram[32][5] $abc$2770$new_n1223_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[45][5] ram[44][5] ram[41][5] ram[40][5] $abc$2770$new_n1224_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[39][5] ram[38][5] ram[35][5] ram[34][5] $abc$2770$new_n1225_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[47][5] ram[46][5] ram[43][5] ram[42][5] $abc$2770$new_n1226_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_3_ $abc$2770$new_n1229_ $abc$2770$new_n1230_ $abc$2770$new_n1228_
001 1
011 1
110 1
111 1
.names raddr_0_ raddr_2_ ram[13][5] ram[12][5] ram[9][5] ram[8][5] $abc$2770$new_n1229_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[5][5] ram[4][5] ram[1][5] ram[0][5] $abc$2770$new_n1230_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_2_ raddr_3_ ram[14][5] ram[10][5] ram[6][5] ram[2][5] $abc$2770$new_n1231_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_2_ raddr_3_ ram[15][5] ram[11][5] ram[7][5] ram[3][5] $abc$2770$new_n1232_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_4_ raddr_1_ raddr_3_ $abc$2770$new_n1234_ $abc$2770$new_n1237_ $abc$2770$new_n1238_ $abc$2770$new_n1233_
100100 1
100101 1
100110 1
100111 1
101100 1
101101 1
101110 1
101111 1
110001 1
110011 1
110101 1
110111 1
111010 1
111011 1
111110 1
111111 1
.names raddr_3_ $abc$2770$new_n1235_ $abc$2770$new_n1236_ $abc$2770$new_n1234_
001 1
011 1
110 1
111 1
.names raddr_0_ raddr_2_ ram[29][5] ram[28][5] ram[25][5] ram[24][5] $abc$2770$new_n1235_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[21][5] ram[20][5] ram[17][5] ram[16][5] $abc$2770$new_n1236_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[31][5] ram[30][5] ram[27][5] ram[26][5] $abc$2770$new_n1237_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[23][5] ram[22][5] ram[19][5] ram[18][5] $abc$2770$new_n1238_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names ren $abc$2770$new_n1240_ q_6_ $0\q_int[7:0][6]
001 1
011 1
110 1
111 1
.names raddr_5_ raddr_4_ $abc$2770$new_n1241_ $abc$2770$new_n1246_ $abc$2770$new_n1251_ $abc$2770$new_n1256_ $abc$2770$new_n1240_
000000 1
000001 1
000010 1
000011 1
001000 1
001001 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110010 1
110011 1
110110 1
110111 1
111010 1
111011 1
111110 1
111111 1
.names raddr_3_ raddr_1_ $abc$2770$new_n1242_ $abc$2770$new_n1243_ $abc$2770$new_n1244_ $abc$2770$new_n1245_ $abc$2770$new_n1241_
000000 1
000001 1
000010 1
000011 1
001000 1
001001 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110010 1
110100 1
110110 1
111000 1
111010 1
111100 1
111110 1
.names raddr_0_ raddr_2_ ram[23][6] ram[22][6] ram[19][6] ram[18][6] $abc$2770$new_n1242_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[21][6] ram[20][6] ram[17][6] ram[16][6] $abc$2770$new_n1243_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[29][6] ram[28][6] ram[25][6] ram[24][6] $abc$2770$new_n1244_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[31][6] ram[30][6] ram[27][6] ram[26][6] $abc$2770$new_n1245_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_3_ raddr_1_ $abc$2770$new_n1247_ $abc$2770$new_n1248_ $abc$2770$new_n1249_ $abc$2770$new_n1250_ $abc$2770$new_n1246_
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names raddr_0_ raddr_2_ ram[5][6] ram[4][6] ram[1][6] ram[0][6] $abc$2770$new_n1247_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[7][6] ram[6][6] ram[3][6] ram[2][6] $abc$2770$new_n1248_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[13][6] ram[12][6] ram[9][6] ram[8][6] $abc$2770$new_n1249_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[15][6] ram[14][6] ram[11][6] ram[10][6] $abc$2770$new_n1250_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_3_ raddr_1_ $abc$2770$new_n1252_ $abc$2770$new_n1253_ $abc$2770$new_n1254_ $abc$2770$new_n1255_ $abc$2770$new_n1251_
000000 1
000001 1
000100 1
000101 1
001000 1
001001 1
001100 1
001101 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100000 1
100010 1
100100 1
100110 1
101000 1
101010 1
101100 1
101110 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names raddr_0_ raddr_2_ ram[55][6] ram[54][6] ram[51][6] ram[50][6] $abc$2770$new_n1252_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[63][6] ram[62][6] ram[59][6] ram[58][6] $abc$2770$new_n1253_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][6] ram[52][6] ram[49][6] ram[48][6] $abc$2770$new_n1254_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[61][6] ram[60][6] ram[57][6] ram[56][6] $abc$2770$new_n1255_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1257_ $abc$2770$new_n1258_ $abc$2770$new_n1259_ $abc$2770$new_n1260_ $abc$2770$new_n1256_
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
110000 1
110010 1
110100 1
110110 1
111000 1
111010 1
111100 1
111110 1
.names raddr_0_ raddr_2_ ram[37][6] ram[36][6] ram[33][6] ram[32][6] $abc$2770$new_n1257_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[45][6] ram[44][6] ram[41][6] ram[40][6] $abc$2770$new_n1258_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[39][6] ram[38][6] ram[35][6] ram[34][6] $abc$2770$new_n1259_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[47][6] ram[46][6] ram[43][6] ram[42][6] $abc$2770$new_n1260_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names ren $abc$2770$new_n1262_ q_7_ $0\q_int[7:0][7]
001 1
011 1
110 1
111 1
.names raddr_5_ raddr_4_ $abc$2770$new_n1263_ $abc$2770$new_n1268_ $abc$2770$new_n1273_ $abc$2770$new_n1278_ $abc$2770$new_n1262_
000000 1
000001 1
000010 1
000011 1
001000 1
001001 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110010 1
110011 1
110110 1
110111 1
111010 1
111011 1
111110 1
111111 1
.names raddr_3_ raddr_1_ $abc$2770$new_n1264_ $abc$2770$new_n1265_ $abc$2770$new_n1266_ $abc$2770$new_n1267_ $abc$2770$new_n1263_
000000 1
000001 1
000010 1
000011 1
001000 1
001001 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110010 1
110100 1
110110 1
111000 1
111010 1
111100 1
111110 1
.names raddr_0_ raddr_2_ ram[23][7] ram[22][7] ram[19][7] ram[18][7] $abc$2770$new_n1264_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[21][7] ram[20][7] ram[17][7] ram[16][7] $abc$2770$new_n1265_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[29][7] ram[28][7] ram[25][7] ram[24][7] $abc$2770$new_n1266_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[31][7] ram[30][7] ram[27][7] ram[26][7] $abc$2770$new_n1267_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_3_ raddr_1_ $abc$2770$new_n1269_ $abc$2770$new_n1270_ $abc$2770$new_n1271_ $abc$2770$new_n1272_ $abc$2770$new_n1268_
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names raddr_0_ raddr_2_ ram[5][7] ram[4][7] ram[1][7] ram[0][7] $abc$2770$new_n1269_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[7][7] ram[6][7] ram[3][7] ram[2][7] $abc$2770$new_n1270_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[13][7] ram[12][7] ram[9][7] ram[8][7] $abc$2770$new_n1271_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[15][7] ram[14][7] ram[11][7] ram[10][7] $abc$2770$new_n1272_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_3_ raddr_1_ $abc$2770$new_n1274_ $abc$2770$new_n1275_ $abc$2770$new_n1276_ $abc$2770$new_n1277_ $abc$2770$new_n1273_
000000 1
000001 1
000100 1
000101 1
001000 1
001001 1
001100 1
001101 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100000 1
100010 1
100100 1
100110 1
101000 1
101010 1
101100 1
101110 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names raddr_0_ raddr_2_ ram[55][7] ram[54][7] ram[51][7] ram[50][7] $abc$2770$new_n1274_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[63][7] ram[62][7] ram[59][7] ram[58][7] $abc$2770$new_n1275_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][7] ram[52][7] ram[49][7] ram[48][7] $abc$2770$new_n1276_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[61][7] ram[60][7] ram[57][7] ram[56][7] $abc$2770$new_n1277_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1279_ $abc$2770$new_n1280_ $abc$2770$new_n1281_ $abc$2770$new_n1282_ $abc$2770$new_n1278_
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
110000 1
110010 1
110100 1
110110 1
111000 1
111010 1
111100 1
111110 1
.names raddr_0_ raddr_2_ ram[37][7] ram[36][7] ram[33][7] ram[32][7] $abc$2770$new_n1279_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[45][7] ram[44][7] ram[41][7] ram[40][7] $abc$2770$new_n1280_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[39][7] ram[38][7] ram[35][7] ram[34][7] $abc$2770$new_n1281_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[47][7] ram[46][7] ram[43][7] ram[42][7] $abc$2770$new_n1282_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names $abc$2770$new_n1284_ b_st1[0] a_st1[0] ram[0][0] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1285_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1284_
1000 1
.names wen_st1 waddr_st1[2] waddr_st1[1] waddr_st1[0] $abc$2770$new_n1285_
1000 1
.names $abc$2770$new_n1284_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[0][1] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1284_ $abc$2770$new_n1288_ ram[0][2] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[2]
001 1
011 1
110 1
111 1
.names b_st1[2] a_st1[2] b_st1[1] a_st1[1] b_st1[0] a_st1[0] $abc$2770$new_n1288_
000111 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
011000 1
011001 1
011010 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
101000 1
101001 1
101010 1
110111 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names $abc$2770$new_n1284_ $abc$2770$new_n1290_ ram[0][3] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[3]
001 1
011 1
110 1
111 1
.names b_st1[3] a_st1[3] $abc$2770$new_n1291_ $abc$2770$new_n1290_
000 1
011 1
101 1
110 1
.names a_st1[0] b_st1[0] b_st1[1] b_st1[2] a_st1[2] a_st1[1] $abc$2770$new_n1291_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
011000 1
011001 1
011010 1
011100 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101010 1
101100 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names $abc$2770$new_n1284_ $abc$2770$new_n1293_ ram[0][4] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[4]
001 1
011 1
110 1
111 1
.names b_st1[4] a_st1[4] b_st1[3] a_st1[3] $abc$2770$new_n1291_ $abc$2770$new_n1293_
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$2770$new_n1284_ $abc$2770$new_n1295_ ram[0][5] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[5]
001 1
011 1
110 1
111 1
.names b_st1[5] a_st1[5] $abc$2770$new_n1296_ $abc$2770$new_n1295_
000 1
011 1
101 1
110 1
.names b_st1[3] a_st1[3] b_st1[4] a_st1[4] $abc$2770$new_n1291_ $abc$2770$new_n1296_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names $abc$2770$new_n1284_ $abc$2770$new_n1298_ ram[0][6] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[6]
001 1
011 1
110 1
111 1
.names b_st1[6] a_st1[6] b_st1[5] a_st1[5] $abc$2770$new_n1296_ $abc$2770$new_n1298_
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$2770$new_n1284_ $abc$2770$new_n1300_ ram[0][7] $abc$2770$memory\ram$wrmux[0][0][0]$y$650[7]
001 1
011 1
100 1
101 1
.names b_st1[5] a_st1[5] b_st1[6] a_st1[6] $abc$2770$new_n1296_ $abc$2770$new_n1300_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names $abc$2770$new_n1302_ b_st1[0] a_st1[0] ram[10][0] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1303_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1302_
1100 1
.names wen_st1 waddr_st1[1] waddr_st1[2] waddr_st1[0] $abc$2770$new_n1303_
1100 1
.names $abc$2770$new_n1302_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[10][1] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1302_ $abc$2770$new_n1288_ ram[10][2] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1302_ $abc$2770$new_n1290_ ram[10][3] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1302_ $abc$2770$new_n1293_ ram[10][4] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1302_ $abc$2770$new_n1295_ ram[10][5] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1302_ $abc$2770$new_n1298_ ram[10][6] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1302_ $abc$2770$new_n1300_ ram[10][7] $abc$2770$memory\ram$wrmux[10][0][0]$y$740[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1312_ b_st1[0] a_st1[0] ram[11][0] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1313_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1312_
1100 1
.names wen_st1 waddr_st1[0] waddr_st1[1] waddr_st1[2] $abc$2770$new_n1313_
1110 1
.names $abc$2770$new_n1312_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[11][1] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1312_ $abc$2770$new_n1288_ ram[11][2] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1312_ $abc$2770$new_n1290_ ram[11][3] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1312_ $abc$2770$new_n1293_ ram[11][4] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1312_ $abc$2770$new_n1295_ ram[11][5] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1312_ $abc$2770$new_n1298_ ram[11][6] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1312_ $abc$2770$new_n1300_ ram[11][7] $abc$2770$memory\ram$wrmux[11][0][0]$y$746[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1322_ b_st1[0] a_st1[0] ram[12][0] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1323_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1322_
1100 1
.names wen_st1 waddr_st1[2] waddr_st1[1] waddr_st1[0] $abc$2770$new_n1323_
1100 1
.names $abc$2770$new_n1322_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[12][1] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1322_ $abc$2770$new_n1288_ ram[12][2] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1322_ $abc$2770$new_n1290_ ram[12][3] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1322_ $abc$2770$new_n1293_ ram[12][4] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1322_ $abc$2770$new_n1295_ ram[12][5] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1322_ $abc$2770$new_n1298_ ram[12][6] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1322_ $abc$2770$new_n1300_ ram[12][7] $abc$2770$memory\ram$wrmux[12][0][0]$y$752[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1332_ b_st1[0] a_st1[0] ram[13][0] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1333_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1332_
1100 1
.names wen_st1 waddr_st1[2] waddr_st1[0] waddr_st1[1] $abc$2770$new_n1333_
1110 1
.names $abc$2770$new_n1332_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[13][1] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1332_ $abc$2770$new_n1288_ ram[13][2] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1332_ $abc$2770$new_n1290_ ram[13][3] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1332_ $abc$2770$new_n1293_ ram[13][4] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1332_ $abc$2770$new_n1295_ ram[13][5] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1332_ $abc$2770$new_n1298_ ram[13][6] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1332_ $abc$2770$new_n1300_ ram[13][7] $abc$2770$memory\ram$wrmux[13][0][0]$y$758[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1342_ b_st1[0] a_st1[0] ram[14][0] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1343_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1342_
1100 1
.names wen_st1 waddr_st1[2] waddr_st1[1] waddr_st1[0] $abc$2770$new_n1343_
1110 1
.names $abc$2770$new_n1342_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[14][1] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1342_ $abc$2770$new_n1288_ ram[14][2] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1342_ $abc$2770$new_n1290_ ram[14][3] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1342_ $abc$2770$new_n1293_ ram[14][4] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1342_ $abc$2770$new_n1295_ ram[14][5] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1342_ $abc$2770$new_n1298_ ram[14][6] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1342_ $abc$2770$new_n1300_ ram[14][7] $abc$2770$memory\ram$wrmux[14][0][0]$y$764[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1352_ b_st1[0] a_st1[0] ram[15][0] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1353_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1352_
1100 1
.names wen_st1 waddr_st1[2] waddr_st1[1] waddr_st1[0] $abc$2770$new_n1353_
1111 1
.names $abc$2770$new_n1352_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[15][1] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1352_ $abc$2770$new_n1288_ ram[15][2] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1352_ $abc$2770$new_n1290_ ram[15][3] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1352_ $abc$2770$new_n1293_ ram[15][4] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1352_ $abc$2770$new_n1295_ ram[15][5] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1352_ $abc$2770$new_n1298_ ram[15][6] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1352_ $abc$2770$new_n1300_ ram[15][7] $abc$2770$memory\ram$wrmux[15][0][0]$y$770[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1362_ b_st1[0] a_st1[0] ram[16][0] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1285_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1362_
1100 1
.names $abc$2770$new_n1362_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[16][1] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1362_ $abc$2770$new_n1288_ ram[16][2] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1362_ $abc$2770$new_n1290_ ram[16][3] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1362_ $abc$2770$new_n1293_ ram[16][4] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1362_ $abc$2770$new_n1295_ ram[16][5] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1362_ $abc$2770$new_n1298_ ram[16][6] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1362_ $abc$2770$new_n1300_ ram[16][7] $abc$2770$memory\ram$wrmux[16][0][0]$y$782[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1371_ b_st1[0] a_st1[0] ram[17][0] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1372_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1371_
1100 1
.names wen_st1 waddr_st1[0] waddr_st1[2] waddr_st1[1] $abc$2770$new_n1372_
1100 1
.names $abc$2770$new_n1371_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[17][1] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1371_ $abc$2770$new_n1288_ ram[17][2] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1371_ $abc$2770$new_n1290_ ram[17][3] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1371_ $abc$2770$new_n1293_ ram[17][4] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1371_ $abc$2770$new_n1295_ ram[17][5] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1371_ $abc$2770$new_n1298_ ram[17][6] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1371_ $abc$2770$new_n1300_ ram[17][7] $abc$2770$memory\ram$wrmux[17][0][0]$y$788[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1381_ b_st1[0] a_st1[0] ram[18][0] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1303_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1381_
1100 1
.names $abc$2770$new_n1381_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[18][1] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1381_ $abc$2770$new_n1288_ ram[18][2] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1381_ $abc$2770$new_n1290_ ram[18][3] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1381_ $abc$2770$new_n1293_ ram[18][4] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1381_ $abc$2770$new_n1295_ ram[18][5] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1381_ $abc$2770$new_n1298_ ram[18][6] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1381_ $abc$2770$new_n1300_ ram[18][7] $abc$2770$memory\ram$wrmux[18][0][0]$y$794[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1390_ b_st1[0] a_st1[0] ram[19][0] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1313_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1390_
1100 1
.names $abc$2770$new_n1390_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[19][1] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1390_ $abc$2770$new_n1288_ ram[19][2] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1390_ $abc$2770$new_n1290_ ram[19][3] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1390_ $abc$2770$new_n1293_ ram[19][4] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1390_ $abc$2770$new_n1295_ ram[19][5] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1390_ $abc$2770$new_n1298_ ram[19][6] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1390_ $abc$2770$new_n1300_ ram[19][7] $abc$2770$memory\ram$wrmux[19][0][0]$y$800[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1399_ b_st1[0] a_st1[0] ram[1][0] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1372_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1399_
1000 1
.names $abc$2770$new_n1399_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[1][1] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1399_ $abc$2770$new_n1288_ ram[1][2] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1399_ $abc$2770$new_n1290_ ram[1][3] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1399_ $abc$2770$new_n1293_ ram[1][4] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1399_ $abc$2770$new_n1295_ ram[1][5] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1399_ $abc$2770$new_n1298_ ram[1][6] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1399_ $abc$2770$new_n1300_ ram[1][7] $abc$2770$memory\ram$wrmux[1][0][0]$y$660[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1408_ b_st1[0] a_st1[0] ram[20][0] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1323_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1408_
1100 1
.names $abc$2770$new_n1408_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[20][1] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1408_ $abc$2770$new_n1288_ ram[20][2] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1408_ $abc$2770$new_n1290_ ram[20][3] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1408_ $abc$2770$new_n1293_ ram[20][4] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1408_ $abc$2770$new_n1295_ ram[20][5] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1408_ $abc$2770$new_n1298_ ram[20][6] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1408_ $abc$2770$new_n1300_ ram[20][7] $abc$2770$memory\ram$wrmux[20][0][0]$y$806[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1417_ b_st1[0] a_st1[0] ram[21][0] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1333_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1417_
1100 1
.names $abc$2770$new_n1417_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[21][1] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1417_ $abc$2770$new_n1288_ ram[21][2] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1417_ $abc$2770$new_n1290_ ram[21][3] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1417_ $abc$2770$new_n1293_ ram[21][4] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1417_ $abc$2770$new_n1295_ ram[21][5] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1417_ $abc$2770$new_n1298_ ram[21][6] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1417_ $abc$2770$new_n1300_ ram[21][7] $abc$2770$memory\ram$wrmux[21][0][0]$y$812[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1426_ b_st1[0] a_st1[0] ram[22][0] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1343_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1426_
1100 1
.names $abc$2770$new_n1426_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[22][1] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1426_ $abc$2770$new_n1288_ ram[22][2] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1426_ $abc$2770$new_n1290_ ram[22][3] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1426_ $abc$2770$new_n1293_ ram[22][4] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1426_ $abc$2770$new_n1295_ ram[22][5] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1426_ $abc$2770$new_n1298_ ram[22][6] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1426_ $abc$2770$new_n1300_ ram[22][7] $abc$2770$memory\ram$wrmux[22][0][0]$y$818[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1435_ b_st1[0] a_st1[0] ram[23][0] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1353_ waddr_st1[4] waddr_st1[5] waddr_st1[3] $abc$2770$new_n1435_
1100 1
.names $abc$2770$new_n1435_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[23][1] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1435_ $abc$2770$new_n1288_ ram[23][2] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1435_ $abc$2770$new_n1290_ ram[23][3] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1435_ $abc$2770$new_n1293_ ram[23][4] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1435_ $abc$2770$new_n1295_ ram[23][5] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1435_ $abc$2770$new_n1298_ ram[23][6] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1435_ $abc$2770$new_n1300_ ram[23][7] $abc$2770$memory\ram$wrmux[23][0][0]$y$824[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1444_ b_st1[0] a_st1[0] ram[24][0] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1285_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1444_
1110 1
.names $abc$2770$new_n1444_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[24][1] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1444_ $abc$2770$new_n1288_ ram[24][2] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1444_ $abc$2770$new_n1290_ ram[24][3] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1444_ $abc$2770$new_n1293_ ram[24][4] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1444_ $abc$2770$new_n1295_ ram[24][5] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1444_ $abc$2770$new_n1298_ ram[24][6] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1444_ $abc$2770$new_n1300_ ram[24][7] $abc$2770$memory\ram$wrmux[24][0][0]$y$832[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1453_ b_st1[0] a_st1[0] ram[25][0] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1372_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1453_
1110 1
.names $abc$2770$new_n1453_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[25][1] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1453_ $abc$2770$new_n1288_ ram[25][2] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1453_ $abc$2770$new_n1290_ ram[25][3] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1453_ $abc$2770$new_n1293_ ram[25][4] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1453_ $abc$2770$new_n1295_ ram[25][5] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1453_ $abc$2770$new_n1298_ ram[25][6] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1453_ $abc$2770$new_n1300_ ram[25][7] $abc$2770$memory\ram$wrmux[25][0][0]$y$838[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1462_ b_st1[0] a_st1[0] ram[26][0] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1303_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1462_
1110 1
.names $abc$2770$new_n1462_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[26][1] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1462_ $abc$2770$new_n1288_ ram[26][2] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1462_ $abc$2770$new_n1290_ ram[26][3] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1462_ $abc$2770$new_n1293_ ram[26][4] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1462_ $abc$2770$new_n1295_ ram[26][5] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1462_ $abc$2770$new_n1298_ ram[26][6] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1462_ $abc$2770$new_n1300_ ram[26][7] $abc$2770$memory\ram$wrmux[26][0][0]$y$844[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1471_ b_st1[0] a_st1[0] ram[27][0] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1313_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1471_
1110 1
.names $abc$2770$new_n1471_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[27][1] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1471_ $abc$2770$new_n1288_ ram[27][2] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1471_ $abc$2770$new_n1290_ ram[27][3] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1471_ $abc$2770$new_n1293_ ram[27][4] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1471_ $abc$2770$new_n1295_ ram[27][5] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1471_ $abc$2770$new_n1298_ ram[27][6] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1471_ $abc$2770$new_n1300_ ram[27][7] $abc$2770$memory\ram$wrmux[27][0][0]$y$850[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1480_ b_st1[0] a_st1[0] ram[28][0] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1323_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1480_
1110 1
.names $abc$2770$new_n1480_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[28][1] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1480_ $abc$2770$new_n1288_ ram[28][2] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1480_ $abc$2770$new_n1290_ ram[28][3] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1480_ $abc$2770$new_n1293_ ram[28][4] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1480_ $abc$2770$new_n1295_ ram[28][5] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1480_ $abc$2770$new_n1298_ ram[28][6] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1480_ $abc$2770$new_n1300_ ram[28][7] $abc$2770$memory\ram$wrmux[28][0][0]$y$856[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1489_ b_st1[0] a_st1[0] ram[29][0] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1333_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1489_
1110 1
.names $abc$2770$new_n1489_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[29][1] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1489_ $abc$2770$new_n1288_ ram[29][2] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1489_ $abc$2770$new_n1290_ ram[29][3] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1489_ $abc$2770$new_n1293_ ram[29][4] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1489_ $abc$2770$new_n1295_ ram[29][5] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1489_ $abc$2770$new_n1298_ ram[29][6] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1489_ $abc$2770$new_n1300_ ram[29][7] $abc$2770$memory\ram$wrmux[29][0][0]$y$862[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1498_ b_st1[0] a_st1[0] ram[2][0] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1303_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1498_
1000 1
.names $abc$2770$new_n1498_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[2][1] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1498_ $abc$2770$new_n1288_ ram[2][2] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1498_ $abc$2770$new_n1290_ ram[2][3] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1498_ $abc$2770$new_n1293_ ram[2][4] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1498_ $abc$2770$new_n1295_ ram[2][5] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1498_ $abc$2770$new_n1298_ ram[2][6] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1498_ $abc$2770$new_n1300_ ram[2][7] $abc$2770$memory\ram$wrmux[2][0][0]$y$672[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1507_ b_st1[0] a_st1[0] ram[30][0] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1343_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1507_
1110 1
.names $abc$2770$new_n1507_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[30][1] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1507_ $abc$2770$new_n1288_ ram[30][2] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1507_ $abc$2770$new_n1290_ ram[30][3] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1507_ $abc$2770$new_n1293_ ram[30][4] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1507_ $abc$2770$new_n1295_ ram[30][5] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1507_ $abc$2770$new_n1298_ ram[30][6] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1507_ $abc$2770$new_n1300_ ram[30][7] $abc$2770$memory\ram$wrmux[30][0][0]$y$868[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1516_ b_st1[0] a_st1[0] ram[31][0] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1353_ waddr_st1[4] waddr_st1[3] waddr_st1[5] $abc$2770$new_n1516_
1110 1
.names $abc$2770$new_n1516_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[31][1] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1516_ $abc$2770$new_n1288_ ram[31][2] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1516_ $abc$2770$new_n1290_ ram[31][3] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1516_ $abc$2770$new_n1293_ ram[31][4] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1516_ $abc$2770$new_n1295_ ram[31][5] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1516_ $abc$2770$new_n1298_ ram[31][6] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1516_ $abc$2770$new_n1300_ ram[31][7] $abc$2770$memory\ram$wrmux[31][0][0]$y$874[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1525_ b_st1[0] a_st1[0] ram[32][0] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1285_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1525_
1100 1
.names $abc$2770$new_n1525_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[32][1] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1525_ $abc$2770$new_n1288_ ram[32][2] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1525_ $abc$2770$new_n1290_ ram[32][3] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1525_ $abc$2770$new_n1293_ ram[32][4] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1525_ $abc$2770$new_n1295_ ram[32][5] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1525_ $abc$2770$new_n1298_ ram[32][6] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1525_ $abc$2770$new_n1300_ ram[32][7] $abc$2770$memory\ram$wrmux[32][0][0]$y$886[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1534_ b_st1[0] a_st1[0] ram[33][0] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1372_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1534_
1100 1
.names $abc$2770$new_n1534_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[33][1] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1534_ $abc$2770$new_n1288_ ram[33][2] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1534_ $abc$2770$new_n1290_ ram[33][3] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1534_ $abc$2770$new_n1293_ ram[33][4] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1534_ $abc$2770$new_n1295_ ram[33][5] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1534_ $abc$2770$new_n1298_ ram[33][6] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1534_ $abc$2770$new_n1300_ ram[33][7] $abc$2770$memory\ram$wrmux[33][0][0]$y$892[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1543_ b_st1[0] a_st1[0] ram[34][0] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1303_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1543_
1100 1
.names $abc$2770$new_n1543_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[34][1] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1543_ $abc$2770$new_n1288_ ram[34][2] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1543_ $abc$2770$new_n1290_ ram[34][3] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1543_ $abc$2770$new_n1293_ ram[34][4] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1543_ $abc$2770$new_n1295_ ram[34][5] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1543_ $abc$2770$new_n1298_ ram[34][6] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1543_ $abc$2770$new_n1300_ ram[34][7] $abc$2770$memory\ram$wrmux[34][0][0]$y$898[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1552_ b_st1[0] a_st1[0] ram[35][0] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1313_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1552_
1100 1
.names $abc$2770$new_n1552_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[35][1] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1552_ $abc$2770$new_n1288_ ram[35][2] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1552_ $abc$2770$new_n1290_ ram[35][3] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1552_ $abc$2770$new_n1293_ ram[35][4] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1552_ $abc$2770$new_n1295_ ram[35][5] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1552_ $abc$2770$new_n1298_ ram[35][6] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1552_ $abc$2770$new_n1300_ ram[35][7] $abc$2770$memory\ram$wrmux[35][0][0]$y$904[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1561_ b_st1[0] a_st1[0] ram[36][0] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1323_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1561_
1100 1
.names $abc$2770$new_n1561_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[36][1] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1561_ $abc$2770$new_n1288_ ram[36][2] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1561_ $abc$2770$new_n1290_ ram[36][3] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1561_ $abc$2770$new_n1293_ ram[36][4] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1561_ $abc$2770$new_n1295_ ram[36][5] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1561_ $abc$2770$new_n1298_ ram[36][6] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1561_ $abc$2770$new_n1300_ ram[36][7] $abc$2770$memory\ram$wrmux[36][0][0]$y$910[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1570_ b_st1[0] a_st1[0] ram[37][0] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1333_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1570_
1100 1
.names $abc$2770$new_n1570_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[37][1] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1570_ $abc$2770$new_n1288_ ram[37][2] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1570_ $abc$2770$new_n1290_ ram[37][3] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1570_ $abc$2770$new_n1293_ ram[37][4] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1570_ $abc$2770$new_n1295_ ram[37][5] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1570_ $abc$2770$new_n1298_ ram[37][6] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1570_ $abc$2770$new_n1300_ ram[37][7] $abc$2770$memory\ram$wrmux[37][0][0]$y$916[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1579_ b_st1[0] a_st1[0] ram[38][0] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1343_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1579_
1100 1
.names $abc$2770$new_n1579_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[38][1] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1579_ $abc$2770$new_n1288_ ram[38][2] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1579_ $abc$2770$new_n1290_ ram[38][3] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1579_ $abc$2770$new_n1293_ ram[38][4] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1579_ $abc$2770$new_n1295_ ram[38][5] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1579_ $abc$2770$new_n1298_ ram[38][6] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1579_ $abc$2770$new_n1300_ ram[38][7] $abc$2770$memory\ram$wrmux[38][0][0]$y$922[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1588_ b_st1[0] a_st1[0] ram[39][0] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1353_ waddr_st1[4] waddr_st1[3] $abc$2770$new_n1588_
1100 1
.names $abc$2770$new_n1588_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[39][1] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1588_ $abc$2770$new_n1288_ ram[39][2] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1588_ $abc$2770$new_n1290_ ram[39][3] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1588_ $abc$2770$new_n1293_ ram[39][4] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1588_ $abc$2770$new_n1295_ ram[39][5] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1588_ $abc$2770$new_n1298_ ram[39][6] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1588_ $abc$2770$new_n1300_ ram[39][7] $abc$2770$memory\ram$wrmux[39][0][0]$y$928[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1597_ b_st1[0] a_st1[0] ram[3][0] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1313_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1597_
1000 1
.names $abc$2770$new_n1597_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[3][1] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1597_ $abc$2770$new_n1288_ ram[3][2] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1597_ $abc$2770$new_n1290_ ram[3][3] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1597_ $abc$2770$new_n1293_ ram[3][4] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1597_ $abc$2770$new_n1295_ ram[3][5] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1597_ $abc$2770$new_n1298_ ram[3][6] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1597_ $abc$2770$new_n1300_ ram[3][7] $abc$2770$memory\ram$wrmux[3][0][0]$y$680[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1606_ b_st1[0] a_st1[0] ram[40][0] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1285_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1606_
1110 1
.names $abc$2770$new_n1606_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[40][1] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1606_ $abc$2770$new_n1288_ ram[40][2] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1606_ $abc$2770$new_n1290_ ram[40][3] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1606_ $abc$2770$new_n1293_ ram[40][4] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1606_ $abc$2770$new_n1295_ ram[40][5] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1606_ $abc$2770$new_n1298_ ram[40][6] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1606_ $abc$2770$new_n1300_ ram[40][7] $abc$2770$memory\ram$wrmux[40][0][0]$y$936[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1615_ b_st1[0] a_st1[0] ram[41][0] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1372_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1615_
1110 1
.names $abc$2770$new_n1615_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[41][1] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1615_ $abc$2770$new_n1288_ ram[41][2] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1615_ $abc$2770$new_n1290_ ram[41][3] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1615_ $abc$2770$new_n1293_ ram[41][4] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1615_ $abc$2770$new_n1295_ ram[41][5] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1615_ $abc$2770$new_n1298_ ram[41][6] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1615_ $abc$2770$new_n1300_ ram[41][7] $abc$2770$memory\ram$wrmux[41][0][0]$y$942[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1624_ b_st1[0] a_st1[0] ram[42][0] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1303_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1624_
1110 1
.names $abc$2770$new_n1624_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[42][1] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1624_ $abc$2770$new_n1288_ ram[42][2] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1624_ $abc$2770$new_n1290_ ram[42][3] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1624_ $abc$2770$new_n1293_ ram[42][4] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1624_ $abc$2770$new_n1295_ ram[42][5] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1624_ $abc$2770$new_n1298_ ram[42][6] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1624_ $abc$2770$new_n1300_ ram[42][7] $abc$2770$memory\ram$wrmux[42][0][0]$y$948[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1633_ b_st1[0] a_st1[0] ram[43][0] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1313_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1633_
1110 1
.names $abc$2770$new_n1633_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[43][1] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1633_ $abc$2770$new_n1288_ ram[43][2] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1633_ $abc$2770$new_n1290_ ram[43][3] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1633_ $abc$2770$new_n1293_ ram[43][4] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1633_ $abc$2770$new_n1295_ ram[43][5] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1633_ $abc$2770$new_n1298_ ram[43][6] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1633_ $abc$2770$new_n1300_ ram[43][7] $abc$2770$memory\ram$wrmux[43][0][0]$y$954[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1642_ b_st1[0] a_st1[0] ram[44][0] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1323_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1642_
1110 1
.names $abc$2770$new_n1642_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[44][1] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1642_ $abc$2770$new_n1288_ ram[44][2] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1642_ $abc$2770$new_n1290_ ram[44][3] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1642_ $abc$2770$new_n1293_ ram[44][4] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1642_ $abc$2770$new_n1295_ ram[44][5] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1642_ $abc$2770$new_n1298_ ram[44][6] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1642_ $abc$2770$new_n1300_ ram[44][7] $abc$2770$memory\ram$wrmux[44][0][0]$y$960[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1651_ b_st1[0] a_st1[0] ram[45][0] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1333_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1651_
1110 1
.names $abc$2770$new_n1651_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[45][1] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1651_ $abc$2770$new_n1288_ ram[45][2] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1651_ $abc$2770$new_n1290_ ram[45][3] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1651_ $abc$2770$new_n1293_ ram[45][4] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1651_ $abc$2770$new_n1295_ ram[45][5] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1651_ $abc$2770$new_n1298_ ram[45][6] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1651_ $abc$2770$new_n1300_ ram[45][7] $abc$2770$memory\ram$wrmux[45][0][0]$y$966[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1660_ b_st1[0] a_st1[0] ram[46][0] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1343_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1660_
1110 1
.names $abc$2770$new_n1660_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[46][1] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1660_ $abc$2770$new_n1288_ ram[46][2] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1660_ $abc$2770$new_n1290_ ram[46][3] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1660_ $abc$2770$new_n1293_ ram[46][4] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1660_ $abc$2770$new_n1295_ ram[46][5] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1660_ $abc$2770$new_n1298_ ram[46][6] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1660_ $abc$2770$new_n1300_ ram[46][7] $abc$2770$memory\ram$wrmux[46][0][0]$y$972[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1669_ b_st1[0] a_st1[0] ram[47][0] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] $abc$2770$new_n1353_ waddr_st1[3] waddr_st1[4] $abc$2770$new_n1669_
1110 1
.names $abc$2770$new_n1669_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[47][1] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1669_ $abc$2770$new_n1288_ ram[47][2] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1669_ $abc$2770$new_n1290_ ram[47][3] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1669_ $abc$2770$new_n1293_ ram[47][4] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1669_ $abc$2770$new_n1295_ ram[47][5] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1669_ $abc$2770$new_n1298_ ram[47][6] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1669_ $abc$2770$new_n1300_ ram[47][7] $abc$2770$memory\ram$wrmux[47][0][0]$y$978[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1678_ b_st1[0] a_st1[0] ram[48][0] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1285_ waddr_st1[3] $abc$2770$new_n1678_
1110 1
.names $abc$2770$new_n1678_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[48][1] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1678_ $abc$2770$new_n1288_ ram[48][2] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1678_ $abc$2770$new_n1290_ ram[48][3] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1678_ $abc$2770$new_n1293_ ram[48][4] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1678_ $abc$2770$new_n1295_ ram[48][5] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1678_ $abc$2770$new_n1298_ ram[48][6] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1678_ $abc$2770$new_n1300_ ram[48][7] $abc$2770$memory\ram$wrmux[48][0][0]$y$988[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1687_ b_st1[0] a_st1[0] ram[49][0] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1372_ waddr_st1[3] $abc$2770$new_n1687_
1110 1
.names $abc$2770$new_n1687_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[49][1] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1687_ $abc$2770$new_n1288_ ram[49][2] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1687_ $abc$2770$new_n1290_ ram[49][3] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1687_ $abc$2770$new_n1293_ ram[49][4] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1687_ $abc$2770$new_n1295_ ram[49][5] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1687_ $abc$2770$new_n1298_ ram[49][6] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1687_ $abc$2770$new_n1300_ ram[49][7] $abc$2770$memory\ram$wrmux[49][0][0]$y$994[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1696_ b_st1[0] a_st1[0] ram[4][0] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1323_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1696_
1000 1
.names $abc$2770$new_n1696_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[4][1] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1696_ $abc$2770$new_n1288_ ram[4][2] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1696_ $abc$2770$new_n1290_ ram[4][3] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1696_ $abc$2770$new_n1293_ ram[4][4] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1696_ $abc$2770$new_n1295_ ram[4][5] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1696_ $abc$2770$new_n1298_ ram[4][6] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1696_ $abc$2770$new_n1300_ ram[4][7] $abc$2770$memory\ram$wrmux[4][0][0]$y$692[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1705_ b_st1[0] a_st1[0] ram[50][0] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1303_ waddr_st1[3] $abc$2770$new_n1705_
1110 1
.names $abc$2770$new_n1705_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[50][1] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1705_ $abc$2770$new_n1288_ ram[50][2] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1705_ $abc$2770$new_n1290_ ram[50][3] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1705_ $abc$2770$new_n1293_ ram[50][4] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1705_ $abc$2770$new_n1295_ ram[50][5] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1705_ $abc$2770$new_n1298_ ram[50][6] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1705_ $abc$2770$new_n1300_ ram[50][7] $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1714_ b_st1[0] a_st1[0] ram[51][0] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1313_ waddr_st1[3] $abc$2770$new_n1714_
1110 1
.names $abc$2770$new_n1714_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[51][1] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1714_ $abc$2770$new_n1288_ ram[51][2] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1714_ $abc$2770$new_n1290_ ram[51][3] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1714_ $abc$2770$new_n1293_ ram[51][4] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1714_ $abc$2770$new_n1295_ ram[51][5] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1714_ $abc$2770$new_n1298_ ram[51][6] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1714_ $abc$2770$new_n1300_ ram[51][7] $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1723_ b_st1[0] a_st1[0] ram[52][0] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1323_ waddr_st1[3] $abc$2770$new_n1723_
1110 1
.names $abc$2770$new_n1723_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[52][1] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1723_ $abc$2770$new_n1288_ ram[52][2] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1723_ $abc$2770$new_n1290_ ram[52][3] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1723_ $abc$2770$new_n1293_ ram[52][4] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1723_ $abc$2770$new_n1295_ ram[52][5] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1723_ $abc$2770$new_n1298_ ram[52][6] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1723_ $abc$2770$new_n1300_ ram[52][7] $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1732_ b_st1[0] a_st1[0] ram[53][0] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1333_ waddr_st1[3] $abc$2770$new_n1732_
1110 1
.names $abc$2770$new_n1732_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[53][1] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1732_ $abc$2770$new_n1288_ ram[53][2] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1732_ $abc$2770$new_n1290_ ram[53][3] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1732_ $abc$2770$new_n1293_ ram[53][4] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1732_ $abc$2770$new_n1295_ ram[53][5] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1732_ $abc$2770$new_n1298_ ram[53][6] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1732_ $abc$2770$new_n1300_ ram[53][7] $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1741_ b_st1[0] a_st1[0] ram[54][0] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1343_ waddr_st1[3] $abc$2770$new_n1741_
1110 1
.names $abc$2770$new_n1741_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[54][1] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1741_ $abc$2770$new_n1288_ ram[54][2] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1741_ $abc$2770$new_n1290_ ram[54][3] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1741_ $abc$2770$new_n1293_ ram[54][4] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1741_ $abc$2770$new_n1295_ ram[54][5] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1741_ $abc$2770$new_n1298_ ram[54][6] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1741_ $abc$2770$new_n1300_ ram[54][7] $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1750_ b_st1[0] a_st1[0] ram[55][0] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] $abc$2770$new_n1353_ waddr_st1[3] $abc$2770$new_n1750_
1110 1
.names $abc$2770$new_n1750_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[55][1] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1750_ $abc$2770$new_n1288_ ram[55][2] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1750_ $abc$2770$new_n1290_ ram[55][3] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1750_ $abc$2770$new_n1293_ ram[55][4] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1750_ $abc$2770$new_n1295_ ram[55][5] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1750_ $abc$2770$new_n1298_ ram[55][6] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1750_ $abc$2770$new_n1300_ ram[55][7] $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1759_ b_st1[0] a_st1[0] ram[56][0] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1285_ $abc$2770$new_n1759_
1111 1
.names $abc$2770$new_n1759_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[56][1] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1759_ $abc$2770$new_n1288_ ram[56][2] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1759_ $abc$2770$new_n1290_ ram[56][3] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1759_ $abc$2770$new_n1293_ ram[56][4] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1759_ $abc$2770$new_n1295_ ram[56][5] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1759_ $abc$2770$new_n1298_ ram[56][6] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1759_ $abc$2770$new_n1300_ ram[56][7] $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1768_ b_st1[0] a_st1[0] ram[57][0] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1372_ $abc$2770$new_n1768_
1111 1
.names $abc$2770$new_n1768_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[57][1] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1768_ $abc$2770$new_n1288_ ram[57][2] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1768_ $abc$2770$new_n1290_ ram[57][3] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1768_ $abc$2770$new_n1293_ ram[57][4] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1768_ $abc$2770$new_n1295_ ram[57][5] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1768_ $abc$2770$new_n1298_ ram[57][6] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1768_ $abc$2770$new_n1300_ ram[57][7] $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1777_ b_st1[0] a_st1[0] ram[58][0] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1303_ $abc$2770$new_n1777_
1111 1
.names $abc$2770$new_n1777_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[58][1] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1777_ $abc$2770$new_n1288_ ram[58][2] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1777_ $abc$2770$new_n1290_ ram[58][3] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1777_ $abc$2770$new_n1293_ ram[58][4] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1777_ $abc$2770$new_n1295_ ram[58][5] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1777_ $abc$2770$new_n1298_ ram[58][6] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1777_ $abc$2770$new_n1300_ ram[58][7] $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1786_ b_st1[0] a_st1[0] ram[59][0] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1313_ $abc$2770$new_n1786_
1111 1
.names $abc$2770$new_n1786_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[59][1] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1786_ $abc$2770$new_n1288_ ram[59][2] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1786_ $abc$2770$new_n1290_ ram[59][3] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1786_ $abc$2770$new_n1293_ ram[59][4] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1786_ $abc$2770$new_n1295_ ram[59][5] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1786_ $abc$2770$new_n1298_ ram[59][6] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1786_ $abc$2770$new_n1300_ ram[59][7] $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1795_ b_st1[0] a_st1[0] ram[5][0] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1333_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1795_
1000 1
.names $abc$2770$new_n1795_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[5][1] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1795_ $abc$2770$new_n1288_ ram[5][2] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1795_ $abc$2770$new_n1290_ ram[5][3] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1795_ $abc$2770$new_n1293_ ram[5][4] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1795_ $abc$2770$new_n1295_ ram[5][5] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1795_ $abc$2770$new_n1298_ ram[5][6] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1795_ $abc$2770$new_n1300_ ram[5][7] $abc$2770$memory\ram$wrmux[5][0][0]$y$700[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1804_ b_st1[0] a_st1[0] ram[60][0] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1323_ $abc$2770$new_n1804_
1111 1
.names $abc$2770$new_n1804_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[60][1] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1804_ $abc$2770$new_n1288_ ram[60][2] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1804_ $abc$2770$new_n1290_ ram[60][3] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1804_ $abc$2770$new_n1293_ ram[60][4] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1804_ $abc$2770$new_n1295_ ram[60][5] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1804_ $abc$2770$new_n1298_ ram[60][6] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1804_ $abc$2770$new_n1300_ ram[60][7] $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1813_ b_st1[0] a_st1[0] ram[61][0] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1333_ $abc$2770$new_n1813_
1111 1
.names $abc$2770$new_n1813_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[61][1] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1813_ $abc$2770$new_n1288_ ram[61][2] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1813_ $abc$2770$new_n1290_ ram[61][3] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1813_ $abc$2770$new_n1293_ ram[61][4] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1813_ $abc$2770$new_n1295_ ram[61][5] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1813_ $abc$2770$new_n1298_ ram[61][6] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1813_ $abc$2770$new_n1300_ ram[61][7] $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1822_ b_st1[0] a_st1[0] ram[62][0] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1343_ $abc$2770$new_n1822_
1111 1
.names $abc$2770$new_n1822_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[62][1] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1822_ $abc$2770$new_n1288_ ram[62][2] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1822_ $abc$2770$new_n1290_ ram[62][3] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1822_ $abc$2770$new_n1293_ ram[62][4] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1822_ $abc$2770$new_n1295_ ram[62][5] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1822_ $abc$2770$new_n1298_ ram[62][6] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1822_ $abc$2770$new_n1300_ ram[62][7] $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1831_ b_st1[0] a_st1[0] ram[63][0] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1353_ $abc$2770$new_n1831_
1111 1
.names $abc$2770$new_n1831_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[63][1] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1831_ $abc$2770$new_n1288_ ram[63][2] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1831_ $abc$2770$new_n1290_ ram[63][3] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1831_ $abc$2770$new_n1293_ ram[63][4] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1831_ $abc$2770$new_n1295_ ram[63][5] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1831_ $abc$2770$new_n1298_ ram[63][6] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1831_ $abc$2770$new_n1300_ ram[63][7] $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1840_ b_st1[0] a_st1[0] ram[6][0] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1343_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1840_
1000 1
.names $abc$2770$new_n1840_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[6][1] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1840_ $abc$2770$new_n1288_ ram[6][2] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1840_ $abc$2770$new_n1290_ ram[6][3] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1840_ $abc$2770$new_n1293_ ram[6][4] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1840_ $abc$2770$new_n1295_ ram[6][5] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1840_ $abc$2770$new_n1298_ ram[6][6] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1840_ $abc$2770$new_n1300_ ram[6][7] $abc$2770$memory\ram$wrmux[6][0][0]$y$710[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1849_ b_st1[0] a_st1[0] ram[7][0] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names $abc$2770$new_n1353_ waddr_st1[5] waddr_st1[4] waddr_st1[3] $abc$2770$new_n1849_
1000 1
.names $abc$2770$new_n1849_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[7][1] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1849_ $abc$2770$new_n1288_ ram[7][2] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1849_ $abc$2770$new_n1290_ ram[7][3] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1849_ $abc$2770$new_n1293_ ram[7][4] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1849_ $abc$2770$new_n1295_ ram[7][5] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1849_ $abc$2770$new_n1298_ ram[7][6] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1849_ $abc$2770$new_n1300_ ram[7][7] $abc$2770$memory\ram$wrmux[7][0][0]$y$718[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1858_ b_st1[0] a_st1[0] ram[8][0] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1285_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1858_
1100 1
.names $abc$2770$new_n1858_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[8][1] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1858_ $abc$2770$new_n1288_ ram[8][2] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1858_ $abc$2770$new_n1290_ ram[8][3] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1858_ $abc$2770$new_n1293_ ram[8][4] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1858_ $abc$2770$new_n1295_ ram[8][5] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1858_ $abc$2770$new_n1298_ ram[8][6] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1858_ $abc$2770$new_n1300_ ram[8][7] $abc$2770$memory\ram$wrmux[8][0][0]$y$728[7]
001 1
011 1
100 1
101 1
.names $abc$2770$new_n1867_ b_st1[0] a_st1[0] ram[9][0] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[0]
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names waddr_st1[3] $abc$2770$new_n1372_ waddr_st1[5] waddr_st1[4] $abc$2770$new_n1867_
1100 1
.names $abc$2770$new_n1867_ b_st1[1] a_st1[1] b_st1[0] a_st1[0] ram[9][1] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[1]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111110 1
111111 1
.names $abc$2770$new_n1867_ $abc$2770$new_n1288_ ram[9][2] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[2]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1867_ $abc$2770$new_n1290_ ram[9][3] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[3]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1867_ $abc$2770$new_n1293_ ram[9][4] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[4]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1867_ $abc$2770$new_n1295_ ram[9][5] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[5]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1867_ $abc$2770$new_n1298_ ram[9][6] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[6]
001 1
011 1
110 1
111 1
.names $abc$2770$new_n1867_ $abc$2770$new_n1300_ ram[9][7] $abc$2770$memory\ram$wrmux[9][0][0]$y$734[7]
001 1
011 1
100 1
101 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1073_ $abc$2770$new_n1075_ $abc$2770$new_n1077_ $abc$2770$new_n1079_ $abc$2770$new_n1875_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_3_ raddr_4_ $abc$2770$new_n1089_ $abc$2770$new_n1088_ $abc$2770$new_n1092_ $abc$2770$new_n1091_ $abc$2770$new_n1878_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[29][0] ram[28][0] ram[25][0] ram[24][0] $abc$2770$new_n1880_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1107_ $abc$2770$new_n1106_ $abc$2770$new_n1104_ $abc$2770$new_n1103_ $abc$2770$new_n1883_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1136_ $abc$2770$new_n1135_ $abc$2770$new_n1138_ $abc$2770$new_n1139_ $abc$2770$new_n1887_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_3_ raddr_4_ $abc$2770$new_n1168_ $abc$2770$new_n1167_ $abc$2770$new_n1171_ $abc$2770$new_n1170_ $abc$2770$new_n1890_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names ren raddr_5_ raddr_1_ $abc$2770$new_n1929_ q_3_ $abc$2770$new_n1890_ $0\q_int[7:0][3]
000010 1
000011 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010010 1
010011 1
010110 1
010111 1
011010 1
011011 1
011110 1
011111 1
100000 1
100001 1
100010 1
100011 1
101001 1
101011 1
101101 1
101111 1
110100 1
110101 1
110110 1
110111 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[29][3] ram[28][3] ram[25][3] ram[24][3] $abc$2770$new_n1892_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1204_ $abc$2770$new_n1205_ $abc$2770$new_n1203_ $abc$2770$new_n1202_ $abc$2770$new_n1895_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_0_ raddr_2_ ram[63][4] ram[62][4] ram[59][4] ram[58][4] $abc$2770$new_n1897_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[55][4] ram[54][4] ram[51][4] ram[50][4] $abc$2770$new_n1899_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[39][4] ram[38][4] ram[35][4] ram[34][4] $abc$2770$new_n1901_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[47][4] ram[46][4] ram[43][4] ram[42][4] $abc$2770$new_n1903_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[53][5] ram[52][5] ram[49][5] ram[48][5] $abc$2770$new_n1905_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[55][5] ram[54][5] ram[51][5] ram[50][5] $abc$2770$new_n1908_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_1_ raddr_4_ raddr_0_ $abc$2770$new_n1228_ $abc$2770$new_n1232_ $abc$2770$new_n1231_ $abc$2770$new_n1910_
000000 1
000001 1
000010 1
000011 1
001000 1
001001 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100001 1
100011 1
100101 1
100111 1
101010 1
101011 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1219_ $abc$2770$new_n1217_ $abc$2770$new_n1908_ $abc$2770$new_n1905_ $abc$2770$new_n1911_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names ren raddr_4_ q_5_ $abc$2770$new_n1911_ $abc$2770$new_n1222_ $abc$2770$new_n1912_
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11010 1
11011 1
11110 1
11111 1
.names raddr_5_ ren $abc$2770$new_n1912_ q_5_ $abc$2770$new_n1910_ $abc$2770$new_n1233_ $0\q_int[7:0][5]
000100 1
000101 1
000110 1
000111 1
001100 1
001101 1
001110 1
001111 1
010010 1
010110 1
011010 1
011110 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1084_ $abc$2770$new_n1085_ $abc$2770$new_n1082_ $abc$2770$new_n1083_ $abc$2770$new_n1914_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_3_ raddr_4_ $abc$2770$new_n1880_ $abc$2770$new_n1097_ $abc$2770$new_n1095_ $abc$2770$new_n1094_ $abc$2770$new_n1916_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_4_ $abc$2770$new_n1117_ $abc$2770$new_n1116_ $abc$2770$new_n1122_ $abc$2770$new_n1123_ $abc$2770$new_n1918_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_3_ $abc$2770$new_n1110_ $abc$2770$new_n1109_ $abc$2770$new_n1112_ $abc$2770$new_n1113_ $abc$2770$new_n1920_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names ren $abc$2770$new_n1944_ raddr_5_ q_1_ $abc$2770$new_n1883_ $abc$2770$new_n1920_ $0\q_int[7:0][1]
000100 1
000101 1
000110 1
000111 1
001100 1
001101 1
001110 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101100 1
101101 1
111001 1
111011 1
111101 1
111111 1
.names raddr_1_ raddr_4_ $abc$2770$new_n1143_ $abc$2770$new_n1142_ $abc$2770$new_n1148_ $abc$2770$new_n1149_ $abc$2770$new_n1923_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_4_ $abc$2770$new_n1145_ $abc$2770$new_n1146_ $abc$2770$new_n1151_ $abc$2770$new_n1152_ $abc$2770$new_n1925_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_5_ raddr_4_ $abc$2770$new_n1925_ $abc$2770$new_n1887_ $abc$2770$new_n1129_ $abc$2770$new_n1926_
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names ren raddr_5_ raddr_3_ $abc$2770$new_n1926_ q_2_ $abc$2770$new_n1923_ $0\q_int[7:0][2]
000010 1
000011 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010010 1
010011 1
010110 1
010111 1
011010 1
011011 1
011110 1
011111 1
100100 1
100101 1
100110 1
100111 1
101001 1
101011 1
101101 1
101111 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names raddr_3_ raddr_4_ $abc$2770$new_n1892_ $abc$2770$new_n1176_ $abc$2770$new_n1174_ $abc$2770$new_n1173_ $abc$2770$new_n1928_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_5_ raddr_4_ $abc$2770$new_n1928_ $abc$2770$new_n1160_ $abc$2770$new_n1155_ $abc$2770$new_n1929_
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names raddr_0_ raddr_2_ ram[61][4] ram[60][4] ram[57][4] ram[56][4] $abc$2770$new_n1930_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[37][4] ram[36][4] ram[33][4] ram[32][4] $abc$2770$new_n1932_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_0_ raddr_2_ ram[45][4] ram[44][4] ram[41][4] ram[40][4] $abc$2770$new_n1934_
000000 1
000010 1
000100 1
000110 1
001000 1
001010 1
001100 1
001110 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100000 1
100001 1
100100 1
100101 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names raddr_1_ raddr_4_ $abc$2770$new_n1899_ $abc$2770$new_n1187_ $abc$2770$new_n1901_ $abc$2770$new_n1932_ $abc$2770$new_n1936_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010000 1
010001 1
010010 1
010011 1
011000 1
011001 1
011010 1
011011 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_1_ raddr_4_ $abc$2770$new_n1897_ $abc$2770$new_n1930_ $abc$2770$new_n1903_ $abc$2770$new_n1934_ $abc$2770$new_n1938_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_5_ raddr_3_ $abc$2770$new_n1895_ $abc$2770$new_n1938_ $abc$2770$new_n1936_ $abc$2770$new_n1939_
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names ren $abc$2770$new_n1939_ raddr_5_ raddr_4_ $abc$2770$new_n1207_ q_4_ $0\q_int[7:0][4]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100100 1
100101 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
.names raddr_5_ raddr_4_ $abc$2770$new_n1916_ $abc$2770$new_n1875_ $abc$2770$new_n1914_ $abc$2770$new_n1941_
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names ren raddr_5_ raddr_1_ $abc$2770$new_n1941_ q_0_ $abc$2770$new_n1878_ $0\q_int[7:0][0]
000010 1
000011 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010010 1
010011 1
010110 1
010111 1
011010 1
011011 1
011110 1
011111 1
100100 1
100101 1
100110 1
100111 1
101001 1
101011 1
101101 1
101111 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names raddr_1_ raddr_4_ $abc$2770$new_n1119_ $abc$2770$new_n1120_ $abc$2770$new_n1125_ $abc$2770$new_n1126_ $abc$2770$new_n1943_
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
100010 1
100011 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names raddr_4_ raddr_3_ raddr_5_ $abc$2770$new_n1943_ $abc$2770$new_n1918_ $abc$2770$new_n1944_
00000 1
00001 1
01000 1
01010 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.latch waddr_0_ waddr_st0[0] re clk 2
.latch waddr_1_ waddr_st0[1] re clk 2
.latch waddr_2_ waddr_st0[2] re clk 2
.latch waddr_3_ waddr_st0[3] re clk 2
.latch waddr_4_ waddr_st0[4] re clk 2
.latch waddr_5_ waddr_st0[5] re clk 2
.latch a_0_ a_st0[0] re clk 2
.latch a_1_ a_st0[1] re clk 2
.latch a_2_ a_st0[2] re clk 2
.latch a_3_ a_st0[3] re clk 2
.latch a_4_ a_st0[4] re clk 2
.latch a_5_ a_st0[5] re clk 2
.latch a_6_ a_st0[6] re clk 2
.latch a_st0[0] a_st1[0] re clk 2
.latch a_st0[1] a_st1[1] re clk 2
.latch a_st0[2] a_st1[2] re clk 2
.latch a_st0[3] a_st1[3] re clk 2
.latch a_st0[4] a_st1[4] re clk 2
.latch a_st0[5] a_st1[5] re clk 2
.latch a_st0[6] a_st1[6] re clk 2
.latch b_0_ b_st0[0] re clk 2
.latch b_1_ b_st0[1] re clk 2
.latch b_2_ b_st0[2] re clk 2
.latch b_3_ b_st0[3] re clk 2
.latch b_4_ b_st0[4] re clk 2
.latch b_5_ b_st0[5] re clk 2
.latch b_6_ b_st0[6] re clk 2
.latch b_st0[0] b_st1[0] re clk 2
.latch b_st0[1] b_st1[1] re clk 2
.latch b_st0[2] b_st1[2] re clk 2
.latch b_st0[3] b_st1[3] re clk 2
.latch b_st0[4] b_st1[4] re clk 2
.latch b_st0[5] b_st1[5] re clk 2
.latch b_st0[6] b_st1[6] re clk 2
.latch waddr_st0[0] waddr_st1[0] re clk 2
.latch waddr_st0[1] waddr_st1[1] re clk 2
.latch waddr_st0[2] waddr_st1[2] re clk 2
.latch waddr_st0[3] waddr_st1[3] re clk 2
.latch waddr_st0[4] waddr_st1[4] re clk 2
.latch waddr_st0[5] waddr_st1[5] re clk 2
.latch wen wen_st0 re clk 2
.latch wen_st0 wen_st1 re clk 2
.latch $0\q_int[7:0][0] q_0_ re clk 2
.latch $0\q_int[7:0][1] q_1_ re clk 2
.latch $0\q_int[7:0][2] q_2_ re clk 2
.latch $0\q_int[7:0][3] q_3_ re clk 2
.latch $0\q_int[7:0][4] q_4_ re clk 2
.latch $0\q_int[7:0][5] q_5_ re clk 2
.latch $0\q_int[7:0][6] q_6_ re clk 2
.latch $0\q_int[7:0][7] q_7_ re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[0] ram[0][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[1] ram[0][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[2] ram[0][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[3] ram[0][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[4] ram[0][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[5] ram[0][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[6] ram[0][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[0][0][0]$y$650[7] ram[0][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[0] ram[10][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[1] ram[10][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[2] ram[10][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[3] ram[10][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[4] ram[10][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[5] ram[10][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[6] ram[10][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[10][0][0]$y$740[7] ram[10][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[0] ram[11][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[1] ram[11][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[2] ram[11][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[3] ram[11][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[4] ram[11][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[5] ram[11][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[6] ram[11][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[11][0][0]$y$746[7] ram[11][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[0] ram[12][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[1] ram[12][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[2] ram[12][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[3] ram[12][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[4] ram[12][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[5] ram[12][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[6] ram[12][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[12][0][0]$y$752[7] ram[12][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[0] ram[13][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[1] ram[13][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[2] ram[13][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[3] ram[13][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[4] ram[13][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[5] ram[13][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[6] ram[13][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[13][0][0]$y$758[7] ram[13][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[0] ram[14][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[1] ram[14][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[2] ram[14][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[3] ram[14][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[4] ram[14][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[5] ram[14][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[6] ram[14][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[14][0][0]$y$764[7] ram[14][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[0] ram[15][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[1] ram[15][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[2] ram[15][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[3] ram[15][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[4] ram[15][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[5] ram[15][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[6] ram[15][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[15][0][0]$y$770[7] ram[15][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[0] ram[16][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[1] ram[16][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[2] ram[16][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[3] ram[16][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[4] ram[16][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[5] ram[16][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[6] ram[16][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[16][0][0]$y$782[7] ram[16][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[0] ram[17][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[1] ram[17][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[2] ram[17][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[3] ram[17][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[4] ram[17][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[5] ram[17][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[6] ram[17][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[17][0][0]$y$788[7] ram[17][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[0] ram[18][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[1] ram[18][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[2] ram[18][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[3] ram[18][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[4] ram[18][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[5] ram[18][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[6] ram[18][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[18][0][0]$y$794[7] ram[18][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[0] ram[19][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[1] ram[19][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[2] ram[19][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[3] ram[19][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[4] ram[19][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[5] ram[19][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[6] ram[19][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[19][0][0]$y$800[7] ram[19][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[0] ram[1][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[1] ram[1][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[2] ram[1][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[3] ram[1][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[4] ram[1][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[5] ram[1][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[6] ram[1][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[1][0][0]$y$660[7] ram[1][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[0] ram[20][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[1] ram[20][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[2] ram[20][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[3] ram[20][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[4] ram[20][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[5] ram[20][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[6] ram[20][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[20][0][0]$y$806[7] ram[20][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[0] ram[21][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[1] ram[21][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[2] ram[21][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[3] ram[21][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[4] ram[21][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[5] ram[21][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[6] ram[21][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[21][0][0]$y$812[7] ram[21][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[0] ram[22][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[1] ram[22][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[2] ram[22][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[3] ram[22][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[4] ram[22][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[5] ram[22][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[6] ram[22][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[22][0][0]$y$818[7] ram[22][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[0] ram[23][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[1] ram[23][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[2] ram[23][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[3] ram[23][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[4] ram[23][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[5] ram[23][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[6] ram[23][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[23][0][0]$y$824[7] ram[23][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[0] ram[24][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[1] ram[24][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[2] ram[24][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[3] ram[24][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[4] ram[24][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[5] ram[24][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[6] ram[24][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[24][0][0]$y$832[7] ram[24][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[0] ram[25][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[1] ram[25][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[2] ram[25][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[3] ram[25][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[4] ram[25][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[5] ram[25][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[6] ram[25][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[25][0][0]$y$838[7] ram[25][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[0] ram[26][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[1] ram[26][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[2] ram[26][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[3] ram[26][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[4] ram[26][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[5] ram[26][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[6] ram[26][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[26][0][0]$y$844[7] ram[26][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[0] ram[27][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[1] ram[27][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[2] ram[27][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[3] ram[27][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[4] ram[27][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[5] ram[27][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[6] ram[27][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[27][0][0]$y$850[7] ram[27][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[0] ram[28][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[1] ram[28][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[2] ram[28][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[3] ram[28][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[4] ram[28][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[5] ram[28][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[6] ram[28][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[28][0][0]$y$856[7] ram[28][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[0] ram[29][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[1] ram[29][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[2] ram[29][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[3] ram[29][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[4] ram[29][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[5] ram[29][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[6] ram[29][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[29][0][0]$y$862[7] ram[29][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[0] ram[2][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[1] ram[2][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[2] ram[2][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[3] ram[2][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[4] ram[2][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[5] ram[2][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[6] ram[2][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[2][0][0]$y$672[7] ram[2][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[0] ram[30][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[1] ram[30][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[2] ram[30][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[3] ram[30][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[4] ram[30][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[5] ram[30][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[6] ram[30][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[30][0][0]$y$868[7] ram[30][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[0] ram[31][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[1] ram[31][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[2] ram[31][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[3] ram[31][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[4] ram[31][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[5] ram[31][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[6] ram[31][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[31][0][0]$y$874[7] ram[31][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[0] ram[32][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[1] ram[32][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[2] ram[32][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[3] ram[32][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[4] ram[32][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[5] ram[32][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[6] ram[32][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[32][0][0]$y$886[7] ram[32][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[0] ram[33][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[1] ram[33][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[2] ram[33][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[3] ram[33][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[4] ram[33][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[5] ram[33][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[6] ram[33][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[33][0][0]$y$892[7] ram[33][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[0] ram[34][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[1] ram[34][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[2] ram[34][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[3] ram[34][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[4] ram[34][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[5] ram[34][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[6] ram[34][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[34][0][0]$y$898[7] ram[34][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[0] ram[35][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[1] ram[35][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[2] ram[35][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[3] ram[35][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[4] ram[35][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[5] ram[35][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[6] ram[35][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[35][0][0]$y$904[7] ram[35][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[0] ram[36][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[1] ram[36][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[2] ram[36][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[3] ram[36][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[4] ram[36][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[5] ram[36][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[6] ram[36][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[36][0][0]$y$910[7] ram[36][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[0] ram[37][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[1] ram[37][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[2] ram[37][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[3] ram[37][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[4] ram[37][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[5] ram[37][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[6] ram[37][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[37][0][0]$y$916[7] ram[37][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[0] ram[38][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[1] ram[38][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[2] ram[38][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[3] ram[38][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[4] ram[38][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[5] ram[38][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[6] ram[38][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[38][0][0]$y$922[7] ram[38][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[0] ram[39][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[1] ram[39][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[2] ram[39][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[3] ram[39][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[4] ram[39][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[5] ram[39][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[6] ram[39][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[39][0][0]$y$928[7] ram[39][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[0] ram[3][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[1] ram[3][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[2] ram[3][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[3] ram[3][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[4] ram[3][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[5] ram[3][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[6] ram[3][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[3][0][0]$y$680[7] ram[3][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[0] ram[40][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[1] ram[40][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[2] ram[40][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[3] ram[40][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[4] ram[40][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[5] ram[40][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[6] ram[40][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[40][0][0]$y$936[7] ram[40][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[0] ram[41][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[1] ram[41][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[2] ram[41][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[3] ram[41][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[4] ram[41][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[5] ram[41][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[6] ram[41][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[41][0][0]$y$942[7] ram[41][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[0] ram[42][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[1] ram[42][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[2] ram[42][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[3] ram[42][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[4] ram[42][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[5] ram[42][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[6] ram[42][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[42][0][0]$y$948[7] ram[42][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[0] ram[43][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[1] ram[43][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[2] ram[43][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[3] ram[43][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[4] ram[43][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[5] ram[43][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[6] ram[43][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[43][0][0]$y$954[7] ram[43][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[0] ram[44][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[1] ram[44][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[2] ram[44][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[3] ram[44][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[4] ram[44][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[5] ram[44][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[6] ram[44][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[44][0][0]$y$960[7] ram[44][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[0] ram[45][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[1] ram[45][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[2] ram[45][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[3] ram[45][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[4] ram[45][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[5] ram[45][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[6] ram[45][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[45][0][0]$y$966[7] ram[45][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[0] ram[46][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[1] ram[46][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[2] ram[46][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[3] ram[46][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[4] ram[46][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[5] ram[46][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[6] ram[46][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[46][0][0]$y$972[7] ram[46][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[0] ram[47][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[1] ram[47][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[2] ram[47][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[3] ram[47][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[4] ram[47][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[5] ram[47][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[6] ram[47][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[47][0][0]$y$978[7] ram[47][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[0] ram[48][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[1] ram[48][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[2] ram[48][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[3] ram[48][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[4] ram[48][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[5] ram[48][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[6] ram[48][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[48][0][0]$y$988[7] ram[48][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[0] ram[49][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[1] ram[49][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[2] ram[49][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[3] ram[49][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[4] ram[49][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[5] ram[49][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[6] ram[49][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[49][0][0]$y$994[7] ram[49][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[0] ram[4][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[1] ram[4][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[2] ram[4][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[3] ram[4][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[4] ram[4][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[5] ram[4][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[6] ram[4][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[4][0][0]$y$692[7] ram[4][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[0] ram[50][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[1] ram[50][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[2] ram[50][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[3] ram[50][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[4] ram[50][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[5] ram[50][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[6] ram[50][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[50][0][0]$y$1000[7] ram[50][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[0] ram[51][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[1] ram[51][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[2] ram[51][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[3] ram[51][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[4] ram[51][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[5] ram[51][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[6] ram[51][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[51][0][0]$y$1006[7] ram[51][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[0] ram[52][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[1] ram[52][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[2] ram[52][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[3] ram[52][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[4] ram[52][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[5] ram[52][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[6] ram[52][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[52][0][0]$y$1012[7] ram[52][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[0] ram[53][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[1] ram[53][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[2] ram[53][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[3] ram[53][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[4] ram[53][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[5] ram[53][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[6] ram[53][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[53][0][0]$y$1018[7] ram[53][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[0] ram[54][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[1] ram[54][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[2] ram[54][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[3] ram[54][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[4] ram[54][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[5] ram[54][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[6] ram[54][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[54][0][0]$y$1024[7] ram[54][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[0] ram[55][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[1] ram[55][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[2] ram[55][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[3] ram[55][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[4] ram[55][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[5] ram[55][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[6] ram[55][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[55][0][0]$y$1030[7] ram[55][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[0] ram[56][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[1] ram[56][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[2] ram[56][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[3] ram[56][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[4] ram[56][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[5] ram[56][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[6] ram[56][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[56][0][0]$y$1038[7] ram[56][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[0] ram[57][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[1] ram[57][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[2] ram[57][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[3] ram[57][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[4] ram[57][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[5] ram[57][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[6] ram[57][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[57][0][0]$y$1044[7] ram[57][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[0] ram[58][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[1] ram[58][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[2] ram[58][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[3] ram[58][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[4] ram[58][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[5] ram[58][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[6] ram[58][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[58][0][0]$y$1050[7] ram[58][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[0] ram[59][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[1] ram[59][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[2] ram[59][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[3] ram[59][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[4] ram[59][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[5] ram[59][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[6] ram[59][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[59][0][0]$y$1056[7] ram[59][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[0] ram[5][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[1] ram[5][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[2] ram[5][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[3] ram[5][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[4] ram[5][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[5] ram[5][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[6] ram[5][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[5][0][0]$y$700[7] ram[5][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[0] ram[60][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[1] ram[60][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[2] ram[60][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[3] ram[60][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[4] ram[60][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[5] ram[60][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[6] ram[60][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[60][0][0]$y$1062[7] ram[60][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[0] ram[61][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[1] ram[61][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[2] ram[61][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[3] ram[61][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[4] ram[61][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[5] ram[61][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[6] ram[61][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[61][0][0]$y$1068[7] ram[61][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[0] ram[62][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[1] ram[62][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[2] ram[62][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[3] ram[62][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[4] ram[62][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[5] ram[62][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[6] ram[62][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[62][0][0]$y$1074[7] ram[62][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[0] ram[63][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[1] ram[63][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[2] ram[63][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[3] ram[63][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[4] ram[63][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[5] ram[63][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[6] ram[63][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[63][0][0]$y$1080[7] ram[63][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[0] ram[6][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[1] ram[6][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[2] ram[6][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[3] ram[6][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[4] ram[6][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[5] ram[6][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[6] ram[6][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[6][0][0]$y$710[7] ram[6][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[0] ram[7][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[1] ram[7][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[2] ram[7][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[3] ram[7][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[4] ram[7][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[5] ram[7][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[6] ram[7][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[7][0][0]$y$718[7] ram[7][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[0] ram[8][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[1] ram[8][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[2] ram[8][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[3] ram[8][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[4] ram[8][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[5] ram[8][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[6] ram[8][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[8][0][0]$y$728[7] ram[8][7] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[0] ram[9][0] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[1] ram[9][1] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[2] ram[9][2] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[3] ram[9][3] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[4] ram[9][4] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[5] ram[9][5] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[6] ram[9][6] re clk 2
.latch $abc$2770$memory\ram$wrmux[9][0][0]$y$734[7] ram[9][7] re clk 2
.end
