Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 14 21:11:24 2023
| Host         : LAPTOP-DTRDI6H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1806 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX/DMType_w_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX/DMType_w_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX/DMType_w_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX/MemWrite_w_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1_SCPU/U_EX/aluout_w_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID/ALUOp_w_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID/ALUOp_w_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID/ALUOp_w_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID/ALUOp_w_reg[4]/Q (HIGH)

 There are 1806 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1806 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_VGA/VGACLK_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.509        0.000                      0                  131        0.176        0.000                      0                  131       49.500        0.000                       0                  1927  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        85.509        0.000                      0                  131        0.176        0.000                      0                  131       49.500        0.000                       0                  1927  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       85.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.509ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.436ns  (logic 3.388ns (23.469%)  route 11.048ns (76.531%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.849    19.359    U_PWM/cntc1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    19.672 r  U_PWM/cntc[19]_i_1/O
                         net (fo=1, routed)           0.000    19.672    U_PWM/cntc[19]
    SLICE_X41Y77         FDCE                                         r  U_PWM/cntc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.504   104.927    U_PWM/clk_IBUF_BUFG
    SLICE_X41Y77         FDCE                                         r  U_PWM/cntc_reg[19]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.031   105.181    U_PWM/cntc_reg[19]
  -------------------------------------------------------------------
                         required time                        105.181    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                 85.509    

Slack (MET) :             85.525ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.464ns  (logic 3.416ns (23.617%)  route 11.048ns (76.383%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.849    19.359    U_PWM/cntc1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.341    19.700 r  U_PWM/cntc[1]_i_1/O
                         net (fo=1, routed)           0.000    19.700    U_PWM/cntc[1]
    SLICE_X41Y77         FDCE                                         r  U_PWM/cntc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.504   104.927    U_PWM/clk_IBUF_BUFG
    SLICE_X41Y77         FDCE                                         r  U_PWM/cntc_reg[1]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.075   105.225    U_PWM/cntc_reg[1]
  -------------------------------------------------------------------
                         required time                        105.225    
                         arrival time                         -19.700    
  -------------------------------------------------------------------
                         slack                                 85.525    

Slack (MET) :             85.541ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.464ns  (logic 3.388ns (23.424%)  route 11.076ns (76.576%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.876    19.386    U_PWM/cntc1
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.313    19.699 r  U_PWM/cntc[10]_i_1/O
                         net (fo=1, routed)           0.000    19.699    U_PWM/cntc[10]
    SLICE_X42Y77         FDCE                                         r  U_PWM/cntc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.501   104.924    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  U_PWM/cntc_reg[10]/C
                         clock pessimism              0.275   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.077   105.240    U_PWM/cntc_reg[10]
  -------------------------------------------------------------------
                         required time                        105.240    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 85.541    

Slack (MET) :             85.553ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 3.388ns (23.433%)  route 11.070ns (76.567%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.870    19.381    U_PWM/cntc1
    SLICE_X42Y78         LUT3 (Prop_lut3_I0_O)        0.313    19.694 r  U_PWM/cntc[15]_i_1/O
                         net (fo=1, routed)           0.000    19.694    U_PWM/cntc[15]
    SLICE_X42Y78         FDCE                                         r  U_PWM/cntc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.503   104.926    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  U_PWM/cntc_reg[15]/C
                         clock pessimism              0.275   105.201    
                         clock uncertainty           -0.035   105.165    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)        0.081   105.246    U_PWM/cntc_reg[15]
  -------------------------------------------------------------------
                         required time                        105.246    
                         arrival time                         -19.694    
  -------------------------------------------------------------------
                         slack                                 85.553    

Slack (MET) :             85.556ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.490ns  (logic 3.414ns (23.562%)  route 11.076ns (76.438%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.876    19.386    U_PWM/cntc1
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.339    19.725 r  U_PWM/cntc[11]_i_1/O
                         net (fo=1, routed)           0.000    19.725    U_PWM/cntc[11]
    SLICE_X42Y77         FDCE                                         r  U_PWM/cntc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.501   104.924    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  U_PWM/cntc_reg[11]/C
                         clock pessimism              0.275   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.118   105.281    U_PWM/cntc_reg[11]
  -------------------------------------------------------------------
                         required time                        105.281    
                         arrival time                         -19.725    
  -------------------------------------------------------------------
                         slack                                 85.556    

Slack (MET) :             85.562ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.486ns  (logic 3.416ns (23.581%)  route 11.070ns (76.419%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.870    19.381    U_PWM/cntc1
    SLICE_X42Y78         LUT3 (Prop_lut3_I0_O)        0.341    19.722 r  U_PWM/cntc[5]_i_1/O
                         net (fo=1, routed)           0.000    19.722    U_PWM/cntc[5]
    SLICE_X42Y78         FDCE                                         r  U_PWM/cntc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.503   104.926    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  U_PWM/cntc_reg[5]/C
                         clock pessimism              0.275   105.201    
                         clock uncertainty           -0.035   105.165    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)        0.118   105.283    U_PWM/cntc_reg[5]
  -------------------------------------------------------------------
                         required time                        105.283    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 85.562    

Slack (MET) :             85.731ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.217ns  (logic 3.388ns (23.831%)  route 10.829ns (76.169%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.629    19.140    U_PWM/cntc1
    SLICE_X41Y78         LUT3 (Prop_lut3_I0_O)        0.313    19.453 r  U_PWM/cntc[0]_i_1/O
                         net (fo=1, routed)           0.000    19.453    U_PWM/cntc[0]
    SLICE_X41Y78         FDCE                                         r  U_PWM/cntc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.506   104.929    U_PWM/clk_IBUF_BUFG
    SLICE_X41Y78         FDCE                                         r  U_PWM/cntc_reg[0]/C
                         clock pessimism              0.259   105.188    
                         clock uncertainty           -0.035   105.152    
    SLICE_X41Y78         FDCE (Setup_fdce_C_D)        0.031   105.183    U_PWM/cntc_reg[0]
  -------------------------------------------------------------------
                         required time                        105.183    
                         arrival time                         -19.453    
  -------------------------------------------------------------------
                         slack                                 85.731    

Slack (MET) :             85.780ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.212ns  (logic 3.383ns (23.804%)  route 10.829ns (76.196%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.629    19.140    U_PWM/cntc1
    SLICE_X41Y78         LUT3 (Prop_lut3_I0_O)        0.308    19.448 r  U_PWM/cntc[14]_i_1/O
                         net (fo=1, routed)           0.000    19.448    U_PWM/cntc[14]
    SLICE_X41Y78         FDCE                                         r  U_PWM/cntc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.506   104.929    U_PWM/clk_IBUF_BUFG
    SLICE_X41Y78         FDCE                                         r  U_PWM/cntc_reg[14]/C
                         clock pessimism              0.259   105.188    
                         clock uncertainty           -0.035   105.152    
    SLICE_X41Y78         FDCE (Setup_fdce_C_D)        0.075   105.227    U_PWM/cntc_reg[14]
  -------------------------------------------------------------------
                         required time                        105.227    
                         arrival time                         -19.448    
  -------------------------------------------------------------------
                         slack                                 85.780    

Slack (MET) :             85.933ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.076ns  (logic 3.388ns (24.070%)  route 10.688ns (75.930%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.488    18.998    U_PWM/cntc1
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.313    19.311 r  U_PWM/cntc[12]_i_1/O
                         net (fo=1, routed)           0.000    19.311    U_PWM/cntc[12]
    SLICE_X42Y77         FDCE                                         r  U_PWM/cntc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.501   104.924    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  U_PWM/cntc_reg[12]/C
                         clock pessimism              0.275   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.081   105.244    U_PWM/cntc_reg[12]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 85.933    

Slack (MET) :             85.935ns  (required time - arrival time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/cntc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.074ns  (logic 3.388ns (24.073%)  route 10.686ns (75.927%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=222, routed)         2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.633     5.236    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.478     5.714 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         4.396    10.109    U_PWM/now_reg__0[3]
    SLICE_X31Y71         MUXF8 (Prop_muxf8_S_O)       0.445    10.554 f  U_PWM/cntc_reg[19]_i_225/O
                         net (fo=1, routed)           1.771    12.326    U_PWM/cntc_reg[19]_i_225_n_2
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.316    12.642 f  U_PWM/cntc[19]_i_119/O
                         net (fo=1, routed)           0.000    12.642    U_PWM/cntc[19]_i_119_n_2
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    12.880 f  U_PWM/cntc_reg[19]_i_66/O
                         net (fo=1, routed)           0.000    12.880    U_PWM/cntc_reg[19]_i_66_n_2
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    12.984 f  U_PWM/cntc_reg[19]_i_40/O
                         net (fo=16, routed)          1.709    14.692    U_PWM/sel0[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.345    15.037 r  U_PWM/cntc[19]_i_52/O
                         net (fo=6, routed)           0.542    15.579    U_PWM/cntc[19]_i_52_n_2
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.331    15.910 r  U_PWM/cntc[19]_i_42/O
                         net (fo=4, routed)           1.001    16.911    U_PWM/cntc[19]_i_42_n_2
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.035 r  U_PWM/cntc[19]_i_16/O
                         net (fo=3, routed)           0.781    17.816    U_PWM/freq[15]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.940 r  U_PWM/cntc[19]_i_6/O
                         net (fo=1, routed)           0.000    17.940    U_PWM/cntc[19]_i_6_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.510 f  U_PWM/cntc_reg[19]_i_2/CO[2]
                         net (fo=20, routed)          0.486    18.997    U_PWM/cntc1
    SLICE_X42Y78         LUT3 (Prop_lut3_I0_O)        0.313    19.310 r  U_PWM/cntc[18]_i_1/O
                         net (fo=1, routed)           0.000    19.310    U_PWM/cntc[18]
    SLICE_X42Y78         FDCE                                         r  U_PWM/cntc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=222, routed)         1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        1.503   104.926    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  U_PWM/cntc_reg[18]/C
                         clock pessimism              0.275   105.201    
                         clock uncertainty           -0.035   105.165    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)        0.079   105.244    U_PWM/cntc_reg[18]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                         -19.310    
  -------------------------------------------------------------------
                         slack                                 85.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 52.254 - 50.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 51.840 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.139    51.388    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.045    51.433 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.407    51.840    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X64Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141    51.981 r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.118    52.099    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X65Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.293    51.730    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.056    51.786 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.468    52.254    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X65Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.401    51.853    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.070    51.923    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        -51.923    
                         arrival time                          52.099    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 52.254 - 50.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 51.840 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.139    51.388    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.045    51.433 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.407    51.840    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X64Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141    51.981 r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=1, routed)           0.119    52.100    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X65Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.293    51.730    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.056    51.786 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.468    52.254    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X65Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism             -0.401    51.853    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.066    51.919    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                        -51.919    
                         arrival time                          52.100    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.881%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 52.254 - 50.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 51.840 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.139    51.388    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.045    51.433 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.407    51.840    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X64Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141    51.981 r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/Q
                         net (fo=1, routed)           0.121    52.102    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[7]
    SLICE_X64Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.293    51.730    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.056    51.786 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.468    52.254    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X64Y85         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
                         clock pessimism             -0.414    51.840    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.070    51.910    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]
  -------------------------------------------------------------------
                         required time                        -51.910    
                         arrival time                          52.102    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 52.063 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 51.678 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.139    51.388    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.045    51.433 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.244    51.678    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X66Y96         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    51.842 r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    51.958    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X67Y96         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.293    51.730    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.056    51.786 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.277    52.063    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X67Y96         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.373    51.691    
    SLICE_X67Y96         FDRE (Hold_fdre_C_D)         0.070    51.761    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        -51.761    
                         arrival time                          51.958    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 52.063 - 50.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 51.678 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.139    51.388    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.045    51.433 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.244    51.678    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X66Y96         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    51.842 r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.112    51.954    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X66Y96         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.293    51.730    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.056    51.786 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.277    52.063    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X66Y96         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.386    51.678    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.059    51.737    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                        -51.737    
                         arrival time                          51.954    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_PWM/now_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/now_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.566     1.485    U_PWM/clk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  U_PWM/now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDCE (Prop_fdce_C_Q)         0.128     1.613 r  U_PWM/now_reg[2]/Q
                         net (fo=7, routed)           0.107     1.720    U_PWM/now_reg__0[2]
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.099     1.819 r  U_PWM/now[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_PWM/now[2]_rep__0_i_1_n_2
    SLICE_X44Y89         FDCE                                         r  U_PWM/now_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.836     2.001    U_PWM/clk_IBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  U_PWM/now_reg[2]_rep__0/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y89         FDCE (Hold_fdce_C_D)         0.092     1.577    U_PWM/now_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 52.023 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 51.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.139    51.388    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.045    51.433 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.206    51.639    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X64Y95         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141    51.780 r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    51.964    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X64Y95         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_IBUF_inst/O
                         net (fo=222, routed)         1.293    51.730    clk_IBUF
    SLICE_X66Y96         LUT1 (Prop_lut1_I0_O)        0.056    51.786 r  U4_RAM_B_i_1/O
                         net (fo=16, routed)          0.237    52.023    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X64Y95         FDRE                                         r  U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.384    51.639    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.070    51.709    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        -51.709    
                         arrival time                          51.964    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_PWM/now_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_PWM/now_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.677%)  route 0.134ns (35.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.567     1.486    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.148     1.634 r  U_PWM/now_reg[3]/Q
                         net (fo=100, routed)         0.134     1.769    U_PWM/now_reg__0[3]
    SLICE_X42Y90         LUT5 (Prop_lut5_I3_O)        0.098     1.867 r  U_PWM/now[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    U_PWM/p_0_in[4]
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.837     2.002    U_PWM/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  U_PWM/now_reg[4]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X42Y90         FDCE (Hold_fdce_C_D)         0.120     1.606    U_PWM/now_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.561     1.480    U8_clk_div/clk_IBUF_BUFG
    SLICE_X38Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  U8_clk_div/clkdiv_reg[18]/Q
                         net (fo=3, routed)           0.127     1.771    U8_clk_div/clkdiv[17]
    SLICE_X38Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  U8_clk_div/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X38Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.833     1.998    U8_clk_div/clk_IBUF_BUFG
    SLICE_X38Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDCE (Hold_fdce_C_D)         0.134     1.614    U8_clk_div/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.561     1.480    U8_clk_div/clk_IBUF_BUFG
    SLICE_X38Y108        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  U8_clk_div/clkdiv_reg[22]/Q
                         net (fo=3, routed)           0.127     1.771    U8_clk_div/clkdiv[21]
    SLICE_X38Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  U8_clk_div/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X38Y108        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=222, routed)         0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1643, routed)        0.833     1.998    U8_clk_div/clk_IBUF_BUFG
    SLICE_X38Y108        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y108        FDCE (Hold_fdce_C_D)         0.134     1.614    U8_clk_div/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y1    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y6    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y21   U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y14   U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y7    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y22   U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y15   U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y4    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y2    U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y24   U_Pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y89   U_PWM/note_reg[8][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X40Y115  U_PWM/note_reg[94][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y82   U_PWM/note_reg[9][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y89   U_PWM/now_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y89   U_PWM/now_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y89   U_PWM/now_reg[1]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y88   U_PWM/now_reg[1]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y88   U_PWM/now_reg[1]_rep__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y89   U_PWM/now_reg[1]_rep__2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X44Y89   U_PWM/now_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y110  U_PWM/note_reg[81][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y111  U_PWM/note_reg[81][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y101  U_PWM/note_reg[82][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y109  U_PWM/note_reg[83][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y103  U_PWM/note_reg[83][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y109  U_PWM/note_reg[83][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X40Y107  U_PWM/note_reg[84][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X40Y101  U_PWM/note_reg[84][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y102  U_PWM/note_reg[84][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X40Y111  U_PWM/note_reg[84][5]/C



