$date
	Mon Aug 18 20:34:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 % rst $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S10 $end
$var parameter 2 ) S15 $end
$var parameter 2 * S5 $end
$var reg 1 " chg5 $end
$var reg 1 ! dispense $end
$var reg 2 + state_d [1:0] $end
$var reg 2 , state_q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 *
b11 )
b10 (
b0 '
$end
#0
$dumpvars
bx ,
bx +
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
b0 +
b0 ,
1#
#10000
0#
#15000
1#
0%
#20000
0#
#25000
b1 ,
b10 +
1#
b1 $
b1 &
#30000
0#
#35000
b1 +
1#
b0 $
b0 &
#40000
0#
#45000
b10 ,
b11 +
1#
b1 $
b1 &
#50000
0#
#55000
b10 +
1#
b0 $
b0 &
#60000
0#
#65000
b0 ,
b10 +
0!
1#
b10 $
b10 &
#70000
0#
#75000
b0 +
1#
b0 $
b0 &
#80000
0#
#85000
1!
b10 ,
b0 +
1#
b10 $
b10 &
#90000
0#
#95000
0!
b10 +
1#
b0 $
b0 &
#100000
0#
#105000
b0 ,
b10 +
0!
1#
b10 $
b10 &
#110000
0#
#115000
b0 +
1#
b0 $
b0 &
#120000
0#
#125000
1!
b10 ,
b0 +
1#
b10 $
b10 &
#130000
0#
#135000
0!
b10 +
1#
b0 $
b0 &
#140000
0#
#145000
1!
b11 ,
b0 +
1#
b1 $
b1 &
#150000
0#
#155000
0!
b11 +
1#
b0 $
b0 &
#160000
0#
#165000
b0 ,
b10 +
0"
0!
1#
b10 $
b10 &
#170000
0#
#175000
b0 +
1#
b0 $
b0 &
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
