<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axis_data_fifo_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_LFM_phase_gen_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_LFM_phase_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dds_compiler_0_2_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_dds_compiler_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vio_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_vio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_1_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_axis_data_fifo_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fir_dec_wrapper_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_fir_dec_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mod_subsys_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_mod_subsys_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_iq_modulator_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_iq_modulator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_0_10M_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_rst_clk_wiz_0_10M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dds_compiler_0_1_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_dds_compiler_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dds_compiler_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_dds_compiler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ref_phase_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_ref_phase_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_1_0_synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_system_ila_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="design_1_LFM_phase_gen_0_0_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_dds_compiler_0_2_synth_1"/>
		<Parent Id="design_1_vio_0_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_1_synth_1"/>
		<Parent Id="design_1_fir_dec_wrapper_0_0_synth_1"/>
		<Parent Id="design_1_mod_subsys_0_0_synth_1"/>
		<Parent Id="design_1_iq_modulator_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_0_10M_0_synth_1"/>
		<Parent Id="design_1_dds_compiler_0_1_synth_1"/>
		<Parent Id="design_1_dds_compiler_0_0_synth_1"/>
		<Parent Id="design_1_ref_phase_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_system_ila_1_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="design_1_LFM_phase_gen_0_0_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_dds_compiler_0_2_synth_1"/>
		<Parent Id="design_1_vio_0_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_1_synth_1"/>
		<Parent Id="design_1_fir_dec_wrapper_0_0_synth_1"/>
		<Parent Id="design_1_mod_subsys_0_0_synth_1"/>
		<Parent Id="design_1_iq_modulator_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_0_10M_0_synth_1"/>
		<Parent Id="design_1_dds_compiler_0_1_synth_1"/>
		<Parent Id="design_1_dds_compiler_0_0_synth_1"/>
		<Parent Id="design_1_ref_phase_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_system_ila_1_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

