{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 01:31:54 2006 " "Info: Processing started: Sun Jan 01 01:31:54 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XZQ -c XZQ " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off XZQ -c XZQ" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XZQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file XZQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XZQ-art " "Info: Found design unit 1: XZQ-art" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 XZQ " "Info: Found entity 1: XZQ" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "XZQ " "Info: Elaborating entity \"XZQ\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AA XZQ.vhd(21) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(21): signal \"AA\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BB XZQ.vhd(23) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(23): signal \"BB\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CC XZQ.vhd(25) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(25): signal \"CC\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DD XZQ.vhd(27) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(27): signal \"DD\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp XZQ.vhd(29) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp XZQ.vhd(16) " "Warning (10631): VHDL Process Statement warning at XZQ.vhd(16): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[0\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[0\]\"" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[1\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[1\]\"" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[2\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[2\]\"" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "temp\[3\] XZQ.vhd(16) " "Info (10041): Verilog HDL or VHDL info at XZQ.vhd(16): inferred latch for \"temp\[3\]\"" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[0\] " "Warning: Latch temp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Warning: Ports D and ENA on the latch are fed by the same signal A" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Warning: Latch temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Warning: Ports D and ENA on the latch are fed by the same signal A" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[2\] " "Warning: Latch temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Warning: Ports D and ENA on the latch are fed by the same signal A" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[3\] " "Warning: Latch temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Warning: Ports D and ENA on the latch are fed by the same signal A" {  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "XZQ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实验/可能是对的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 01:31:58 2006 " "Info: Processing ended: Sun Jan 01 01:31:58 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
