INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_11/half-adder/half-adder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_11/half-adder/half-adder.srcs/sim_1/new/halfadder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_11/half-adder/half-adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
