{"Source Block": ["hdl/library/data_offload/data_offload_fsm.v@240:260@HdlStmProcess", "    end else begin\n      wr_last_addr <= (wr_valid_out) ? wr_addr : wr_last_addr;\n    end\n  end\n\n  always @(posedge wr_clk) begin\n    if (wr_resetn_in == 1'b0) begin\n      wr_last_keep <= {WR_DATA_WIDTH/8{1'b1}};\n    end else begin\n      if (wr_last) begin\n        // if the SOURCE is at back-end, the interface is FIFO, set the tkeep\n        // to its default\n        wr_last_keep <= (TX_OR_RXN_PATH) ? wr_tkeep : {WR_DATA_WIDTH/8{1'b1}};\n      end\n    end\n  end\n\n  // flush out the DMA if the transfer is bigger than the storage size\n  assign wr_ready = ((wr_fsm_state == WR_WRITE_TO_MEM) ||\n                     ((wr_fsm_state == WR_WAIT_TO_END) && wr_valid_in)) ? 1'b1 : 1'b0;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[255, "  always @(posedge wr_clk) begin\n"], [255, "    wr_ready_d <= wr_ready;\n"], [255, "  end\n"]]}}