Analysis & Synthesis report for lab5
Thu Mar 29 17:04:53 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for datapath:the_datapath
 15. Source assignments for datapath:the_datapath|regfile:the_regfile
 16. Source assignments for datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_d881:auto_generated
 17. Source assignments for datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated
 18. Parameter Settings for User Entity Instance: control_fsm:the_control_fsm
 19. Parameter Settings for User Entity Instance: datapath:the_datapath|delay_counter:the_delay_counter
 20. Parameter Settings for User Entity Instance: datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: datapath:the_datapath|pc:the_pc
 22. Parameter Settings for User Entity Instance: datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "datapath:the_datapath|immediate_extractor:the_immediate_extractor"
 25. Port Connectivity Checks: "datapath:the_datapath"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 29 17:04:53 2018            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; lab5                                             ;
; Top-level Entity Name              ; lab5                                             ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 413                                              ;
;     Total combinational functions  ; 413                                              ;
;     Dedicated logic registers      ; 97                                               ;
; Total registers                    ; 97                                               ;
; Total pins                         ; 64                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,080                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab5               ; lab5               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; lab5.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/lab5.v                                    ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/regfile.v                                 ;         ;
; delay_counter.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/delay_counter.v                           ;         ;
; pc.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/pc.v                                      ;         ;
; control_fsm.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/control_fsm.v                             ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/datapath.v                                ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/alu.v                                     ;         ;
; op1_mux.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/op1_mux.v                                 ;         ;
; op2_mux.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/op2_mux.v                                 ;         ;
; temp_register.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/temp_register.v                           ;         ;
; immediate_extractor.v            ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/immediate_extractor.v                     ;         ;
; write_address_select.v           ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/write_address_select.v                    ;         ;
; branch_logic.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/branch_logic.v                            ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/decoder.v                                 ;         ;
; result_mux.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/khanm18/Desktop/ASIP/result_mux.v                              ;         ;
; stepper_rom.v                    ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/khanm18/Desktop/ASIP/stepper_rom.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_d881.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/khanm18/Desktop/ASIP/db/altsyncram_d881.tdf                    ;         ;
; stepper_rom.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/khanm18/Desktop/ASIP/stepper_rom.mif                           ;         ;
; instruction_rom.v                ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/khanm18/Desktop/ASIP/instruction_rom.v                         ;         ;
; db/altsyncram_qp81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/khanm18/Desktop/ASIP/db/altsyncram_qp81.tdf                    ;         ;
; instruction_rom.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/khanm18/Desktop/ASIP/instruction_rom.mif                       ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 413   ;
;                                             ;       ;
; Total combinational functions               ; 413   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 190   ;
;     -- 3 input functions                    ; 106   ;
;     -- <=2 input functions                  ; 117   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 353   ;
;     -- arithmetic mode                      ; 60    ;
;                                             ;       ;
; Total registers                             ; 97    ;
;     -- Dedicated logic registers            ; 97    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 64    ;
; Total memory bits                           ; 2080  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 109   ;
; Total fan-out                               ; 1654  ;
; Average fan-out                             ; 2.82  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab5                                                 ; 413 (0)           ; 97 (0)       ; 2080        ; 0            ; 0       ; 0         ; 64   ; 0            ; |lab5                                                                                                                          ; work         ;
;    |control_fsm:the_control_fsm|                      ; 79 (79)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|control_fsm:the_control_fsm                                                                                              ; work         ;
;    |datapath:the_datapath|                            ; 334 (40)          ; 92 (0)       ; 2080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath                                                                                                    ; work         ;
;       |alu:the_alu|                                   ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|alu:the_alu                                                                                        ; work         ;
;       |branch_logic:the_branch_logic|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|branch_logic:the_branch_logic                                                                      ; work         ;
;       |delay_counter:the_delay_counter|               ; 72 (72)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|delay_counter:the_delay_counter                                                                    ; work         ;
;       |instruction_rom:the_instruction_rom|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom                                                                ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_qp81:auto_generated|          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated ; work         ;
;       |op1_mux:the_op1_mux|                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|op1_mux:the_op1_mux                                                                                ; work         ;
;       |op2_mux:the_op2_mux|                           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|op2_mux:the_op2_mux                                                                                ; work         ;
;       |pc:the_pc|                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|pc:the_pc                                                                                          ; work         ;
;       |regfile:the_regfile|                           ; 84 (84)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|regfile:the_regfile                                                                                ; work         ;
;       |result_mux:the_result_mux|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|result_mux:the_result_mux                                                                          ; work         ;
;       |stepper_rom:the_stepper_rom|                   ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom                                                                        ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component                                        ; work         ;
;             |altsyncram_d881:auto_generated|          ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_d881:auto_generated         ; work         ;
;       |temp_register:the_temp_register|               ; 51 (51)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|temp_register:the_temp_register                                                                    ; work         ;
;       |write_address_select:the_write_address_select| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|datapath:the_datapath|write_address_select:the_write_address_select                                                      ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; instruction_rom.mif ;
; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_d881:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 8            ; 4            ; --           ; --           ; 32   ; stepper_rom.mif     ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom ; C:/Users/khanm18/Desktop/ASIP/instruction_rom.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom         ; C:/Users/khanm18/Desktop/ASIP/stepper_rom.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                  ;
+---------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; datapath:the_datapath|regfile:the_regfile|reg3[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[7] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[7] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[7] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[7] ; yes                                                              ; yes                                        ;
+---------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; control_fsm:the_control_fsm|state[5]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab5|datapath:the_datapath|temp_register:the_temp_register|counter[0]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab5|datapath:the_datapath|regfile:the_regfile|selected0[6]                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab5|datapath:the_datapath|delay_counter:the_delay_counter|item2[2]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab5|datapath:the_datapath|pc:the_pc|pc[5]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab5|control_fsm:the_control_fsm|Selector4                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |lab5|datapath:the_datapath|regfile:the_regfile|reg3                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |lab5|datapath:the_datapath|regfile:the_regfile|reg2                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |lab5|datapath:the_datapath|regfile:the_regfile|reg1                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |lab5|datapath:the_datapath|regfile:the_regfile|reg0                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|op1_mux:the_op1_mux|Mux6                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|write_address_select:the_write_address_select|Mux1 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|op2_mux:the_op2_mux|Mux4                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |lab5|datapath:the_datapath|alu:the_alu|Mux6                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|op2_mux:the_op2_mux|Mux7                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for datapath:the_datapath               ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ALU_out[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ALU_out[0]   ;
+------------------------------+-------+------+--------------+


+------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|regfile:the_regfile ;
+-------------------+-------+------+-------------------------------+
; Assignment        ; Value ; From ; To                            ;
+-------------------+-------+------+-------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; reg3[7]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[7]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[7]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[7]                       ;
+-------------------+-------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_d881:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_fsm:the_control_fsm ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RESET          ; 00000 ; Unsigned Binary                                 ;
; FETCH          ; 00001 ; Unsigned Binary                                 ;
; DECODE         ; 00010 ; Unsigned Binary                                 ;
; BR             ; 00011 ; Unsigned Binary                                 ;
; BRZ            ; 00100 ; Unsigned Binary                                 ;
; ADDI           ; 00101 ; Unsigned Binary                                 ;
; SUBI           ; 00110 ; Unsigned Binary                                 ;
; SR0            ; 00111 ; Unsigned Binary                                 ;
; SRH0           ; 01000 ; Unsigned Binary                                 ;
; CLR            ; 01001 ; Unsigned Binary                                 ;
; MOV            ; 01010 ; Unsigned Binary                                 ;
; MOVA           ; 01011 ; Unsigned Binary                                 ;
; MOVR           ; 01100 ; Unsigned Binary                                 ;
; MOVRHS         ; 01101 ; Unsigned Binary                                 ;
; PAUSE          ; 01110 ; Unsigned Binary                                 ;
; MOVR_STAGE2    ; 01111 ; Unsigned Binary                                 ;
; MOVR_DELAY     ; 10000 ; Unsigned Binary                                 ;
; MOVRHS_STAGE2  ; 10001 ; Unsigned Binary                                 ;
; MOVRHS_DELAY   ; 10010 ; Unsigned Binary                                 ;
; PAUSE_DELAY    ; 10011 ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|delay_counter:the_delay_counter ;
+----------------+---------------------+-------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                        ;
+----------------+---------------------+-------------------------------------------------------------+
; BASIC_PERIOD   ; 1111010000100100000 ; Unsigned Binary                                             ;
+----------------+---------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; stepper_rom.mif      ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d881      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|pc:the_pc ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; RESET_LOCATION ; 00000000 ; Unsigned Binary                                  ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; instruction_rom.mif  ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qp81      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                         ;
; Entity Instance                           ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 8                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|immediate_extractor:the_immediate_extractor"                                                                                                                     ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; instruction ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath"                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; test_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 29 17:04:47 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
Info (12021): Found 1 design units, including 1 entities, in source file lab5.v
    Info (12023): Found entity 1: lab5
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file delay_counter.v
    Info (12023): Found entity 1: delay_counter
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file control_fsm.v
    Info (12023): Found entity 1: control_fsm
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file op1_mux.v
    Info (12023): Found entity 1: op1_mux
Info (12021): Found 1 design units, including 1 entities, in source file op2_mux.v
    Info (12023): Found entity 1: op2_mux
Info (12021): Found 1 design units, including 1 entities, in source file temp_register.v
    Info (12023): Found entity 1: temp_register
Info (12021): Found 1 design units, including 1 entities, in source file immediate_extractor.v
    Info (12023): Found entity 1: immediate_extractor
Info (12021): Found 1 design units, including 1 entities, in source file write_address_select.v
    Info (12023): Found entity 1: write_address_select
Info (12021): Found 1 design units, including 1 entities, in source file branch_logic.v
    Info (12023): Found entity 1: branch_logic
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file result_mux.v
    Info (12023): Found entity 1: result_mux
Info (12127): Elaborating entity "lab5" for the top level hierarchy
Info (12128): Elaborating entity "control_fsm" for hierarchy "control_fsm:the_control_fsm"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:the_datapath"
Info (12128): Elaborating entity "decoder" for hierarchy "datapath:the_datapath|decoder:the_decoder"
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:the_datapath|regfile:the_regfile"
Warning (10034): Output port "selected1" at regfile.v(4) has no driver
Info (12128): Elaborating entity "op1_mux" for hierarchy "datapath:the_datapath|op1_mux:the_op1_mux"
Info (12128): Elaborating entity "op2_mux" for hierarchy "datapath:the_datapath|op2_mux:the_op2_mux"
Info (12128): Elaborating entity "delay_counter" for hierarchy "datapath:the_datapath|delay_counter:the_delay_counter"
Warning (10230): Verilog HDL assignment warning at delay_counter.v(27): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at delay_counter.v(34): truncated value with size 32 to match size of target (19)
Warning (12125): Using design file stepper_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: stepper_rom
Info (12128): Elaborating entity "stepper_rom" for hierarchy "datapath:the_datapath|stepper_rom:the_stepper_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "stepper_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d881.tdf
    Info (12023): Found entity 1: altsyncram_d881
Info (12128): Elaborating entity "altsyncram_d881" for hierarchy "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_d881:auto_generated"
Info (12128): Elaborating entity "pc" for hierarchy "datapath:the_datapath|pc:the_pc"
Warning (10230): Verilog HDL assignment warning at pc.v(9): truncated value with size 32 to match size of target (8)
Warning (12125): Using design file instruction_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: instruction_rom
Info (12128): Elaborating entity "instruction_rom" for hierarchy "datapath:the_datapath|instruction_rom:the_instruction_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instruction_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qp81.tdf
    Info (12023): Found entity 1: altsyncram_qp81
Info (12128): Elaborating entity "altsyncram_qp81" for hierarchy "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated"
Info (12128): Elaborating entity "alu" for hierarchy "datapath:the_datapath|alu:the_alu"
Info (12128): Elaborating entity "temp_register" for hierarchy "datapath:the_datapath|temp_register:the_temp_register"
Warning (10230): Verilog HDL assignment warning at temp_register.v(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at temp_register.v(19): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "immediate_extractor" for hierarchy "datapath:the_datapath|immediate_extractor:the_immediate_extractor"
Info (12128): Elaborating entity "write_address_select" for hierarchy "datapath:the_datapath|write_address_select:the_write_address_select"
Info (12128): Elaborating entity "result_mux" for hierarchy "datapath:the_datapath|result_mux:the_result_mux"
Info (12128): Elaborating entity "branch_logic" for hierarchy "datapath:the_datapath|branch_logic:the_branch_logic"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "state[5]" is stuck at GND
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "datapath:the_datapath|delay[0]"
    Info (17048): Logic cell "datapath:the_datapath|delay[1]"
    Info (17048): Logic cell "datapath:the_datapath|delay[2]"
    Info (17048): Logic cell "datapath:the_datapath|delay[3]"
    Info (17048): Logic cell "datapath:the_datapath|delay[4]"
    Info (17048): Logic cell "datapath:the_datapath|delay[5]"
    Info (17048): Logic cell "datapath:the_datapath|delay[6]"
    Info (17048): Logic cell "datapath:the_datapath|delay[7]"
    Info (17048): Logic cell "datapath:the_datapath|register0[0]"
    Info (17048): Logic cell "datapath:the_datapath|register0[1]"
    Info (17048): Logic cell "datapath:the_datapath|register0[2]"
    Info (17048): Logic cell "datapath:the_datapath|register0[3]"
    Info (17048): Logic cell "datapath:the_datapath|register0[4]"
    Info (17048): Logic cell "datapath:the_datapath|register0[5]"
    Info (17048): Logic cell "datapath:the_datapath|register0[6]"
    Info (17048): Logic cell "datapath:the_datapath|register0[7]"
    Info (17048): Logic cell "datapath:the_datapath|position[0]"
    Info (17048): Logic cell "datapath:the_datapath|position[1]"
    Info (17048): Logic cell "datapath:the_datapath|position[2]"
    Info (17048): Logic cell "datapath:the_datapath|position[3]"
    Info (17048): Logic cell "datapath:the_datapath|position[4]"
    Info (17048): Logic cell "datapath:the_datapath|position[5]"
    Info (17048): Logic cell "datapath:the_datapath|position[6]"
    Info (17048): Logic cell "datapath:the_datapath|position[7]"
    Info (17048): Logic cell "datapath:the_datapath|PC[0]"
    Info (17048): Logic cell "datapath:the_datapath|PC[1]"
    Info (17048): Logic cell "datapath:the_datapath|PC[2]"
    Info (17048): Logic cell "datapath:the_datapath|PC[3]"
    Info (17048): Logic cell "datapath:the_datapath|PC[4]"
    Info (17048): Logic cell "datapath:the_datapath|PC[5]"
    Info (17048): Logic cell "datapath:the_datapath|PC[6]"
    Info (17048): Logic cell "datapath:the_datapath|PC[7]"
Info (144001): Generated suppressed messages file C:/Users/khanm18/Desktop/ASIP/lab5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 497 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 421 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 378 megabytes
    Info: Processing ended: Thu Mar 29 17:04:53 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/khanm18/Desktop/ASIP/lab5.map.smsg.


