// Seed: 3417873695
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output uwire id_5
);
  wire id_7;
  ;
  logic [7:0] id_8, id_9, id_10 = id_8;
  assign module_1.id_6 = 0;
  assign id_8[1] = -1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input wand id_2,
    output tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wire id_11,
    output supply0 id_12,
    input uwire id_13,
    input supply1 id_14,
    input wire id_15,
    input uwire id_16,
    input uwire id_17
);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_3,
      id_2,
      id_3,
      id_3
  );
  always disable id_19;
  or primCall (
      id_3,
      id_16,
      id_5,
      id_10,
      id_7,
      id_17,
      id_1,
      id_6,
      id_4,
      id_2,
      id_14,
      id_11,
      id_9,
      id_0,
      id_15,
      id_8
  );
  always disable id_20;
endmodule
