* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Apr 13 2022 17:55:00

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : b2v_inst11.count_RNIZ0Z_8_cascade_
T_2_15_wire_logic_cluster/lc_5/ltout
T_2_15_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un79_clk_100khzlto15_3
T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.N_8
T_2_15_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_36
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_36
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.un79_clk_100khzlt6_cascade_
T_2_15_wire_logic_cluster/lc_1/ltout
T_2_15_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.countZ0Z_4
T_2_14_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_1/in_1

T_2_14_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_3/in_1

T_2_14_wire_logic_cluster/lc_4/out
T_0_14_span4_horz_0
T_4_10_sp4_v_t_37
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.count_1_4
T_1_15_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g2_3
T_2_14_wire_logic_cluster/lc_4/in_3

T_1_15_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g2_3
T_2_14_input_2_5
T_2_14_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.count_0_sqmuxa_i
T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_3/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_7/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_1/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_38
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_6/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_16_lc_trk_g1_2
T_1_16_wire_logic_cluster/lc_3/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_16_lc_trk_g1_2
T_1_16_wire_logic_cluster/lc_1/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_16_lc_trk_g1_2
T_1_16_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_input_2_3
T_1_14_wire_logic_cluster/lc_3/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_14_sp4_v_t_39
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.countZ0Z_15
T_2_16_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g1_4
T_2_15_wire_logic_cluster/lc_4/in_3

T_2_16_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g3_4
T_1_16_wire_logic_cluster/lc_6/in_1

T_2_16_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_45
T_3_12_sp4_h_l_8
T_4_12_lc_trk_g3_0
T_4_12_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.un79_clk_100khzlto15_7_cascade_
T_2_15_wire_logic_cluster/lc_4/ltout
T_2_15_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.count_RNIZ0Z_8
T_2_15_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_47
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g1_5
T_2_15_input_2_0
T_2_15_wire_logic_cluster/lc_0/in_2

T_2_15_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_47
T_3_11_sp4_h_l_3
T_6_7_sp4_v_t_44
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_0/in_3

T_2_15_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_47
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.un1_count_cry_14_c_RNI6CVZ0Z6
T_1_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_4/in_3

T_1_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g1_6
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.un1_count_cry_14
T_1_16_wire_logic_cluster/lc_5/cout
T_1_16_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.curr_state_3_0_cascade_
T_2_13_wire_logic_cluster/lc_1/ltout
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_4_13_0_
T_4_13_wire_logic_cluster/carry_in_mux/cout
T_4_13_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.curr_stateZ0Z_0_cascade_
T_2_13_wire_logic_cluster/lc_2/ltout
T_2_13_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.count_0_sqmuxa_i_cascade_
T_2_13_wire_logic_cluster/lc_3/ltout
T_2_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un85_clk_100khz_0
T_4_16_wire_logic_cluster/lc_6/out
T_4_10_sp12_v_t_23
T_4_11_lc_trk_g3_7
T_4_11_input_2_0
T_4_11_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.un85_clk_100khz_cry_15_cZ0_THRU_CO
T_4_13_wire_logic_cluster/lc_0/out
T_3_13_sp4_h_l_8
T_2_13_lc_trk_g1_0
T_2_13_input_2_1
T_2_13_wire_logic_cluster/lc_1/in_2

T_4_13_wire_logic_cluster/lc_0/out
T_3_13_sp4_h_l_8
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_0/out
T_5_9_sp4_v_t_36
T_5_10_lc_trk_g2_4
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_4_13_wire_logic_cluster/lc_0/out
T_3_13_sp4_h_l_8
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.mult1_un166_sum_cry_5
T_4_16_wire_logic_cluster/lc_5/cout
T_4_16_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un159_sum_cry_6
T_5_15_wire_logic_cluster/lc_5/cout
T_5_15_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un145_sum_cry_7
T_6_14_wire_logic_cluster/lc_5/cout
T_6_14_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un159_sum_s_7
T_5_15_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g0_6
T_4_16_wire_logic_cluster/lc_1/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g1_6
T_5_15_wire_logic_cluster/lc_5/in_0

T_5_15_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g0_6
T_4_16_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g0_6
T_4_16_input_2_4
T_4_16_wire_logic_cluster/lc_4/in_2

T_5_15_wire_logic_cluster/lc_6/out
T_5_9_sp12_v_t_23
T_5_12_lc_trk_g2_3
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.mult1_un138_sum_cry_7
T_6_13_wire_logic_cluster/lc_5/cout
T_6_13_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un152_sum_cry_7
T_6_15_wire_logic_cluster/lc_5/cout
T_6_15_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un131_sum_cry_7
T_5_13_wire_logic_cluster/lc_5/cout
T_5_13_wire_logic_cluster/lc_6/in_3

End 

Net : G_2814
T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g2_1
T_4_16_input_2_1
T_4_16_wire_logic_cluster/lc_1/in_2

T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g2_1
T_4_16_input_2_5
T_4_16_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un138_sum_s_8_cascade_
T_6_13_wire_logic_cluster/lc_6/ltout
T_6_13_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un145_sum_s_8_cascade_
T_6_14_wire_logic_cluster/lc_6/ltout
T_6_14_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un131_sum_s_8_cascade_
T_5_13_wire_logic_cluster/lc_6/ltout
T_5_13_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un152_sum_s_8_cascade_
T_6_15_wire_logic_cluster/lc_6/ltout
T_6_15_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un138_sum_i_0_8
T_6_13_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g0_7
T_6_14_input_2_1
T_6_14_wire_logic_cluster/lc_1/in_2

T_6_13_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g0_7
T_6_14_wire_logic_cluster/lc_2/in_1

T_6_13_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g0_7
T_6_14_input_2_5
T_6_14_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un152_sum_i_0_8
T_6_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

T_6_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_input_2_5
T_5_15_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un131_sum_i_0_8
T_5_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g0_7
T_6_13_input_2_1
T_6_13_wire_logic_cluster/lc_1/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g0_7
T_6_13_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g0_7
T_6_13_input_2_5
T_6_13_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un124_sum_i_0_8
T_5_15_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_38
T_5_13_lc_trk_g3_6
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.mult1_un145_sum_i_0_8
T_6_14_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g0_7
T_6_15_input_2_1
T_6_15_wire_logic_cluster/lc_1/in_2

T_6_14_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g0_7
T_6_15_wire_logic_cluster/lc_2/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g0_7
T_6_15_input_2_5
T_6_15_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un96_sum_cry_7
T_1_12_wire_logic_cluster/lc_5/cout
T_1_12_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un110_sum_cry_7
T_4_14_wire_logic_cluster/lc_5/cout
T_4_14_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un124_sum_cry_7
T_5_14_wire_logic_cluster/lc_5/cout
T_5_14_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un117_sum_cry_7
T_4_15_wire_logic_cluster/lc_5/cout
T_4_15_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un103_sum_cry_7
T_2_12_wire_logic_cluster/lc_5/cout
T_2_12_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un117_sum_s_8_cascade_
T_4_15_wire_logic_cluster/lc_6/ltout
T_4_15_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un96_sum_s_8_cascade_
T_1_12_wire_logic_cluster/lc_6/ltout
T_1_12_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un124_sum_s_8
T_5_14_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g0_6
T_5_15_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_37
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_6/in_3

T_5_14_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_37
T_5_13_lc_trk_g1_0
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

T_5_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_37
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_4/in_1

T_5_14_wire_logic_cluster/lc_6/out
T_5_8_sp12_v_t_23
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un117_sum_i_0_8
T_4_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g2_7
T_5_14_input_2_1
T_5_14_wire_logic_cluster/lc_1/in_2

T_4_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g2_7
T_5_14_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g2_7
T_5_14_input_2_5
T_5_14_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un103_sum_i_0_8
T_4_13_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g0_1
T_4_14_input_2_1
T_4_14_wire_logic_cluster/lc_1/in_2

T_4_13_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g0_1
T_4_14_wire_logic_cluster/lc_2/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g0_1
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un103_sum_s_8
T_2_12_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_36
T_3_13_sp4_h_l_1
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_6/out
T_2_10_sp4_v_t_41
T_3_14_sp4_h_l_4
T_4_14_lc_trk_g3_4
T_4_14_input_2_3
T_4_14_wire_logic_cluster/lc_3/in_2

T_2_12_wire_logic_cluster/lc_6/out
T_2_10_sp4_v_t_41
T_3_14_sp4_h_l_4
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_4/in_1

T_2_12_wire_logic_cluster/lc_6/out
T_0_12_span12_horz_0
T_5_12_lc_trk_g1_3
T_5_12_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.mult1_un89_sum_cry_7
T_1_11_wire_logic_cluster/lc_5/cout
T_1_11_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un96_sum_i_0_8
T_1_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g0_7
T_2_12_input_2_1
T_2_12_wire_logic_cluster/lc_1/in_2

T_1_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g0_7
T_2_12_wire_logic_cluster/lc_2/in_1

T_1_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g0_7
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un110_sum_i_0_8
T_4_14_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g0_7
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

T_4_14_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g0_7
T_4_15_wire_logic_cluster/lc_2/in_1

T_4_14_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g0_7
T_4_15_input_2_5
T_4_15_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un89_sum_i_0_8
T_1_11_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g0_7
T_1_12_input_2_1
T_1_12_wire_logic_cluster/lc_1/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g0_7
T_1_12_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g0_7
T_1_12_input_2_5
T_1_12_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un89_sum_s_8_cascade_
T_1_11_wire_logic_cluster/lc_6/ltout
T_1_11_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un110_sum_s_8_cascade_
T_4_14_wire_logic_cluster/lc_6/ltout
T_4_14_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.countZ0Z_0
T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_1_15_lc_trk_g3_2
T_1_15_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g0_5
T_1_14_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g0_5
T_1_14_wire_logic_cluster/lc_3/in_0

T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g0_5
T_1_14_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_5/out
T_0_13_span4_horz_2
T_4_9_sp4_v_t_45
T_4_11_lc_trk_g2_0
T_4_11_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.count_1_0_cascade_
T_2_13_wire_logic_cluster/lc_4/ltout
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un75_sum_i_0_8
T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un82_sum_cry_7
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un75_sum_s_8_cascade_
T_1_10_wire_logic_cluster/lc_6/ltout
T_1_10_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un75_sum_cry_7
T_1_10_wire_logic_cluster/lc_5/cout
T_1_10_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un82_sum_s_8
T_2_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_5/in_3

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_5/in_0

T_2_10_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_input_2_3
T_1_11_wire_logic_cluster/lc_3/in_2

T_2_10_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_4/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.mult1_un82_sum_i_0_8
T_2_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_input_2_1
T_1_11_wire_logic_cluster/lc_1/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_input_2_5
T_1_11_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un68_sum_cry_7
T_1_9_wire_logic_cluster/lc_5/cout
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un68_sum_s_8_cascade_
T_1_9_wire_logic_cluster/lc_6/ltout
T_1_9_wire_logic_cluster/lc_7/in_2

End 

Net : SYNTHESIZED_WIRE_1keep_3
T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_10_7_sp4_h_l_3
T_9_7_lc_trk_g1_3
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_13_lc_trk_g0_5
T_8_13_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_7_15_lc_trk_g3_5
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_13_sp12_v_t_23
T_8_13_sp4_v_t_45
T_7_16_lc_trk_g3_5
T_7_16_wire_logic_cluster/lc_3/in_1

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_13_sp12_v_t_23
T_8_13_sp4_v_t_45
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_10_6_sp4_h_l_10
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_5/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_10_6_sp4_h_l_10
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_10_6_sp4_h_l_10
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_1_span12_horz_8
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_1/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_6_3_sp4_h_l_3
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_13_sp12_v_t_23
T_8_13_sp4_v_t_45
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_6_3_sp4_h_l_3
T_2_3_sp4_h_l_3
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_13_sp12_v_t_23
T_8_14_lc_trk_g3_7
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_5/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_1/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_6_3_sp4_h_l_3
T_5_3_sp4_v_t_38
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_1/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_44
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_2_15_sp4_h_l_5
T_1_11_sp4_v_t_47
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_1_span12_horz_8
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_16_lc_trk_g2_6
T_2_16_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_2_15_sp4_h_l_5
T_1_11_sp4_v_t_47
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_2_15_sp4_h_l_5
T_1_11_sp4_v_t_47
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_16_lc_trk_g2_6
T_2_16_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_11_5_sp4_v_t_47
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_13_sp12_v_t_23
T_8_13_sp4_v_t_45
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_11_5_sp4_v_t_47
T_11_9_sp4_v_t_43
T_11_10_lc_trk_g2_3
T_11_10_input_2_7
T_11_10_wire_logic_cluster/lc_7/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_6_3_sp4_h_l_3
T_5_0_span4_vert_32
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_15_lc_trk_g0_3
T_2_15_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_6_3_sp4_h_l_3
T_2_3_sp4_h_l_3
T_4_3_lc_trk_g3_6
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_2_15_sp4_h_l_5
T_1_11_sp4_v_t_47
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_6_3_sp4_h_l_3
T_5_0_span4_vert_32
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_6_11_sp4_h_l_9
T_5_11_lc_trk_g1_1
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_13_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g2_5
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g2_5
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_7_13_sp4_v_t_39
T_7_16_lc_trk_g0_7
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_2_15_sp4_h_l_5
T_1_11_sp4_v_t_47
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_2_15_sp4_h_l_5
T_1_11_sp4_v_t_47
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_38
T_2_14_lc_trk_g2_6
T_2_14_input_2_2
T_2_14_wire_logic_cluster/lc_2/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_5
T_2_15_sp4_h_l_5
T_1_11_sp4_v_t_47
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_0_13_span12_horz_8
T_4_13_sp4_h_l_9
T_3_13_sp4_v_t_44
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.mult1_un61_sum_cry_7
T_2_9_wire_logic_cluster/lc_5/cout
T_2_9_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un68_sum_i_0_8
T_1_9_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g0_7
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

T_1_9_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g0_7
T_1_10_wire_logic_cluster/lc_2/in_1

T_1_9_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g0_7
T_1_10_input_2_5
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un61_sum_i_0_8
T_2_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g2_7
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

T_2_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g2_7
T_1_9_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g2_7
T_1_9_input_2_5
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un61_sum_s_8_cascade_
T_2_9_wire_logic_cluster/lc_6/ltout
T_2_9_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un54_sum_cry_7
T_4_9_wire_logic_cluster/lc_5/cout
T_4_9_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un54_sum_i_8
T_2_10_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g0_7
T_2_9_input_2_1
T_2_9_wire_logic_cluster/lc_1/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_2/in_1

T_2_10_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g0_7
T_2_9_input_2_5
T_2_9_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un54_sum_s_8
T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_10_span4_horz_1
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g1_6
T_4_9_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.mult1_un47_sum_s_6
T_5_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un47_sum_cry_5_THRU_CO
T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g3_4
T_4_9_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.mult1_un47_sum_l_fx_6
T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_input_2_5
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un47_sum_cry_5
T_5_9_wire_logic_cluster/lc_3/cout
T_5_9_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst5.count_0_sqmuxa
T_9_7_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_6_5_sp4_h_l_6
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_6_5_sp4_h_l_6
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_1/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_0_span4_vert_28
T_7_3_lc_trk_g1_4
T_7_3_input_2_5
T_7_3_wire_logic_cluster/lc_5/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g3_7
T_8_6_input_2_6
T_8_6_wire_logic_cluster/lc_6/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_6_5_sp4_h_l_6
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_1/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_6_5_sp4_h_l_6
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_5/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_6_5_sp4_h_l_6
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_6_5_sp4_h_l_6
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_0_span4_vert_28
T_5_3_sp4_h_l_9
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_0_span4_vert_28
T_5_3_sp4_h_l_9
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_0_span4_vert_28
T_5_3_sp4_h_l_9
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_0_span4_vert_28
T_5_3_sp4_h_l_9
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_0_span4_vert_28
T_5_3_sp4_h_l_9
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_39
T_9_5_lc_trk_g2_7
T_9_5_input_2_7
T_9_5_wire_logic_cluster/lc_7/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_0_span4_vert_28
T_7_3_lc_trk_g1_4
T_7_3_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_9_1_sp4_v_t_43
T_9_5_sp4_v_t_44
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_9_1_sp4_v_t_43
T_9_5_sp4_v_t_44
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_39
T_10_8_sp4_v_t_40
T_7_12_sp4_h_l_5
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_7_7_sp4_h_l_11
T_10_3_sp4_v_t_40
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_7_7_sp4_h_l_11
T_10_3_sp4_v_t_40
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_7_7_sp4_h_l_11
T_10_3_sp4_v_t_40
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_39
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_7_7_sp12_h_l_1
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_7_7_sp12_h_l_1
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_3_sp4_v_t_45
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_5/s_r

T_9_7_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.mult1_un47_sum_s_4_sf
T_5_10_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g1_1
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_6_11_0_
T_6_11_wire_logic_cluster/carry_in_mux/cout
T_6_11_wire_logic_cluster/lc_0/in_3

Net : b2v_inst11.un1_dutycycle_53_cry_15_c_RNIRG5BZ0
T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g2_0
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_15
T_5_9_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_input_2_4
T_6_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_11
T_7_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_5
T_6_6_sp4_v_t_40
T_5_9_lc_trk_g3_0
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_5
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_sp4_h_l_5
T_6_10_lc_trk_g0_5
T_6_10_input_2_7
T_6_10_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_3/in_3

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_7/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_36
T_7_8_lc_trk_g0_1
T_7_8_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_36
T_5_6_sp4_h_l_7
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.un1_dutycycle_94_cry_14_c_RNIVVTZ0Z5
T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_axb_12
T_4_7_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_45
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst5.count_rst_5
T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.dutycycleZ0Z_12
T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_7_8_lc_trk_g2_4
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_4_11_sp4_h_l_6
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g3_6
T_6_10_input_2_3
T_6_10_wire_logic_cluster/lc_3/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_6_6_sp4_v_t_43
T_5_8_lc_trk_g0_6
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_9
T_4_6_sp4_v_t_44
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_9
T_4_6_sp4_v_t_44
T_4_2_sp4_v_t_40
T_4_6_lc_trk_g1_5
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un1_dutycycle_94_cry_14
T_7_8_wire_logic_cluster/lc_6/cout
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_11
T_8_9_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_47
T_5_7_sp4_h_l_10
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.count_clkZ0Z_0
T_8_13_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_37
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_37
T_6_16_sp4_h_l_0
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_36
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_3_sp12_v_t_23
T_0_3_span12_horz_8
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.N_175
T_7_16_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.un1_count_clk_2_cry_14
T_8_16_wire_logic_cluster/lc_5/cout
T_8_16_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_1_2
T_7_15_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.count_clkZ0Z_1
T_7_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g0_6
T_8_15_input_2_0
T_8_15_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_2/in_3

T_7_15_wire_logic_cluster/lc_6/out
T_6_15_sp4_h_l_4
T_9_11_sp4_v_t_47
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.count_clkZ0Z_15_cascade_
T_7_16_wire_logic_cluster/lc_3/ltout
T_7_16_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_14_c_RNIG9EAZ0
T_8_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g2_6
T_7_16_wire_logic_cluster/lc_3/in_3

T_8_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g2_6
T_7_16_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.count_clk_RNIZ0Z_0
T_9_14_wire_logic_cluster/lc_0/out
T_9_14_sp4_h_l_5
T_8_14_sp4_v_t_46
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.un1_count_off_1_sqmuxa_8_m2_cascade_
T_9_9_wire_logic_cluster/lc_4/ltout
T_9_9_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycle_1_0_0
T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.N_425
T_9_10_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_47
T_6_6_sp4_h_l_10
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_2
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_42
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_2
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_47
T_6_6_sp4_h_l_10
T_5_2_sp4_v_t_38
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.func_state_RNI_6Z0Z_0
T_8_11_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_46
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_46
T_7_9_lc_trk_g3_6
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_0_cascade_
T_11_11_wire_logic_cluster/lc_4/ltout
T_11_11_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycle_eena_cascade_
T_11_11_wire_logic_cluster/lc_3/ltout
T_11_11_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.N_159_cascade_
T_9_10_wire_logic_cluster/lc_4/ltout
T_9_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.N_119_f0_1
T_11_10_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_3/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_input_2_6
T_11_11_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_count_clk_1_sqmuxa_0_0
T_8_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.un1_count_clk_1_sqmuxa_0_1_tz_cascade_
T_8_12_wire_logic_cluster/lc_6/ltout
T_8_12_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.N_328_cascade_
T_8_13_wire_logic_cluster/lc_0/ltout
T_8_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.count_clk_RNI_0Z0Z_1
T_7_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_39
T_8_12_lc_trk_g2_7
T_8_12_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_42
T_9_12_sp4_h_l_0
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_42
T_9_12_sp4_h_l_0
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.N_186_i
T_9_9_wire_logic_cluster/lc_5/out
T_8_9_sp4_h_l_2
T_11_9_sp4_v_t_39
T_11_10_lc_trk_g2_7
T_11_10_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.count_clkZ0Z_9_cascade_
T_7_15_wire_logic_cluster/lc_1/ltout
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_8_c_RNI3KTZ0Z5
T_8_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_0
T_9_11_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g1_1
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g1_1
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_42
T_9_9_lc_trk_g3_2
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_47
T_9_13_lc_trk_g1_2
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.un1_clk_100khz_40_and_i_0_c
T_7_12_wire_logic_cluster/lc_5/out
T_7_8_sp4_v_t_47
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_5/out
T_7_8_sp4_v_t_47
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.N_19_cascade_
T_9_8_wire_logic_cluster/lc_3/ltout
T_9_8_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.func_state_RNIDQ4A1_2Z0Z_0
T_9_8_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.func_state_RNINIV94_0_0
T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g0_6
T_8_16_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_7/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g1_6
T_8_16_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g0_6
T_8_16_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_6/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g0_6
T_8_16_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g1_6
T_8_16_wire_logic_cluster/lc_3/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g1_6
T_8_16_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_10
T_7_12_sp4_v_t_47
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_3/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_47
T_9_14_sp4_v_t_43
T_8_16_lc_trk_g1_6
T_8_16_wire_logic_cluster/lc_6/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_43
T_7_9_sp4_h_l_6
T_6_5_sp4_v_t_46
T_6_1_sp4_v_t_46
T_5_3_lc_trk_g0_0
T_5_3_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.dutycycleZ0Z_0
T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_9_11_lc_trk_g1_0
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

T_11_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_5
T_8_11_lc_trk_g0_5
T_8_11_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_7_7_lc_trk_g0_2
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_7_7_sp4_v_t_45
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_8_7_sp4_h_l_2
T_7_7_sp4_v_t_45
T_6_9_lc_trk_g0_3
T_6_9_input_2_1
T_6_9_wire_logic_cluster/lc_1/in_2

T_11_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_5
T_8_11_sp4_v_t_40
T_7_13_lc_trk_g0_5
T_7_13_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_5
T_8_11_sp4_v_t_40
T_5_15_sp4_h_l_10
T_4_15_sp4_v_t_47
T_4_16_lc_trk_g2_7
T_4_16_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_11_10_lc_trk_g0_5
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_45
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_6_11_sp4_h_l_8
T_5_7_sp4_v_t_36
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_6_11_sp4_h_l_8
T_5_7_sp4_v_t_36
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_6_11_sp4_h_l_8
T_5_7_sp4_v_t_36
T_5_3_sp4_v_t_41
T_4_6_lc_trk_g3_1
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.N_200_i
T_7_12_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_2
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g0_1
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_43
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_wire_logic_cluster/lc_1/in_0

T_7_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_wire_logic_cluster/lc_7/in_0

T_7_12_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_43
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_6_12_sp4_h_l_10
T_9_8_sp4_v_t_47
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_6_12_sp4_h_l_10
T_5_12_sp4_v_t_47
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_2
T_12_8_sp4_h_l_5
T_11_8_lc_trk_g1_5
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp12_v_t_22
T_8_9_sp12_h_l_1
T_12_9_lc_trk_g0_2
T_12_9_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_2
T_12_8_sp4_h_l_5
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp12_v_t_22
T_8_9_sp12_h_l_1
T_12_9_lc_trk_g0_2
T_12_9_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_2
T_12_8_sp4_h_l_10
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_2
T_12_8_sp4_h_l_10
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.N_190
T_7_15_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_4/in_3

T_7_15_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.count_clk_en_cascade_
T_8_13_wire_logic_cluster/lc_1/ltout
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst5.un12_clk_100khz_5_cascade_
T_9_5_wire_logic_cluster/lc_0/ltout
T_9_5_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst5.countZ0Z_9
T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_0/in_3

T_9_5_wire_logic_cluster/lc_5/out
T_8_5_sp4_h_l_2
T_7_5_sp4_v_t_45
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_13_cZ0
T_7_8_wire_logic_cluster/lc_5/cout
T_7_8_wire_logic_cluster/lc_6/in_3

Net : b2v_inst11.un1_dutycycle_94_cry_13_c_RNIUTSZ0Z5
T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.func_state_cascade_
T_9_11_wire_logic_cluster/lc_6/ltout
T_9_11_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.N_366_cascade_
T_8_9_wire_logic_cluster/lc_5/ltout
T_8_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.N_237
T_12_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_10
T_10_6_sp4_v_t_47
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.un1_func_state25_6_0_a3_1
T_8_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_9
T_9_9_sp4_v_t_44
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.N_365_cascade_
T_8_9_wire_logic_cluster/lc_4/ltout
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.func_state_1_m2_0
T_9_12_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g1_4
T_9_11_wire_logic_cluster/lc_6/in_3

T_9_12_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g1_4
T_9_11_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.dutycycleZ0Z_2
T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_11
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_5_9_sp12_h_l_1
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_11
T_7_6_sp4_v_t_41
T_7_7_lc_trk_g3_1
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_11
T_7_6_sp4_v_t_41
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_11
T_7_6_sp4_v_t_41
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_5_9_sp12_h_l_1
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_5_9_sp12_h_l_1
T_6_9_lc_trk_g0_5
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_11
T_7_10_sp4_v_t_40
T_7_14_sp4_v_t_40
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_3/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_12_8_sp4_v_t_39
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g3_3
T_12_8_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_3/out
T_11_9_sp4_h_l_11
T_7_9_sp4_h_l_11
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.count_off_RNI_0Z0Z_1
T_12_12_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_44
T_9_13_sp4_h_l_9
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_7_12_sp12_h_l_0
T_8_12_lc_trk_g0_4
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_9_12_sp4_v_t_42
T_9_8_sp4_v_t_38
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_44
T_9_13_sp4_h_l_9
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.N_115_f0_cascade_
T_9_9_wire_logic_cluster/lc_6/ltout
T_9_9_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.dutycycle_eena_9_cascade_
T_8_8_wire_logic_cluster/lc_3/ltout
T_8_8_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_9
T_8_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_5
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_4_7_lc_trk_g3_7
T_4_7_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_5
T_2_8_sp4_h_l_5
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_5
T_2_8_sp4_h_l_5
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_5
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_37
T_5_10_sp4_h_l_0
T_6_10_lc_trk_g2_0
T_6_10_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g3_4
T_8_8_input_2_1
T_8_8_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_5_8_lc_trk_g1_2
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.N_2946_i
T_9_11_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_47
T_11_10_sp4_h_l_3
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_39
T_11_8_sp4_h_l_7
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_43
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_47
T_11_10_sp4_h_l_3
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_3/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_6_sp12_v_t_22
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_4/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_43
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_43
T_10_9_sp4_h_l_6
T_11_9_lc_trk_g3_6
T_11_9_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_47
T_11_10_sp4_h_l_3
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_43
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_6/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_0_11_span12_horz_5
T_11_11_sp12_h_l_1
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_43
T_6_13_sp4_h_l_11
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_3/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_47
T_11_10_sp4_h_l_3
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_4/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_47
T_11_10_sp4_h_l_3
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_43
T_10_9_sp4_h_l_6
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_39
T_11_8_sp4_h_l_7
T_12_8_lc_trk_g2_7
T_12_8_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_39
T_11_8_sp4_h_l_7
T_12_8_lc_trk_g2_7
T_12_8_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.N_369
T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.dutycycle_RNI2IQ6CZ0Z_7
T_8_12_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_45
T_5_8_sp4_h_l_8
T_4_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_45
T_5_8_sp4_h_l_8
T_4_4_sp4_v_t_45
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.un1_clk_100khz_36_and_i_0
T_8_10_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_7_8_0_
T_7_8_wire_logic_cluster/carry_in_mux/cout
T_7_8_wire_logic_cluster/lc_0/in_3

Net : b2v_inst11.un1_dutycycle_94_cry_7_c_RNIUJ9JZ0Z1
T_7_8_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_40
T_6_6_lc_trk_g3_0
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

T_7_8_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_40
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_clk_RNIZ0Z_6
T_7_14_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_45
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_40
T_7_9_sp4_v_t_45
T_8_9_sp4_h_l_1
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_45
T_8_10_sp4_h_l_1
T_8_10_lc_trk_g0_4
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_45
T_8_10_sp4_h_l_1
T_12_10_sp4_h_l_1
T_12_10_lc_trk_g1_4
T_12_10_input_2_3
T_12_10_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_45
T_8_10_sp4_h_l_1
T_11_6_sp4_v_t_36
T_11_8_lc_trk_g2_1
T_11_8_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.dutycycleZ0Z_7
T_6_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_6_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_4_7_sp4_h_l_3
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_4_7_sp4_h_l_3
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_0/in_0

T_6_7_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_7_sp4_h_l_11
T_5_7_lc_trk_g0_3
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

T_6_7_wire_logic_cluster/lc_3/out
T_6_7_sp4_h_l_11
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_46
T_3_8_sp4_h_l_4
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_43
T_5_5_lc_trk_g0_6
T_5_5_input_2_6
T_5_5_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_3/out
T_6_7_sp4_h_l_11
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_43
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_input_2_4
T_6_8_wire_logic_cluster/lc_4/in_2

T_6_7_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_input_2_6
T_6_8_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_4_7_sp4_h_l_3
T_7_7_sp4_v_t_38
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_5/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_6_7_sp4_h_l_11
T_5_3_sp4_v_t_46
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_6_7_sp4_h_l_11
T_5_3_sp4_v_t_46
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.un1_clk_100khz_36_and_i_o3_0_c_0
T_8_12_wire_logic_cluster/lc_0/out
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.un1_dutycycle_94_cry_6_c_RNIGNZ0Z39
T_7_7_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_43
T_4_5_sp4_h_l_0
T_4_5_lc_trk_g0_5
T_4_5_input_2_1
T_4_5_wire_logic_cluster/lc_1/in_2

T_7_7_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_43
T_4_5_sp4_h_l_0
T_4_5_lc_trk_g1_5
T_4_5_input_2_0
T_4_5_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycle_RNIT35D7Z0Z_4
T_7_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_36
T_6_7_lc_trk_g2_4
T_6_7_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_36
T_6_7_lc_trk_g2_4
T_6_7_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_6_cZ0
T_7_7_wire_logic_cluster/lc_6/cout
T_7_7_wire_logic_cluster/lc_7/in_3

Net : b2v_inst11.dutycycle_RNI_7Z0Z_7
T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_8_sp4_v_t_37
T_6_12_sp4_h_l_6
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g0_6
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_5/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_8_sp4_v_t_37
T_6_12_sp4_h_l_6
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_45
T_6_6_sp4_h_l_8
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_45
T_6_6_sp4_h_l_8
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_4/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_5/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_4/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_5/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_45
T_6_6_sp4_h_l_8
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_6/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_45
T_6_6_sp4_h_l_8
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_7/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_2/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_5_lc_trk_g2_5
T_5_5_input_2_1
T_5_5_wire_logic_cluster/lc_1/in_2

T_4_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.un1_clk_100khz_36_and_i_a2_4_0_0cf1
T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g1_0
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.dutycycleZ1Z_3
T_4_5_wire_logic_cluster/lc_1/out
T_4_3_sp4_v_t_47
T_5_7_sp4_h_l_4
T_7_7_lc_trk_g2_1
T_7_7_input_2_7
T_7_7_wire_logic_cluster/lc_7/in_2

T_4_5_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_43
T_5_6_sp4_v_t_44
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_43
T_6_6_sp4_h_l_0
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_5/in_1

T_4_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_43
T_6_6_sp4_h_l_0
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_7/in_1

T_4_5_wire_logic_cluster/lc_1/out
T_4_3_sp4_v_t_47
T_5_7_sp4_h_l_4
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_1/in_3

T_4_5_wire_logic_cluster/lc_1/out
T_4_5_sp4_h_l_7
T_7_5_sp4_v_t_42
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_6/in_3

T_4_5_wire_logic_cluster/lc_1/out
T_4_5_sp4_h_l_7
T_7_5_sp4_v_t_42
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_1/out
T_4_5_sp4_h_l_7
T_7_5_sp4_v_t_42
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_5/in_3

T_4_5_wire_logic_cluster/lc_1/out
T_4_5_sp4_h_l_7
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.dutycycleZ1Z_3_cascade_
T_4_5_wire_logic_cluster/lc_1/ltout
T_4_5_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycleZ1Z_5
T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_7_8_lc_trk_g1_3
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_7_8_sp4_v_t_46
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_43
T_4_7_sp4_h_l_6
T_4_7_lc_trk_g0_3
T_4_7_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_43
T_4_7_sp4_h_l_6
T_4_7_lc_trk_g0_3
T_4_7_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_10
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_10
T_4_6_sp4_v_t_47
T_4_8_lc_trk_g3_2
T_4_8_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g2_1
T_5_5_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g2_1
T_5_5_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_6_8_lc_trk_g1_2
T_6_8_input_2_3
T_6_8_wire_logic_cluster/lc_3/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_10
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.un1_dutycycle_94_cry_12_c_RNITRRZ0Z5
T_7_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_12_cZ0
T_7_8_wire_logic_cluster/lc_4/cout
T_7_8_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.un1_dutycycle_94_cry_8_c_RNIVLAJZ0Z1
T_7_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_47
T_4_6_sp4_h_l_4
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_47
T_4_6_sp4_h_l_4
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.dutycycleZ0Z_1_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_8
T_6_7_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g3_0
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_6_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g3_0
T_5_7_wire_logic_cluster/lc_2/in_3

T_6_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_0/out
T_6_3_sp12_v_t_23
T_6_10_lc_trk_g3_3
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

T_6_7_wire_logic_cluster/lc_0/out
T_6_3_sp12_v_t_23
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_45
T_7_9_sp4_h_l_2
T_8_9_lc_trk_g2_2
T_8_9_wire_logic_cluster/lc_7/in_3

T_6_7_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_37
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_0/out
T_6_7_sp4_h_l_5
T_2_7_sp4_h_l_5
T_5_7_sp4_v_t_47
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_0/out
T_6_7_sp4_h_l_5
T_5_3_sp4_v_t_40
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.un1_dutycycle_94_cry_10_c_RNI8IUFZ0Z1
T_7_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.dutycycleZ0Z_6
T_8_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_5_4_sp4_v_t_46
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_5_4_sp4_v_t_46
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_5
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_2_8_sp4_h_l_11
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_5
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_11
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.un1_dutycycle_94_cry_10
T_7_8_wire_logic_cluster/lc_2/cout
T_7_8_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.un1_dutycycle_94_cry_8_cZ0
T_7_8_wire_logic_cluster/lc_0/cout
T_7_8_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.un34_clk_100khz_11
T_12_13_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.dutycycle_RNIHJNV7Z0Z_0
T_9_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_2
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_36
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_1/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_5/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_2
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_1/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_2
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_2
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_4/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_44
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_44
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_44
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_44
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_42
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_42
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_43
T_11_14_sp4_h_l_6
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_13_13_span4_horz_3
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_13_13_span4_horz_3
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_13_13_span4_horz_3
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.count_offZ0Z_12
T_12_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.N_396_N_cascade_
T_8_8_wire_logic_cluster/lc_1/ltout
T_8_8_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.g0_4_2
T_8_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.N_406
T_9_11_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_36
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.N_234_N_cascade_
T_8_8_wire_logic_cluster/lc_2/ltout
T_8_8_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst5.curr_stateZ0Z_0_cascade_
T_9_7_wire_logic_cluster/lc_0/ltout
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : N_413
T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.un1_clk_100khz_42_and_i_o2_13_0
T_8_10_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_44
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst5.N_1_i
T_9_5_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_wire_logic_cluster/lc_5/in_3

T_9_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_1/in_3

T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_6_7_sp4_h_l_3
T_8_7_lc_trk_g3_6
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

T_9_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_46
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_46
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_6/in_0

T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_6_7_sp4_h_l_3
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_6/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_46
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_9_6_lc_trk_g1_7
T_9_6_input_2_6
T_9_6_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.N_14_0_cascade_
T_8_11_wire_logic_cluster/lc_0/ltout
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_0_cascade_
T_9_11_wire_logic_cluster/lc_1/ltout
T_9_11_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.g2_i_2
T_8_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g1_1
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycleZ1Z_6
T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_2_sp12_v_t_22
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_7_6_sp4_v_t_43
T_4_6_sp4_h_l_6
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_8_sp4_h_l_10
T_4_4_sp4_v_t_47
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_6_7_sp4_v_t_46
T_3_7_sp4_h_l_11
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_6_7_sp4_v_t_46
T_6_3_sp4_v_t_46
T_5_5_lc_trk_g2_3
T_5_5_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_7_6_sp4_v_t_43
T_4_6_sp4_h_l_6
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_7_6_sp4_v_t_43
T_4_6_sp4_h_l_6
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_7_6_sp4_v_t_43
T_4_6_sp4_h_l_6
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_7_6_sp4_v_t_43
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_8_sp4_h_l_10
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_7_6_sp4_v_t_43
T_6_8_lc_trk_g0_6
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_6_7_sp4_v_t_46
T_3_7_sp4_h_l_11
T_4_7_lc_trk_g3_3
T_4_7_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_7_6_sp4_v_t_43
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_6_7_sp4_v_t_46
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_10_7_sp4_v_t_40
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_sp4_h_l_6
T_11_7_sp4_v_t_43
T_11_10_lc_trk_g0_3
T_11_10_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_sp4_h_l_6
T_11_7_sp4_v_t_43
T_11_10_lc_trk_g0_3
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.dutycycle_eena_13_0
T_7_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

T_7_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.dutycycle_RNIAEUL3Z0Z_2
T_9_9_wire_logic_cluster/lc_7/out
T_9_9_sp4_h_l_3
T_11_9_lc_trk_g2_6
T_11_9_wire_logic_cluster/lc_3/in_3

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_sp4_h_l_3
T_11_9_lc_trk_g2_6
T_11_9_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.dutycycleZ0Z_4
T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_8_6_sp4_v_t_39
T_7_8_lc_trk_g0_2
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_36
T_5_8_lc_trk_g1_4
T_5_8_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g0_2
T_4_7_input_2_4
T_4_7_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g0_2
T_4_7_input_2_2
T_4_7_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_36
T_4_8_lc_trk_g2_4
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_36
T_4_8_lc_trk_g2_4
T_4_8_input_2_6
T_4_8_wire_logic_cluster/lc_6/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_37
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_9_c_RNI0OBJZ0Z1
T_7_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_9
T_6_4_sp4_v_t_44
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_2/in_3

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_9
T_6_4_sp4_v_t_44
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.dutycycleZ0Z_1
T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_7_8_lc_trk_g1_2
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_5_8_lc_trk_g1_1
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_input_2_4
T_6_6_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g3_4
T_4_5_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_input_2_6
T_6_6_wire_logic_cluster/lc_6/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.dutycycle_RNI9LPN6Z0Z_9
T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycle_RNITSFK3Z0Z_9_cascade_
T_5_6_wire_logic_cluster/lc_5/ltout
T_5_6_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_dutycycle_94_cry_9
T_7_8_wire_logic_cluster/lc_1/cout
T_7_8_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.dutycycle_RNI_6Z0Z_5_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11_un1_clk_100khz_52_and_i_0_cascade_
T_12_10_wire_logic_cluster/lc_5/ltout
T_12_10_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst5.m4_0
T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.func_stateZ0Z_0
T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_9_6_sp4_v_t_42
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_1/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_8_sp4_v_t_47
T_11_8_sp4_h_l_10
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_12_9_sp4_v_t_40
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_12_9_sp4_v_t_40
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_12_9_sp4_v_t_40
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_5/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_8_sp4_v_t_47
T_11_8_sp4_h_l_10
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_8_sp4_v_t_47
T_11_8_sp4_h_l_10
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_9_4_sp12_v_t_22
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_12_9_sp4_v_t_40
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_0/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_4_sp12_v_t_22
T_9_11_lc_trk_g2_2
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_8_11_lc_trk_g3_6
T_8_11_input_2_7
T_8_11_wire_logic_cluster/lc_7/in_2

T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_10_10_sp4_h_l_11
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.dutycycle_eena_14_0_0
T_12_10_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_38
T_9_11_sp4_h_l_3
T_5_11_sp4_h_l_3
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_7/in_3

T_12_10_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_38
T_9_11_sp4_h_l_3
T_5_11_sp4_h_l_3
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.N_395_cascade_
T_8_11_wire_logic_cluster/lc_4/ltout
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_5
T_7_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_4_10_sp4_h_l_11
T_4_10_lc_trk_g0_6
T_4_10_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_7_6_sp4_v_t_39
T_7_7_lc_trk_g3_7
T_7_7_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_7_6_sp4_v_t_39
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_7_6_sp4_v_t_39
T_6_9_lc_trk_g2_7
T_6_9_input_2_5
T_6_9_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_7_6_sp4_v_t_39
T_6_9_lc_trk_g2_7
T_6_9_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_5_8_sp4_h_l_2
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_8_10_sp4_h_l_4
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_9_12_sp4_h_l_2
T_12_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_9_12_sp4_h_l_2
T_12_8_sp4_v_t_45
T_12_9_lc_trk_g3_5
T_12_9_input_2_6
T_12_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_clk_100khz_52_and_i_o3_0_0_rn_0_cascade_
T_12_10_wire_logic_cluster/lc_6/ltout
T_12_10_wire_logic_cluster/lc_7/in_2

End 

Net : curr_state_RNID8DP1_0_0
T_9_7_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_9_9_lc_trk_g0_4
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

T_9_7_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_input_2_5
T_9_8_wire_logic_cluster/lc_5/in_2

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_9_10_sp4_v_t_37
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_36
T_6_4_sp4_h_l_7
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_5/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_2
T_5_10_sp4_v_t_39
T_5_11_lc_trk_g2_7
T_5_11_wire_logic_cluster/lc_4/in_3

End 

Net : N_5_cascade_
T_12_10_wire_logic_cluster/lc_4/ltout
T_12_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.func_state_1_m2_1_cascade_
T_9_13_wire_logic_cluster/lc_2/ltout
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.N_76
T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_4/in_1

End 

Net : v5s_enn
T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_19
T_10_10_sp12_h_l_0
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_5/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_19
T_10_10_sp12_h_l_0
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_10_11_sp4_h_l_7
T_11_11_lc_trk_g2_7
T_11_11_input_2_3
T_11_11_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_10_11_sp4_h_l_7
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_1
T_6_8_sp4_v_t_42
T_6_12_lc_trk_g0_7
T_6_12_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_10_7_sp4_h_l_6
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_sp4_v_t_36
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_sp4_h_l_9
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_10_7_sp4_h_l_6
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_sp4_h_l_9
T_5_8_sp4_h_l_5
T_0_8_span4_horz_1
T_0_8_span4_vert_t_12
T_0_11_lc_trk_g1_4
T_0_11_wire_io_cluster/io_1/D_OUT_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_sp4_h_l_9
T_5_8_sp4_h_l_5
T_0_8_span4_horz_1
T_0_8_span4_vert_t_12
T_0_12_lc_trk_g0_0
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : b2v_inst11.func_stateZ0Z_0_cascade_
T_9_13_wire_logic_cluster/lc_3/ltout
T_9_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst5.curr_state_RNIZ0Z_1
T_9_6_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_47
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_2/in_0

T_9_6_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_47
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_47
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst5.curr_stateZ0Z_1_cascade_
T_9_6_wire_logic_cluster/lc_0/ltout
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst5.N_51
T_9_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_7
T_12_3_sp4_v_t_42
T_12_6_lc_trk_g1_2
T_12_6_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.func_state_enZ0
T_9_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_42
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_42
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.N_338_cascade_
T_9_13_wire_logic_cluster/lc_4/ltout
T_9_13_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.N_395
T_8_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.CO2_THRU_CO
T_6_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g2_1
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.CO2
T_6_11_wire_logic_cluster/lc_0/cout
T_6_11_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.mult1_un40_sum_i_l_ofx_4
T_5_10_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_i_29
T_5_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_cry_14_c_RNIQE4BZ0
T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_6/in_3

T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_cry_14
T_6_10_wire_logic_cluster/lc_6/cout
T_6_10_wire_logic_cluster/lc_7/in_3

Net : b2v_inst11.mult1_un131_sum_axb_4_l_fx
T_6_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g0_6
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycle
T_11_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_10
T_6_11_sp4_h_l_1
T_8_11_lc_trk_g2_4
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_11_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_10
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_39
T_8_7_sp4_h_l_8
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_39
T_8_7_sp4_h_l_8
T_7_7_sp4_v_t_39
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_39
T_8_7_sp4_h_l_8
T_7_7_sp4_v_t_39
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_1/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_10
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_43
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_39
T_8_7_sp4_h_l_8
T_7_7_sp4_v_t_39
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_47
T_8_9_sp4_h_l_4
T_8_9_lc_trk_g1_1
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

T_11_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_10
T_6_11_sp4_h_l_1
T_5_11_sp4_v_t_42
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_10
T_6_11_sp4_h_l_1
T_5_11_sp4_v_t_42
T_5_15_sp4_v_t_47
T_5_16_lc_trk_g3_7
T_5_16_wire_logic_cluster/lc_7/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_1/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_39
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_39
T_8_7_sp4_h_l_8
T_7_7_sp4_v_t_39
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_10
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_43
T_5_8_lc_trk_g2_3
T_5_8_input_2_3
T_5_8_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.dutycycle_eena_0
T_11_11_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.countZ0Z_6
T_2_16_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_1

T_2_16_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g2_2
T_1_15_wire_logic_cluster/lc_5/in_1

T_2_16_wire_logic_cluster/lc_2/out
T_2_15_sp4_v_t_36
T_2_11_sp4_v_t_36
T_3_11_sp4_h_l_1
T_4_11_lc_trk_g2_1
T_4_11_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.count_1_6
T_1_15_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g2_5
T_2_16_wire_logic_cluster/lc_2/in_3

T_1_15_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g2_5
T_2_16_input_2_3
T_2_16_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un159_sum_axb_7
T_6_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g3_5
T_5_15_input_2_6
T_5_15_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un138_sum_s_8
T_6_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_5/in_0

T_6_13_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_input_2_3
T_6_14_wire_logic_cluster/lc_3/in_2

T_6_13_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_wire_logic_cluster/lc_4/in_1

T_6_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_36
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.mult1_un145_sum_axb_8
T_6_13_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g1_5
T_6_14_input_2_6
T_6_14_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un145_sum_s_8
T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g1_6
T_6_15_input_2_3
T_6_15_wire_logic_cluster/lc_3/in_2

T_6_14_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g1_6
T_6_15_wire_logic_cluster/lc_4/in_1

T_6_14_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_36
T_5_12_lc_trk_g2_4
T_5_12_input_2_4
T_5_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un152_sum_axb_8
T_6_14_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g1_5
T_6_15_input_2_6
T_6_15_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un131_sum_s_8
T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g1_6
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

T_5_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g1_6
T_6_13_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.mult1_un138_sum_axb_8
T_5_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_input_2_6
T_6_13_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un152_sum_s_8
T_6_15_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g3_6
T_6_15_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g3_6
T_5_15_input_2_3
T_5_15_wire_logic_cluster/lc_3/in_2

T_6_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_4/in_1

T_6_15_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_41
T_6_9_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.mult1_un89_sum_s_8
T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g3_6
T_1_11_wire_logic_cluster/lc_5/in_0

T_1_11_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g1_6
T_1_12_input_2_3
T_1_12_wire_logic_cluster/lc_3/in_2

T_1_11_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g1_6
T_1_12_wire_logic_cluster/lc_4/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g2_6
T_2_12_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.mult1_un110_sum_s_8
T_4_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g1_6
T_4_14_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_input_2_3
T_4_15_wire_logic_cluster/lc_3/in_2

T_4_14_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_4/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g0_6
T_4_13_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.mult1_un117_sum_axb_8
T_4_14_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g1_5
T_4_15_input_2_6
T_4_15_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un96_sum_s_8
T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g3_6
T_1_12_wire_logic_cluster/lc_5/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g1_6
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

T_1_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_4/in_1

T_1_12_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g2_6
T_2_11_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.mult1_un117_sum_s_8
T_4_15_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g3_6
T_4_15_wire_logic_cluster/lc_5/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g3_6
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

T_4_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g3_6
T_5_14_wire_logic_cluster/lc_4/in_1

T_4_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_45
T_5_10_sp4_v_t_45
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.mult1_un96_sum_axb_8
T_1_11_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g1_5
T_1_12_input_2_6
T_1_12_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un124_sum_axb_8
T_4_15_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g3_5
T_5_14_input_2_6
T_5_14_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un103_sum_axb_8
T_1_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g1_5
T_2_12_input_2_6
T_2_12_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un75_sum_axb_8
T_1_9_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g1_5
T_1_10_input_2_6
T_1_10_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un82_sum_axb_8
T_1_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un75_sum_s_8
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

T_1_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_4/in_1

T_1_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.mult1_un68_sum_s_8
T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_5/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_input_2_3
T_1_10_wire_logic_cluster/lc_3/in_2

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_4/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_1_6_sp4_v_t_36
T_2_10_sp4_h_l_7
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.mult1_un61_sum_s_8
T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_5/in_0

T_2_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g3_6
T_1_9_input_2_3
T_1_9_wire_logic_cluster/lc_3/in_2

T_2_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_4/in_1

T_2_9_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_36
T_3_10_sp4_h_l_7
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.mult1_un68_sum_axb_8
T_2_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g3_5
T_1_9_input_2_6
T_1_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_clk_100khz_43_and_i_0_0_0_cascade_
T_7_9_wire_logic_cluster/lc_0/ltout
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_3
T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_42
T_7_7_lc_trk_g3_2
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_6_5_sp4_v_t_42
T_5_8_lc_trk_g3_2
T_5_8_input_2_1
T_5_8_wire_logic_cluster/lc_1/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_7_5_sp4_v_t_39
T_6_6_lc_trk_g2_7
T_6_6_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_6_5_sp4_v_t_42
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp12_v_t_22
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_6_5_sp4_v_t_42
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_42
T_8_6_sp4_h_l_7
T_4_6_sp4_h_l_10
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_42
T_8_6_sp4_h_l_7
T_4_6_sp4_h_l_10
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.count_1_8
T_1_15_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_0/in_3

T_1_15_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g3_6
T_1_13_input_2_1
T_1_13_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.countZ0Z_8
T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_5/in_1

T_1_13_wire_logic_cluster/lc_0/out
T_1_11_sp4_v_t_45
T_1_15_lc_trk_g0_0
T_1_15_wire_logic_cluster/lc_7/in_1

T_1_13_wire_logic_cluster/lc_0/out
T_2_13_sp4_h_l_0
T_5_9_sp4_v_t_37
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.countZ0Z_3
T_2_14_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g1_0
T_2_15_input_2_1
T_2_15_wire_logic_cluster/lc_1/in_2

T_2_14_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g1_0
T_1_15_wire_logic_cluster/lc_2/in_1

T_2_14_wire_logic_cluster/lc_0/out
T_2_14_sp4_h_l_5
T_5_10_sp4_v_t_46
T_4_11_lc_trk_g3_6
T_4_11_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_1_3
T_1_15_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_0/in_3

T_1_15_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g3_2
T_2_14_input_2_1
T_2_14_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.un1_clk_100khz_36_and_i_a2_4_0_0cf0_cascade_
T_8_10_wire_logic_cluster/lc_5/ltout
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.countZ0Z_2
T_1_14_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g2_4
T_2_15_wire_logic_cluster/lc_1/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g1_4
T_1_15_input_2_1
T_1_15_wire_logic_cluster/lc_1/in_2

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_2_13_sp4_h_l_10
T_5_9_sp4_v_t_41
T_4_11_lc_trk_g1_4
T_4_11_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.count_1_2
T_1_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g1_1
T_1_14_input_2_4
T_1_14_wire_logic_cluster/lc_4/in_2

T_1_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g1_1
T_1_14_wire_logic_cluster/lc_5/in_3

End 

Net : VCCST_EN_i_0_o3_0
T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_6/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_20
T_10_11_sp12_h_l_0
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_5/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_11_lc_trk_g2_0
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_6/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_11_sp4_v_t_41
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_3/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_11_sp4_v_t_41
T_6_11_sp4_h_l_4
T_5_7_sp4_v_t_44
T_4_10_lc_trk_g3_4
T_4_10_wire_logic_cluster/lc_0/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_11_sp4_v_t_41
T_6_11_sp4_h_l_4
T_5_7_sp4_v_t_44
T_5_3_sp4_v_t_37
T_2_3_sp4_h_l_6
T_4_3_lc_trk_g2_3
T_4_3_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.N_327
T_9_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.countZ0Z_5
T_2_14_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g0_6
T_2_15_wire_logic_cluster/lc_2/in_0

T_2_14_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g1_6
T_1_15_wire_logic_cluster/lc_4/in_1

T_2_14_wire_logic_cluster/lc_6/out
T_2_14_sp4_h_l_1
T_5_10_sp4_v_t_42
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.count_1_5
T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_6/in_3

T_1_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_input_2_7
T_2_14_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.countZ0Z_7
T_2_16_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_2/in_3

T_2_16_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g3_6
T_1_15_wire_logic_cluster/lc_6/in_1

T_2_16_wire_logic_cluster/lc_6/out
T_2_16_sp4_h_l_1
T_5_12_sp4_v_t_36
T_5_8_sp4_v_t_44
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.count_1_7
T_1_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_6/in_3

T_1_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_input_2_7
T_2_16_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un166_sum_axb_6
T_5_15_wire_logic_cluster/lc_5/out
T_4_16_lc_trk_g1_5
T_4_16_input_2_6
T_4_16_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un110_sum_axb_8
T_2_12_wire_logic_cluster/lc_5/out
T_3_10_sp4_v_t_38
T_4_14_sp4_h_l_3
T_4_14_lc_trk_g0_6
T_4_14_input_2_6
T_4_14_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un89_sum_axb_8
T_2_10_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.count_1_9
T_1_16_wire_logic_cluster/lc_0/out
T_1_12_sp4_v_t_37
T_1_13_lc_trk_g2_5
T_1_13_wire_logic_cluster/lc_2/in_3

T_1_16_wire_logic_cluster/lc_0/out
T_1_12_sp4_v_t_37
T_1_13_lc_trk_g2_5
T_1_13_input_2_3
T_1_13_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.countZ0Z_9
T_1_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_5/in_0

T_1_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_37
T_1_16_lc_trk_g1_0
T_1_16_wire_logic_cluster/lc_0/in_1

T_1_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_37
T_3_12_sp4_h_l_0
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.mult1_un138_sum_cry_5_c
T_6_13_wire_logic_cluster/lc_3/cout
T_6_13_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un145_sum_cry_3
T_6_14_wire_logic_cluster/lc_1/cout
T_6_14_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un145_sum_cry_5
T_6_14_wire_logic_cluster/lc_3/cout
T_6_14_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un131_sum_cry_5
T_5_13_wire_logic_cluster/lc_3/cout
T_5_13_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un138_sum_cry_3_c
T_6_13_wire_logic_cluster/lc_1/cout
T_6_13_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un131_sum_cry_3
T_5_13_wire_logic_cluster/lc_1/cout
T_5_13_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un145_sum_cry_6_s
T_6_14_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un145_sum_cry_4_s
T_6_14_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un138_sum_cry_6_s
T_6_13_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un138_sum_cry_4_s
T_6_13_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un131_sum_cry_6_s
T_5_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un131_sum_cry_4_s
T_5_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un152_sum_cry_6_s
T_6_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un152_sum_cry_5
T_6_15_wire_logic_cluster/lc_3/cout
T_6_15_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un152_sum_cry_4_s
T_6_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g2_2
T_5_15_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un152_sum_cry_3
T_6_15_wire_logic_cluster/lc_1/cout
T_6_15_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un117_sum_cry_3
T_4_15_wire_logic_cluster/lc_1/cout
T_4_15_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un96_sum_cry_5
T_1_12_wire_logic_cluster/lc_3/cout
T_1_12_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un110_sum_cry_3
T_4_14_wire_logic_cluster/lc_1/cout
T_4_14_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un96_sum_cry_3
T_1_12_wire_logic_cluster/lc_1/cout
T_1_12_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un117_sum_cry_5
T_4_15_wire_logic_cluster/lc_3/cout
T_4_15_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un110_sum_cry_5
T_4_14_wire_logic_cluster/lc_3/cout
T_4_14_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un89_sum_cry_5
T_1_11_wire_logic_cluster/lc_3/cout
T_1_11_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un89_sum_cry_4_s
T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un89_sum_cry_3
T_1_11_wire_logic_cluster/lc_1/cout
T_1_11_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un96_sum_cry_6_s
T_1_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un110_sum_cry_4_s
T_4_14_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g0_2
T_4_15_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un117_sum_cry_4_s
T_4_15_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g2_2
T_5_14_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un89_sum_cry_6_s
T_1_11_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un117_sum_cry_6_s
T_4_15_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un110_sum_cry_6_s
T_4_14_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un96_sum_cry_4_s
T_1_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un75_sum_cry_4_s
T_1_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un68_sum_cry_5
T_1_9_wire_logic_cluster/lc_3/cout
T_1_9_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un75_sum_cry_3
T_1_10_wire_logic_cluster/lc_1/cout
T_1_10_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un68_sum_cry_4_s
T_1_9_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un68_sum_cry_6_s
T_1_9_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un75_sum_cry_5
T_1_10_wire_logic_cluster/lc_3/cout
T_1_10_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un68_sum_cry_3
T_1_9_wire_logic_cluster/lc_1/cout
T_1_9_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un75_sum_cry_6_s
T_1_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g0_4
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un61_sum_cry_4_s
T_2_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un61_sum_cry_3
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un61_sum_cry_6_s
T_2_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un61_sum_cry_5
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un145_sum_cry_4
T_6_14_wire_logic_cluster/lc_2/cout
T_6_14_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un138_sum_cry_4_c
T_6_13_wire_logic_cluster/lc_2/cout
T_6_13_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un131_sum_cry_4
T_5_13_wire_logic_cluster/lc_2/cout
T_5_13_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un152_sum_cry_5_s
T_6_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g3_3
T_5_15_input_2_4
T_5_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un152_sum_cry_4
T_6_15_wire_logic_cluster/lc_2/cout
T_6_15_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un138_sum_cry_5_s
T_6_13_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g1_3
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un131_sum_cry_5_s
T_5_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_input_2_4
T_6_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un145_sum_cry_5_s
T_6_14_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g1_3
T_6_15_input_2_4
T_6_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un89_sum_cry_4
T_1_11_wire_logic_cluster/lc_2/cout
T_1_11_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un89_sum_cry_5_s
T_1_11_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_input_2_4
T_1_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un117_sum_cry_5_s
T_4_15_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g3_3
T_5_14_input_2_4
T_5_14_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un117_sum_cry_4
T_4_15_wire_logic_cluster/lc_2/cout
T_4_15_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un110_sum_cry_5_s
T_4_14_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g1_3
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un96_sum_cry_5_s
T_1_12_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g1_3
T_2_12_input_2_4
T_2_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un110_sum_cry_4
T_4_14_wire_logic_cluster/lc_2/cout
T_4_14_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un96_sum_cry_4
T_1_12_wire_logic_cluster/lc_2/cout
T_1_12_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un75_sum_cry_5_s
T_1_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un75_sum_cry_4
T_1_10_wire_logic_cluster/lc_2/cout
T_1_10_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un61_sum_cry_5_s
T_2_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g3_3
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un68_sum_cry_5_s
T_1_9_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g1_3
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un68_sum_cry_4
T_1_9_wire_logic_cluster/lc_2/cout
T_1_9_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un61_sum_cry_4
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.un1_dutycycle_53_cry_13
T_6_10_wire_logic_cluster/lc_5/cout
T_6_10_wire_logic_cluster/lc_6/in_3

Net : b2v_inst11.mult1_un47_sum
T_6_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_input_2_6
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un61_sum_axb_8
T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.func_state_0_sqmuxa_0_oZ0Z3
T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_10_6_sp4_v_t_40
T_11_10_sp4_h_l_5
T_12_10_lc_trk_g2_5
T_12_10_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g0_6
T_9_9_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_11_8_sp4_v_t_41
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_11_8_sp4_v_t_41
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_8_12_sp4_h_l_4
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_6_sp4_h_l_4
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_11_8_sp4_v_t_41
T_11_10_lc_trk_g2_4
T_11_10_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_11_lc_trk_g1_1
T_7_11_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_6_sp4_h_l_4
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_36
T_10_9_sp4_h_l_7
T_12_9_lc_trk_g3_2
T_12_9_wire_logic_cluster/lc_1/in_0

End 

Net : rsmrstn_cascade_
T_9_8_wire_logic_cluster/lc_5/ltout
T_9_8_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un131_sum_axb_8
T_5_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_input_2_6
T_5_13_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un47_sum_l_fx_3
T_4_9_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g1_7
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un47_sum_cry_3_s
T_5_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_7/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_2/in_1

End 

Net : rsmrstn
T_9_8_wire_logic_cluster/lc_5/out
T_9_1_sp12_v_t_22
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_39
T_10_10_sp4_h_l_2
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_8_0_span12_vert_14
T_8_5_sp4_v_t_36
T_7_9_lc_trk_g1_1
T_7_9_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_8_8_sp12_v_t_22
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_39
T_6_6_sp4_h_l_2
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_8_0_span12_vert_14
T_8_5_sp4_v_t_36
T_8_9_sp4_v_t_36
T_7_12_lc_trk_g2_4
T_7_12_input_2_4
T_7_12_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_0
T_5_11_lc_trk_g0_0
T_5_11_input_2_2
T_5_11_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_1_sp12_v_t_22
T_9_12_lc_trk_g3_2
T_9_12_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_8_8_sp12_v_t_22
T_8_9_lc_trk_g3_6
T_8_9_input_2_7
T_8_9_wire_logic_cluster/lc_7/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_39
T_10_10_sp4_h_l_2
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_7_11_lc_trk_g3_7
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_39
T_6_10_sp4_h_l_7
T_7_10_lc_trk_g2_7
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_7_11_lc_trk_g3_7
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_39
T_6_6_sp4_h_l_2
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_8_0_span12_vert_14
T_8_5_sp4_v_t_36
T_7_9_lc_trk_g1_1
T_7_9_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_0_8_span12_horz_1
T_12_8_sp12_v_t_22
T_12_9_lc_trk_g2_6
T_12_9_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_9_8_sp4_h_l_0
T_12_8_sp4_v_t_40
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_8_0_span12_vert_14
T_8_5_sp4_v_t_36
T_8_9_sp4_v_t_36
T_7_13_lc_trk_g1_1
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_sp12_h_l_1
T_8_0_span12_vert_14
T_8_5_sp4_v_t_36
T_8_9_sp4_v_t_36
T_8_13_sp4_v_t_36
T_4_17_span4_horz_r_0
T_0_13_span4_vert_t_12
T_3_17_lc_trk_g1_4
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : b2v_inst11.mult1_un152_sum_cry_3_s
T_6_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_input_2_2
T_5_15_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un145_sum_cry_3_s
T_6_14_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g1_1
T_6_15_input_2_2
T_6_15_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un131_sum_cry_3_s
T_5_13_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g1_1
T_6_13_input_2_2
T_6_13_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un138_sum_cry_3_s
T_6_13_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g1_1
T_6_14_input_2_2
T_6_14_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un117_sum_cry_3_s
T_4_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g3_1
T_5_14_input_2_2
T_5_14_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un110_sum_cry_3_s
T_4_14_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g1_1
T_4_15_input_2_2
T_4_15_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un96_sum_cry_3_s
T_1_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g1_1
T_2_12_input_2_2
T_2_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un89_sum_cry_3_s
T_1_11_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g1_1
T_1_12_input_2_2
T_1_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un75_sum_cry_3_s
T_1_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g1_1
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un68_sum_cry_3_s
T_1_9_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g1_1
T_1_10_input_2_2
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un61_sum_cry_3_s
T_2_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g3_1
T_1_9_input_2_2
T_1_9_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un145_sum_cry_6
T_6_14_wire_logic_cluster/lc_4/cout
T_6_14_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un131_sum_cry_6
T_5_13_wire_logic_cluster/lc_4/cout
T_5_13_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un138_sum_cry_6_c
T_6_13_wire_logic_cluster/lc_4/cout
T_6_13_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un152_sum_cry_6
T_6_15_wire_logic_cluster/lc_4/cout
T_6_15_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un89_sum_cry_6
T_1_11_wire_logic_cluster/lc_4/cout
T_1_11_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un96_sum_cry_6
T_1_12_wire_logic_cluster/lc_4/cout
T_1_12_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un110_sum_cry_6
T_4_14_wire_logic_cluster/lc_4/cout
T_4_14_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un117_sum_cry_6
T_4_15_wire_logic_cluster/lc_4/cout
T_4_15_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un75_sum_cry_6
T_1_10_wire_logic_cluster/lc_4/cout
T_1_10_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un68_sum_cry_6
T_1_9_wire_logic_cluster/lc_4/cout
T_1_9_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un61_sum_cry_6
T_2_9_wire_logic_cluster/lc_4/cout
T_2_9_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un124_sum_s_8_cascade_
T_5_14_wire_logic_cluster/lc_6/ltout
T_5_14_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un131_sum_axb_7_l_fx
T_5_14_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g0_7
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un103_sum_cry_3
T_2_12_wire_logic_cluster/lc_1/cout
T_2_12_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un103_sum_cry_4_s
T_2_12_wire_logic_cluster/lc_2/out
T_2_12_sp4_h_l_9
T_5_12_sp4_v_t_39
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un103_sum_cry_4
T_2_12_wire_logic_cluster/lc_2/cout
T_2_12_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un103_sum_cry_5_s
T_2_12_wire_logic_cluster/lc_3/out
T_2_12_sp4_h_l_11
T_5_12_sp4_v_t_46
T_4_14_lc_trk_g0_0
T_4_14_input_2_4
T_4_14_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un159_sum_cry_3
T_5_15_wire_logic_cluster/lc_2/cout
T_5_15_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un159_sum_cry_5_s
T_5_15_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g0_4
T_4_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un159_sum_cry_4_s
T_5_15_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g0_3
T_4_16_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.mult1_un159_sum_cry_4
T_5_15_wire_logic_cluster/lc_3/cout
T_5_15_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un103_sum_cry_5
T_2_12_wire_logic_cluster/lc_3/cout
T_2_12_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un103_sum_cry_6_s
T_2_12_wire_logic_cluster/lc_4/out
T_2_10_sp4_v_t_37
T_3_14_sp4_h_l_0
T_4_14_lc_trk_g2_0
T_4_14_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un82_sum_cry_3
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un82_sum_cry_4_s
T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un82_sum_cry_5
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un82_sum_cry_6_s
T_2_10_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst5.curr_stateZ0Z_0
T_9_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.mult1_un159_sum_cry_3_s
T_5_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g1_2
T_4_16_input_2_3
T_4_16_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un159_sum_cry_2
T_5_15_wire_logic_cluster/lc_1/cout
T_5_15_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un82_sum_cry_5_s
T_2_10_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_input_2_4
T_1_11_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un82_sum_cry_4
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un40_sum_i_5_cascade_
T_5_10_wire_logic_cluster/lc_3/ltout
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un47_sum_cry_5_s
T_5_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.mult1_un47_sum_cry_4
T_5_9_wire_logic_cluster/lc_2/cout
T_5_9_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.un85_clk_100khz_1
T_5_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g3_0
T_4_11_input_2_1
T_4_11_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.mult1_un47_sum_cry_2
T_5_9_wire_logic_cluster/lc_0/cout
T_5_9_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un47_sum_cry_4_s
T_5_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g3_2
T_4_9_input_2_3
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un47_sum_cry_3
T_5_9_wire_logic_cluster/lc_1/cout
T_5_9_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un159_sum_cry_2_s
T_5_15_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g1_1
T_4_16_input_2_2
T_4_16_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un103_sum_cry_3_s
T_2_12_wire_logic_cluster/lc_1/out
T_2_10_sp4_v_t_47
T_3_14_sp4_h_l_10
T_4_14_lc_trk_g2_2
T_4_14_input_2_2
T_4_14_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un82_sum_cry_3_s
T_2_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g1_1
T_1_11_input_2_2
T_1_11_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.count_clk_RNIDQ4A1Z0Z_6_cascade_
T_9_9_wire_logic_cluster/lc_3/ltout
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un124_sum_cry_3
T_5_14_wire_logic_cluster/lc_1/cout
T_5_14_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un124_sum_cry_5
T_5_14_wire_logic_cluster/lc_3/cout
T_5_14_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un124_sum_cry_4_s
T_5_14_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un124_sum_cry_6_s
T_5_14_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_5/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g0_4
T_5_14_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.mult1_un124_sum_cry_4
T_5_14_wire_logic_cluster/lc_2/cout
T_5_14_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un124_sum_cry_5_s
T_5_14_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g1_3
T_5_13_input_2_4
T_5_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un159_sum_cry_5
T_5_15_wire_logic_cluster/lc_4/cout
T_5_15_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un103_sum_cry_6
T_2_12_wire_logic_cluster/lc_4/cout
T_2_12_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un82_sum_cry_6
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un124_sum_cry_3_s
T_5_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g0_1
T_5_13_wire_logic_cluster/lc_2/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_6_11_sp4_v_t_43
T_6_12_lc_trk_g3_3
T_6_12_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.dutycycle_en_11
T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_input_2_6
T_7_10_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.N_155_N
T_5_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_36
T_6_10_sp4_h_l_6
T_7_10_lc_trk_g3_6
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.dutycycle_RNI_1Z0Z_14
T_7_10_wire_logic_cluster/lc_7/out
T_7_10_sp4_h_l_3
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.dutycycleZ0Z_12_cascade_
T_7_10_wire_logic_cluster/lc_6/ltout
T_7_10_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst5.count_1_9
T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g1_6
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.mult1_un124_sum_cry_6
T_5_14_wire_logic_cluster/lc_4/cout
T_5_14_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.dutycycle_RNI_3Z0Z_5
T_4_10_wire_logic_cluster/lc_5/out
T_5_9_sp4_v_t_43
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_39
T_5_8_sp4_h_l_7
T_6_8_lc_trk_g3_7
T_6_8_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_39
T_5_8_sp4_h_l_7
T_9_8_sp4_h_l_10
T_12_8_sp4_v_t_38
T_12_11_lc_trk_g1_6
T_12_11_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_39
T_5_8_sp4_h_l_7
T_9_8_sp4_h_l_10
T_13_8_span4_horz_1
T_12_8_lc_trk_g1_1
T_12_8_input_2_4
T_12_8_wire_logic_cluster/lc_4/in_2

T_4_10_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_39
T_5_8_sp4_h_l_7
T_9_8_sp4_h_l_10
T_13_8_span4_horz_1
T_12_8_lc_trk_g0_1
T_12_8_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst20.un4_counter_1_and
T_7_4_wire_logic_cluster/lc_0/out
T_4_4_sp12_h_l_0
T_5_4_lc_trk_g1_4
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst20_un4_counter_7_THRU_CO
T_5_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_0
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_5
T_8_1_sp4_v_t_40
T_7_4_lc_trk_g3_0
T_7_4_wire_logic_cluster/lc_1/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_5
T_8_1_sp4_v_t_40
T_7_4_lc_trk_g3_0
T_7_4_wire_logic_cluster/lc_3/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_5
T_8_1_sp4_v_t_40
T_7_4_lc_trk_g3_0
T_7_4_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_5
T_8_1_sp4_v_t_40
T_7_4_lc_trk_g3_0
T_7_4_input_2_5
T_7_4_wire_logic_cluster/lc_5/in_2

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_5
T_8_1_sp4_v_t_40
T_7_4_lc_trk_g3_0
T_7_4_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_0
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_1/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_0
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_7/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_0
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_0
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_0
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_5_5_0_
T_5_5_wire_logic_cluster/carry_in_mux/cout
T_5_5_wire_logic_cluster/lc_0/in_3

End 

Net : G_146
T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_8_12_sp4_v_t_41
T_8_16_sp4_v_t_37
T_4_17_span4_horz_r_2
T_7_17_lc_trk_g1_6
T_7_17_wire_gbuf/in

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_36
T_9_7_sp4_v_t_41
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_36
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_1/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_9_8_sp4_h_l_11
T_12_8_sp4_v_t_46
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_9_8_sp4_h_l_11
T_12_8_sp4_v_t_46
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_36
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_sp4_h_l_0
T_6_5_sp4_v_t_43
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_sp4_h_l_0
T_6_5_sp4_v_t_43
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_sp4_h_l_0
T_6_5_sp4_v_t_43
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_7/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_9_4_sp4_h_l_5
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_10_lc_trk_g0_1
T_7_10_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_9_4_sp4_h_l_5
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_36
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_10_lc_trk_g0_1
T_7_10_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_9_8_sp4_h_l_11
T_12_8_sp4_v_t_46
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_7/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_1/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_9_8_sp4_h_l_11
T_12_8_sp4_v_t_46
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_sp4_h_l_0
T_6_5_sp4_v_t_43
T_6_6_lc_trk_g2_3
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_sp4_h_l_0
T_6_5_sp4_v_t_43
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_sp4_h_l_0
T_6_5_sp4_v_t_43
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_9_8_sp4_h_l_1
T_8_8_lc_trk_g1_1
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_40
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst20.counterZ0Z_7
T_6_2_wire_logic_cluster/lc_6/out
T_7_1_sp4_v_t_45
T_7_4_lc_trk_g1_5
T_7_4_wire_logic_cluster/lc_0/in_0

T_6_2_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g1_6
T_6_2_wire_logic_cluster/lc_6/in_1

End 

Net : N_606_g
T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_11_glb2local_3
T_9_11_lc_trk_g0_7
T_9_11_input_2_5
T_9_11_wire_logic_cluster/lc_5/in_2

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_13_glb2local_2
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_1/in_1

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_7_glb2local_3
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_4/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_1_glb2local_0
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_7/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_2_glb2local_0
T_4_2_lc_trk_g0_4
T_4_2_wire_logic_cluster/lc_1/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_3_glb2local_2
T_4_3_lc_trk_g0_6
T_4_3_wire_logic_cluster/lc_5/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_glb2local_3
T_2_15_lc_trk_g0_7
T_2_15_wire_logic_cluster/lc_6/in_1

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_13_glb2local_0
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_7/in_1

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_7_glb2local_3
T_11_7_lc_trk_g0_7
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_4/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_6/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_6/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_6/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_6/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_0/cen

End 

Net : b2v_inst20.un4_counter_0_and
T_7_4_wire_logic_cluster/lc_4/out
T_6_4_sp4_h_l_0
T_5_4_lc_trk_g0_0
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst20.counterZ0Z_2
T_8_5_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_42
T_5_2_sp4_h_l_7
T_6_2_lc_trk_g3_7
T_6_2_wire_logic_cluster/lc_1/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_42
T_8_5_lc_trk_g0_2
T_8_5_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.dutycycle_eena_5_0_1_cascade_
T_8_12_wire_logic_cluster/lc_3/ltout
T_8_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst20.counterZ0Z_3
T_8_5_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_39
T_6_2_sp4_h_l_2
T_6_2_lc_trk_g0_7
T_6_2_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.mult1_un54_sum_cry_6_s
T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un54_sum_cry_5
T_4_9_wire_logic_cluster/lc_3/cout
T_4_9_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un47_sum_i
T_5_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g3_6
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst20.counterZ0Z_0
T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_4/in_0

T_7_4_wire_logic_cluster/lc_2/out
T_7_0_span4_vert_41
T_6_2_lc_trk_g0_4
T_6_2_input_2_0
T_6_2_wire_logic_cluster/lc_0/in_2

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.mult1_un54_sum_cry_5_s
T_4_9_wire_logic_cluster/lc_3/out
T_2_9_sp4_h_l_3
T_2_9_lc_trk_g0_6
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un54_sum_cry_4
T_4_9_wire_logic_cluster/lc_2/cout
T_4_9_wire_logic_cluster/lc_3/in_3

Net : b2v_inst20.counterZ0Z_5
T_7_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g2_5
T_7_4_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_5/out
T_7_0_span4_vert_47
T_6_2_lc_trk_g0_1
T_6_2_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g2_5
T_7_4_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst5.count_1_10
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst20.counterZ0Z_6
T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_input_2_0
T_7_4_wire_logic_cluster/lc_0/in_2

T_7_4_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_39
T_6_2_lc_trk_g0_2
T_6_2_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst20.counterZ0Z_4
T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g2_6
T_7_4_input_2_4
T_7_4_wire_logic_cluster/lc_4/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_7_1_sp4_v_t_36
T_6_2_lc_trk_g2_4
T_6_2_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g2_6
T_7_4_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst20.counterZ0Z_1
T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g0_3
T_7_4_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_46
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g0_3
T_7_4_input_2_3
T_7_4_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un54_sum_cry_4_s
T_4_9_wire_logic_cluster/lc_2/out
T_2_9_sp4_h_l_1
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.mult1_un54_sum_cry_6
T_4_9_wire_logic_cluster/lc_4/cout
T_4_9_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.un1_dutycycle_53_cry_12
T_6_10_wire_logic_cluster/lc_4/cout
T_6_10_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un54_sum
T_6_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_5/out
T_5_10_sp4_h_l_2
T_4_10_lc_trk_g1_2
T_4_10_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.mult1_un40_sum_i_5
T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.count_1_10
T_1_16_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_39
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_5/in_3

T_1_16_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_39
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.count_1_12
T_1_16_wire_logic_cluster/lc_3/out
T_1_13_sp4_v_t_46
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_7/in_3

T_1_16_wire_logic_cluster/lc_3/out
T_1_13_sp4_v_t_46
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst20.counterZ0Z_8
T_6_2_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_0/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst20.un4_counter_2_and
T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.count_1_14
T_1_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_1/in_3

T_1_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst20.counterZ0Z_18
T_6_4_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g2_1
T_5_3_wire_logic_cluster/lc_2/in_1

T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst20.un4_counter_4_and
T_5_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst20.counterZ0Z_17
T_6_4_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g2_0
T_5_3_input_2_2
T_5_3_wire_logic_cluster/lc_2/in_2

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.un85_clk_100khz_2
T_5_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst20.un4_counter_5_and
T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst20.counterZ0Z_21
T_6_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_3/in_0

T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst20.counterZ0Z_19
T_6_4_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_2/in_3

T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_clk_100khz_52_and_i_o3_0_0_rn_1_0
T_12_11_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g0_1
T_12_10_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_10
T_10_11_sp4_v_t_41
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst20.counterZ0Z_23
T_6_4_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_3/in_1

T_6_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst20.counterZ0Z_20
T_6_4_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g2_3
T_5_3_input_2_3
T_5_3_wire_logic_cluster/lc_3/in_2

T_6_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.count_1_13
T_1_16_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_44
T_2_14_lc_trk_g3_1
T_2_14_wire_logic_cluster/lc_3/in_3

T_1_16_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_44
T_2_14_lc_trk_g3_1
T_2_14_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.count_1_11
T_1_16_wire_logic_cluster/lc_2/out
T_1_12_sp4_v_t_41
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_7/in_3

T_1_16_wire_logic_cluster/lc_2/out
T_1_12_sp4_v_t_41
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst20.un4_counter_6_and
T_5_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst20.counterZ0Z_24
T_6_4_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_5/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g3_7
T_6_4_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst20.counterZ0Z_22
T_6_4_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_3/in_3

T_6_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst20.counterZ0Z_25
T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_5/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst20.counterZ0Z_27
T_6_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g1_2
T_6_5_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst20.un4_counter_7_and
T_6_5_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g3_7
T_5_4_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst20.counterZ0Z_28
T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_input_2_3
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst20.counterZ0Z_26
T_6_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst20.counterZ0Z_11
T_6_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_0/in_0

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g1_2
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst20.counterZ0Z_29
T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_input_2_4
T_6_5_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst20.counterZ0Z_9
T_6_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g3_0
T_6_3_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst20.counterZ0Z_30
T_6_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g0_5
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g0_5
T_6_5_input_2_5
T_6_5_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst20.counterZ0Z_10
T_6_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst20.counterZ0Z_31
T_6_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst20.counterZ0Z_15
T_6_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_1/in_0

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g1_6
T_6_3_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst20.un4_counter_3_and
T_5_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst20.counterZ0Z_13
T_6_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g2_4
T_5_3_wire_logic_cluster/lc_1/in_1

T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst20.counterZ0Z_14
T_6_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g2_5
T_5_3_input_2_1
T_5_3_wire_logic_cluster/lc_1/in_2

T_6_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst20.counterZ0Z_16
T_6_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_2/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst20.counterZ0Z_12
T_6_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/in_3

T_6_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.countZ0Z_1_cascade_
T_1_14_wire_logic_cluster/lc_1/ltout
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.count_1_1_cascade_
T_1_14_wire_logic_cluster/lc_0/ltout
T_1_14_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.mult1_un54_sum_cry_3
T_4_9_wire_logic_cluster/lc_1/cout
T_4_9_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un54_sum_cry_3_s
T_4_9_wire_logic_cluster/lc_1/out
T_3_9_sp4_h_l_10
T_2_9_lc_trk_g0_2
T_2_9_input_2_2
T_2_9_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.pwm_out_1_sqmuxa
T_2_15_wire_logic_cluster/lc_0/out
T_2_11_sp12_v_t_23
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_5/s_r

End 

Net : b2v_inst11.mult1_un54_sum_cry_2
T_4_9_wire_logic_cluster/lc_0/cout
T_4_9_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un54_sum_i
T_4_10_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_36
T_0_9_span4_horz_7
T_2_9_lc_trk_g3_7
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.dutycycle_RNI_2Z0Z_13
T_5_8_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_45
T_6_10_lc_trk_g1_5
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.dutycycle_RNI_4Z0Z_11
T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_5_sp4_v_t_45
T_4_7_lc_trk_g2_0
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_5_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_5_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_input_2_4
T_5_7_wire_logic_cluster/lc_4/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_5_sp4_v_t_45
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_5_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_5_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.dutycycle_RNI_5Z0Z_8
T_4_7_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.un1_dutycycle_53_55_1_tz
T_4_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.dutycycle_RNI_8Z0Z_6
T_4_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst5.curr_state_0_0
T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g2_5
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.dutycycle_RNI_7Z0Z_6_cascade_
T_4_8_wire_logic_cluster/lc_3/ltout
T_4_8_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_13
T_4_8_wire_logic_cluster/lc_4/out
T_5_6_sp4_v_t_36
T_6_10_sp4_h_l_1
T_6_10_lc_trk_g1_4
T_6_10_input_2_5
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycle_RNI_4Z0Z_13
T_5_7_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_38
T_6_10_sp4_h_l_3
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_3/out
T_3_7_sp4_h_l_3
T_6_7_sp4_v_t_38
T_6_11_lc_trk_g0_3
T_6_11_input_2_7
T_6_11_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.dutycycle_RNI_3Z0Z_8
T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_9_1
T_5_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.dutycycle_RNI_3Z0Z_8_cascade_
T_5_7_wire_logic_cluster/lc_6/ltout
T_5_7_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst5.curr_state_0_1
T_12_6_wire_logic_cluster/lc_0/out
T_9_6_sp12_h_l_0
T_9_6_lc_trk_g1_3
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycle_RNI_4Z0Z_6
T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_14
T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_5_1_cascade_
T_5_7_wire_logic_cluster/lc_2/ltout
T_5_7_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.dutycycle_RNI_9Z0Z_7
T_4_8_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.dutycycle_RNI_1Z0Z_6_cascade_
T_4_7_wire_logic_cluster/lc_5/ltout
T_4_7_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.dutycycle_RNI_1Z0Z_4
T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_1_16_0_
T_1_16_wire_logic_cluster/carry_in_mux/cout
T_1_16_wire_logic_cluster/lc_0/in_3

Net : b2v_inst11.un85_clk_100khz_3
T_5_12_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_3/in_1

End 

Net : SYNTHESIZED_WIRE_1keep_3_rep1
T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_39
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_39
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_3/out
T_8_4_sp12_v_t_22
T_8_11_lc_trk_g2_2
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_39
T_10_8_sp4_h_l_2
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_3/out
T_8_4_sp12_v_t_22
T_8_7_sp4_v_t_42
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_3/out
T_8_4_sp12_v_t_22
T_8_7_sp4_v_t_42
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.un1_count_cry_3
T_1_15_wire_logic_cluster/lc_2/cout
T_1_15_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.un1_count_cry_7
T_1_15_wire_logic_cluster/lc_6/cout
T_1_15_wire_logic_cluster/lc_7/in_3

Net : b2v_inst11.un1_count_cry_6
T_1_15_wire_logic_cluster/lc_5/cout
T_1_15_wire_logic_cluster/lc_6/in_3

Net : b2v_inst11.un1_count_cry_5
T_1_15_wire_logic_cluster/lc_4/cout
T_1_15_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.un1_count_cry_2
T_1_15_wire_logic_cluster/lc_1/cout
T_1_15_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.un1_count_cry_4
T_1_15_wire_logic_cluster/lc_3/cout
T_1_15_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.un1_count_cry_1_cZ0
T_1_15_wire_logic_cluster/lc_0/cout
T_1_15_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.N_172
T_11_8_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_40
T_8_9_sp4_h_l_5
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_6/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_8_sp4_v_t_45
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_6_8_sp4_h_l_8
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_7/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_8_8_sp12_h_l_0
T_7_8_sp12_v_t_23
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_8_8_sp12_h_l_0
T_7_8_sp12_v_t_23
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_7/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g2_0
T_12_9_wire_logic_cluster/lc_7/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g2_0
T_12_9_wire_logic_cluster/lc_5/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_8_sp4_v_t_45
T_9_12_sp4_v_t_46
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_7/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_8_sp4_v_t_39
T_9_12_sp4_v_t_40
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_4/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_8_8_sp12_h_l_0
T_7_8_sp12_v_t_23
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.mult1_un61_sum
T_6_10_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_40
T_3_9_sp4_h_l_11
T_2_9_lc_trk_g0_3
T_2_9_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_4_10_sp4_h_l_5
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.dutycycle_RNI_3Z0Z_11
T_5_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_8_16_0_
T_8_16_wire_logic_cluster/carry_in_mux/cout
T_8_16_wire_logic_cluster/lc_0/in_3

Net : b2v_inst11.dutycycle_RNI_6Z0Z_11_cascade_
T_4_7_wire_logic_cluster/lc_2/ltout
T_4_7_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.dutycycle_RNI_0Z0Z_11
T_6_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_44
T_6_10_lc_trk_g1_1
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycle_RNI_2Z0Z_11
T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_axb_8_cascade_
T_6_7_wire_logic_cluster/lc_5/ltout
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.mult1_un61_sum_i
T_4_10_wire_logic_cluster/lc_4/out
T_4_9_sp4_v_t_40
T_0_9_span4_horz_5
T_1_9_lc_trk_g0_0
T_1_9_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un61_sum_cry_2
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.un1_dutycycle_53_46_0_cascade_
T_4_8_wire_logic_cluster/lc_6/ltout
T_4_8_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.dutycycle_RNI_0Z0Z_14
T_4_8_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un85_clk_100khz_4
T_5_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g2_5
T_4_11_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.un1_count_cry_12
T_1_16_wire_logic_cluster/lc_3/cout
T_1_16_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.un1_count_cry_11
T_1_16_wire_logic_cluster/lc_2/cout
T_1_16_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.un1_count_cry_13
T_1_16_wire_logic_cluster/lc_4/cout
T_1_16_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.un1_count_cry_10
T_1_16_wire_logic_cluster/lc_1/cout
T_1_16_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.un1_count_cry_9
T_1_16_wire_logic_cluster/lc_0/cout
T_1_16_wire_logic_cluster/lc_1/in_3

Net : RSMRSTn_0
T_9_7_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_input_2_2
T_9_8_wire_logic_cluster/lc_2/in_2

T_9_7_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_2/out
T_9_7_sp4_h_l_9
T_8_7_sp4_v_t_38
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_0/in_0

T_9_7_wire_logic_cluster/lc_2/out
T_9_7_sp4_h_l_9
T_8_3_sp4_v_t_44
T_7_4_lc_trk_g3_4
T_7_4_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_2/out
T_9_7_sp4_h_l_9
T_8_7_sp4_v_t_38
T_5_11_sp4_h_l_8
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.func_stateZ0Z_1
T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_axb_11_1_0
T_4_6_wire_logic_cluster/lc_3/out
T_4_5_sp4_v_t_38
T_4_8_lc_trk_g0_6
T_4_8_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.un1_dutycycle_53_50_a0_1
T_4_7_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_3/in_1

End 

Net : SYNTHESIZED_WIRE_1keep_3_fast
T_8_5_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_37
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_37
T_9_8_lc_trk_g1_0
T_9_8_input_2_7
T_9_8_wire_logic_cluster/lc_7/in_2

T_8_5_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_axb_7
T_4_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.dutycycle_RNI_0Z0Z_10
T_5_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_41
T_6_8_sp4_v_t_41
T_6_9_lc_trk_g2_1
T_6_9_input_2_7
T_6_9_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_axb_7_1_cascade_
T_4_5_wire_logic_cluster/lc_3/ltout
T_4_5_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un1_clk_100khz_42_and_i_o2_4_0
T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_37
T_7_12_lc_trk_g1_0
T_7_12_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_0
T_6_10_sp4_v_t_43
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_2/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_0
T_7_10_lc_trk_g0_5
T_7_10_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_45
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.func_state_RNIDUQ02Z0Z_1_cascade_
T_8_10_wire_logic_cluster/lc_3/ltout
T_8_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.N_159
T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_44_0_2_cascade_
T_4_6_wire_logic_cluster/lc_2/ltout
T_4_6_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.dutycycle_RNI_1Z0Z_12
T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_50_a0_1_cascade_
T_4_7_wire_logic_cluster/lc_4/ltout
T_4_7_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_44_2
T_5_7_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.curr_stateZ0Z_0
T_2_13_wire_logic_cluster/lc_2/out
T_3_12_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_3_12_sp4_v_t_37
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_6/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_7/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_3_10_sp4_v_t_45
T_4_10_sp4_h_l_8
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un131_sum_i_8
T_5_12_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.dutycycle_RNI_1Z0Z_12_cascade_
T_4_8_wire_logic_cluster/lc_0/ltout
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.g0_i_o3_0
T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_input_2_6
T_2_13_wire_logic_cluster/lc_6/in_2

T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycle_RNI_0Z0Z_13
T_5_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_39
T_6_8_sp4_v_t_39
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.func_state_1_ss0_i_0_a2Z0Z_2
T_9_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_11_10_lc_trk_g3_6
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_cry_11
T_6_10_wire_logic_cluster/lc_3/cout
T_6_10_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.un1_dutycycle_53_9_1_1
T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.dutycycle_RNI_8Z0Z_7
T_6_6_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g0_5
T_6_7_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_3_0_tz
T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_axb_11_1
T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.mult1_un124_sum_i_8
T_5_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_input_2_6
T_4_11_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.dutycycle_RNI_7Z0Z_3_cascade_
T_6_6_wire_logic_cluster/lc_4/ltout
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycle_RNI_3Z0Z_7_cascade_
T_5_5_wire_logic_cluster/lc_2/ltout
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_39_d_0_0
T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_12
T_5_8_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_43
T_6_10_lc_trk_g0_3
T_6_10_input_2_1
T_6_10_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_axb_9_1
T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.N_26_i_1_cascade_
T_6_6_wire_logic_cluster/lc_6/ltout
T_6_6_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_30_a1_0_cascade_
T_5_7_wire_logic_cluster/lc_0/ltout
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.dutycycleZ1Z_5_cascade_
T_6_6_wire_logic_cluster/lc_1/ltout
T_6_6_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.un1_clk_100khz_32_and_i_0_c
T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.dutycycle_eena_3
T_7_12_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_43
T_7_4_sp4_v_t_43
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_43
T_7_4_sp4_v_t_43
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.func_state_enZ0_cascade_
T_9_11_wire_logic_cluster/lc_5/ltout
T_9_11_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_39_0_1_0_cascade_
T_5_5_wire_logic_cluster/lc_1/ltout
T_5_5_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycle_RNI_0Z0Z_4_cascade_
T_6_7_wire_logic_cluster/lc_4/ltout
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.func_state_RNIDQ4A1_1Z0Z_1
T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_3/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_9_8_sp4_h_l_4
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_11_sp12_v_t_22
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_4_4_sp4_v_t_40
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_9_12_sp4_h_l_3
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_0/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_1/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_11_sp12_v_t_22
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_9_12_sp4_h_l_3
T_8_12_lc_trk_g0_3
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_5/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_46
T_8_7_sp4_h_l_5
T_7_7_sp4_v_t_40
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_9_8_sp4_h_l_2
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_4_4_sp4_v_t_40
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_0/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_2/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_21
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_4/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_47
T_8_7_sp4_v_t_43
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_1/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_9_8_sp4_h_l_4
T_12_4_sp4_v_t_41
T_12_8_lc_trk_g0_4
T_12_8_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_9_8_sp4_h_l_4
T_12_4_sp4_v_t_41
T_12_8_lc_trk_g0_4
T_12_8_wire_logic_cluster/lc_5/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_47
T_9_7_sp4_h_l_4
T_12_7_sp4_v_t_44
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_2/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_47
T_9_7_sp4_h_l_4
T_12_7_sp4_v_t_44
T_12_11_lc_trk_g0_1
T_12_11_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_clk_100khz_2_i_o3_out
T_9_8_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_38
T_7_4_sp4_h_l_9
T_7_4_lc_trk_g1_4
T_7_4_input_2_7
T_7_4_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.dutycycle_RNI_0Z0Z_5
T_5_8_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_input_2_6
T_6_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.func_state
T_9_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_12_11_sp4_v_t_43
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.mult1_un68_sum
T_6_10_wire_logic_cluster/lc_3/out
T_6_9_sp12_v_t_22
T_0_9_span12_horz_13
T_1_9_lc_trk_g0_6
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_3/out
T_4_10_sp4_h_l_3
T_3_10_sp4_v_t_44
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.mult1_un117_sum_i_8
T_5_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g2_3
T_4_11_input_2_7
T_4_11_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_cry_10
T_6_10_wire_logic_cluster/lc_2/cout
T_6_10_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un68_sum_cry_2
T_1_9_wire_logic_cluster/lc_0/cout
T_1_9_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un68_sum_i
T_2_11_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_7
T_5_8_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_39
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.func_state_RNIDUQ02Z0Z_1
T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_6
T_8_6_sp4_v_t_46
T_5_6_sp4_h_l_5
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_6
T_8_6_sp4_v_t_46
T_5_6_sp4_h_l_5
T_5_6_lc_trk_g0_0
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycle_0_5
T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.dutycycle_eena_5_d_1_1_cascade_
T_8_12_wire_logic_cluster/lc_2/ltout
T_8_12_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.N_168
T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_cry_9
T_6_10_wire_logic_cluster/lc_1/cout
T_6_10_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un75_sum
T_6_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_0
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.mult1_un110_sum_i_8
T_4_13_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_7_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycle_RNI_2Z0Z_7
T_6_8_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un75_sum_i
T_4_10_wire_logic_cluster/lc_6/out
T_3_10_sp12_h_l_0
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un75_sum_cry_2
T_1_10_wire_logic_cluster/lc_0/cout
T_1_10_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.un1_dutycycle_53_cry_8
T_6_10_wire_logic_cluster/lc_0/cout
T_6_10_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un82_sum
T_6_10_wire_logic_cluster/lc_1/out
T_2_10_sp12_h_l_1
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_42
T_3_11_sp4_h_l_0
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.mult1_un103_sum_i_8
T_5_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g3_5
T_4_12_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.dutycycle_0_6
T_7_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.N_366
T_8_9_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_42
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_38
T_10_11_sp4_h_l_9
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.dutycycle_RNI_6Z0Z_5
T_8_11_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_46
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.dutycycle_RNI_4Z0Z_7
T_6_8_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.mult1_un82_sum_cry_2
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un82_sum_i
T_2_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g2_2
T_1_11_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.func_state_RNI_2Z0Z_1
T_11_10_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_39
T_9_9_sp4_h_l_8
T_8_9_sp4_v_t_39
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.mult1_un89_sum
T_6_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_40
T_3_11_sp4_h_l_10
T_0_11_span4_horz_30
T_1_11_lc_trk_g2_3
T_1_11_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_40
T_3_11_sp4_h_l_10
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.mult1_un96_sum_i_8
T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_3_12_sp4_h_l_9
T_4_12_lc_trk_g2_1
T_4_12_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.mult1_un89_sum_i
T_2_11_wire_logic_cluster/lc_3/out
T_2_8_sp4_v_t_46
T_0_12_span4_horz_28
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un89_sum_cry_2
T_1_11_wire_logic_cluster/lc_0/cout
T_1_11_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.func_stateZ1Z_0
T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_6/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.dutycycle_1_0_iv_0_o3Z0Z_1
T_9_8_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_38
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_47
T_11_11_sp4_h_l_4
T_11_11_lc_trk_g1_1
T_11_11_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_38
T_8_13_lc_trk_g1_3
T_8_13_input_2_6
T_8_13_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_47
T_11_11_sp4_h_l_4
T_11_11_lc_trk_g1_1
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_7/out
T_7_8_sp12_h_l_1
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_10_9_sp4_h_l_9
T_12_9_lc_trk_g2_4
T_12_9_input_2_2
T_12_9_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_10_9_sp4_h_l_3
T_12_9_lc_trk_g3_6
T_12_9_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_6_10_0_
T_6_10_wire_logic_cluster/carry_in_mux/cout
T_6_10_wire_logic_cluster/lc_0/in_3

Net : b2v_inst11.mult1_un89_sum_i_8
T_2_12_wire_logic_cluster/lc_7/out
T_2_12_sp4_h_l_3
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.N_200_i_cascade_
T_7_12_wire_logic_cluster/lc_1/ltout
T_7_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.func_state_RNIDQ4A1_3Z0Z_1
T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_6_8_sp4_v_t_44
T_6_4_sp4_v_t_37
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_6/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_6_8_sp4_v_t_44
T_5_11_lc_trk_g3_4
T_5_11_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_40
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_7/in_0

T_7_12_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_40
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_3/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_6_8_sp4_v_t_44
T_6_4_sp4_v_t_37
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_4_1
T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g2_2
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un96_sum
T_6_9_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_46
T_3_12_sp4_h_l_4
T_0_12_span4_horz_31
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_46
T_3_12_sp4_h_l_4
T_5_12_lc_trk_g2_1
T_5_12_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.mult1_un82_sum_i_8
T_2_11_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_36
T_3_12_sp4_h_l_7
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_4_1_cascade_
T_4_8_wire_logic_cluster/lc_2/ltout
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un96_sum_i
T_5_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_3
T_2_12_lc_trk_g1_7
T_2_12_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un96_sum_cry_2
T_1_12_wire_logic_cluster/lc_0/cout
T_1_12_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.dutycycleZ1Z_2
T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g2_5
T_11_9_wire_logic_cluster/lc_3/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g2_5
T_11_9_input_2_5
T_11_9_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.un1_dutycycle_94_cry_3_c_RNIDHZ0Z09
T_7_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_0
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_0
T_6_7_lc_trk_g1_5
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_7_cascade_
T_6_7_wire_logic_cluster/lc_3/ltout
T_6_7_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un1_dutycycle_94_cry_3
T_7_7_wire_logic_cluster/lc_3/cout
T_7_7_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un75_sum_i_8
T_2_11_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_40
T_3_12_sp4_h_l_11
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.dutycycle_RNIZ0Z_5
T_8_9_wire_logic_cluster/lc_2/out
T_6_9_sp4_h_l_1
T_6_9_lc_trk_g0_4
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycleZ1Z_12
T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.dutycycle_RNI_4Z0Z_2
T_6_8_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_axb_3_cascade_
T_6_8_wire_logic_cluster/lc_1/ltout
T_6_8_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycle_RNI_1Z0Z_0
T_5_8_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.un1_i3_mux_cascade_
T_6_8_wire_logic_cluster/lc_4/ltout
T_6_8_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycle_RNI_1Z0Z_5
T_6_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.d_i3_mux
T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g0_7
T_6_8_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_axb_3_1_0_cascade_
T_6_8_wire_logic_cluster/lc_0/ltout
T_6_8_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.mult1_un68_sum_i_8
T_4_10_wire_logic_cluster/lc_7/out
T_4_9_sp4_v_t_46
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_cry_6
T_6_9_wire_logic_cluster/lc_6/cout
T_6_9_wire_logic_cluster/lc_7/in_3

Net : b2v_inst11.func_state_RNI_2Z0Z_1_cascade_
T_11_10_wire_logic_cluster/lc_3/ltout
T_11_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un61_sum_i_8
T_4_10_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_38
T_4_12_lc_trk_g0_6
T_4_12_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.count_off_0_12
T_12_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.mult1_un103_sum
T_6_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_9
T_3_9_sp4_v_t_44
T_2_12_lc_trk_g3_4
T_2_12_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_37
T_4_10_sp4_h_l_0
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.mult1_un103_sum_cry_2
T_2_12_wire_logic_cluster/lc_0/cout
T_2_12_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un103_sum_i
T_4_10_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_47
T_4_12_sp4_v_t_36
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.un1_dutycycle_53_cry_5
T_6_9_wire_logic_cluster/lc_5/cout
T_6_9_wire_logic_cluster/lc_6/in_3

Net : b2v_inst11.count_clk_0_0
T_9_14_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_count_clk_1_sqmuxa_0_oZ0Z3
T_9_9_wire_logic_cluster/lc_1/out
T_10_9_sp4_h_l_2
T_9_9_sp4_v_t_45
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_1/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_10_9_sp4_h_l_2
T_9_9_sp4_v_t_45
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.N_168_cascade_
T_9_9_wire_logic_cluster/lc_0/ltout
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.N_172_i
T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_7_lc_trk_g0_5
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_7_lc_trk_g0_5
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_7_lc_trk_g1_5
T_7_7_input_2_6
T_7_7_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_4_sp4_v_t_45
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g0_0
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.func_state_RNI8H551Z0Z_0
T_8_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g2_7
T_8_10_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_46
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_46
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_2/in_0

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_sp4_h_l_3
T_7_6_sp4_v_t_45
T_4_6_sp4_h_l_8
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_sp4_h_l_3
T_7_6_sp4_v_t_45
T_4_6_sp4_h_l_8
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.func_state_RNIDQ4A1_3Z0Z_1_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un110_sum
T_6_9_wire_logic_cluster/lc_5/out
T_6_2_sp12_v_t_22
T_0_14_span12_horz_13
T_4_14_lc_trk_g0_5
T_4_14_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_39
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.count_clk_0_1
T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g2_7
T_7_15_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.mult1_un110_sum_i
T_5_11_wire_logic_cluster/lc_0/out
T_5_9_sp4_v_t_45
T_5_13_sp4_v_t_45
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un110_sum_cry_2
T_4_14_wire_logic_cluster/lc_0/cout
T_4_14_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.un1_dutycycle_53_cry_4
T_6_9_wire_logic_cluster/lc_4/cout
T_6_9_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.mult1_un117_sum
T_6_9_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_37
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_3
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_37
T_6_11_sp4_v_t_38
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.count_clk_0_15
T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g1_6
T_7_16_input_2_3
T_7_16_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un117_sum_cry_2
T_4_15_wire_logic_cluster/lc_0/cout
T_4_15_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un117_sum_i
T_5_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_47
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.N_381
T_9_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.count_offZ0Z_14
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_12_10_sp4_v_t_42
T_12_12_lc_trk_g2_7
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.count_off_1_14
T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_6/in_3

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.un3_count_off_1_cry_14
T_11_14_wire_logic_cluster/lc_5/cout
T_11_14_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.un3_count_off_1_cry_14_c_RNI7DTZ0Z63
T_11_14_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.count_offZ0Z_1
T_12_12_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_45
T_11_13_lc_trk_g3_5
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_45
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.count_clk_en
T_8_13_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_46
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_4/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_42
T_5_14_sp4_h_l_7
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/cen

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/cen

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/cen

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_13_sp4_v_t_42
T_6_13_sp4_h_l_1
T_9_13_sp4_v_t_43
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_4/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_13_sp4_v_t_42
T_6_13_sp4_h_l_1
T_9_13_sp4_v_t_43
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_4/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_13_sp4_v_t_42
T_6_13_sp4_h_l_1
T_9_13_sp4_v_t_43
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_4/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_13_sp4_v_t_42
T_6_13_sp4_h_l_1
T_9_13_sp4_v_t_43
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_4/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_13_sp4_v_t_42
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_13_sp4_v_t_42
T_8_16_lc_trk_g3_2
T_8_16_input_2_7
T_8_16_wire_logic_cluster/lc_7/in_2

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_9_15_sp4_v_t_42
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_42
T_8_14_sp4_v_t_47
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_clkZ0Z_3
T_8_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_3_14_sp12_h_l_0
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un1_count_off_0_sqmuxa_4_i_a2_5_0_cascade_
T_7_14_wire_logic_cluster/lc_5/ltout
T_7_14_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.N_379
T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.count_clk_en_0
T_8_12_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.N_428
T_7_14_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_44
T_9_12_sp4_h_l_9
T_9_12_lc_trk_g0_4
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.N_125
T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g0_5
T_11_12_wire_logic_cluster/lc_0/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_7/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_0/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_7/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_offZ0Z_8
T_11_15_wire_logic_cluster/lc_6/out
T_11_9_sp12_v_t_23
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_36
T_12_12_sp4_h_l_1
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.count_off_1_10
T_11_14_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.count_offZ0Z_9
T_12_13_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.un3_count_off_1_cry_13
T_11_14_wire_logic_cluster/lc_4/cout
T_11_14_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.count_clk_RNIDQ4A1Z0Z_7
T_8_13_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_45
T_10_12_sp4_h_l_8
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.count_off_1_13
T_11_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_0
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.count_off_1_9
T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.count_off_1_11
T_11_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.count_off_1_8
T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.count_offZ0Z_13
T_9_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_8
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_36
T_7_12_sp4_h_l_1
T_11_12_sp4_h_l_4
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un3_count_off_1_cry_9
T_11_14_wire_logic_cluster/lc_0/cout
T_11_14_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.un3_count_off_1_cry_10
T_11_14_wire_logic_cluster/lc_1/cout
T_11_14_wire_logic_cluster/lc_2/in_3

Net : bfn_11_14_0_
T_11_14_wire_logic_cluster/carry_in_mux/cout
T_11_14_wire_logic_cluster/lc_0/in_3

Net : b2v_inst11.count_off_1_1
T_11_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.count_off_1_2
T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_42
T_8_14_sp4_h_l_0
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g2_1
T_12_14_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.count_offZ0Z_0
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_6/in_3

T_11_12_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g0_1
T_11_13_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_7/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g1_1
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.un3_count_off_1_cry_1
T_11_13_wire_logic_cluster/lc_0/cout
T_11_13_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.count_off_1_0_cascade_
T_11_12_wire_logic_cluster/lc_0/ltout
T_11_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.count_off_1_4
T_11_13_wire_logic_cluster/lc_3/out
T_11_10_sp4_v_t_46
T_8_14_sp4_h_l_11
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst11.count_offZ0Z_2
T_9_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_37
T_11_13_sp4_h_l_5
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_1/in_1

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_12_10_sp4_v_t_38
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.count_offZ0Z_6
T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_40
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.count_off_1_6
T_11_13_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_42
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_42
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_offZ0Z_4
T_9_14_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_43
T_11_13_sp4_h_l_6
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_5/out
T_9_12_sp4_v_t_39
T_10_12_sp4_h_l_2
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.un3_count_off_1_cry_4
T_11_13_wire_logic_cluster/lc_3/cout
T_11_13_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.count_off_1_3
T_11_13_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_44
T_8_14_sp4_h_l_9
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_offZ0Z_3
T_9_14_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_12_10_sp4_v_t_40
T_12_12_lc_trk_g2_5
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.count_off_1_7
T_11_13_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_41
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_4/in_1

T_11_13_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_41
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un3_count_off_1_cry_6
T_11_13_wire_logic_cluster/lc_5/cout
T_11_13_wire_logic_cluster/lc_6/in_3

Net : b2v_inst11.count_offZ0Z_7
T_11_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_45
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_12_11_sp4_v_t_46
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.count_offZ0Z_11
T_12_13_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_2/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.count_offZ0Z_10
T_12_13_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g0_3
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un3_count_off_1_cry_3
T_11_13_wire_logic_cluster/lc_2/cout
T_11_13_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.un3_count_off_1_cry_2
T_11_13_wire_logic_cluster/lc_1/cout
T_11_13_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.un3_count_off_1_cry_7
T_11_13_wire_logic_cluster/lc_6/cout
T_11_13_wire_logic_cluster/lc_7/in_3

Net : b2v_inst11.un3_count_off_1_cry_12
T_11_14_wire_logic_cluster/lc_3/cout
T_11_14_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.count_offZ0Z_5
T_9_14_wire_logic_cluster/lc_7/out
T_10_13_sp4_v_t_47
T_11_13_sp4_h_l_10
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_9_14_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.count_off_1_5
T_11_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_0
T_9_13_sp4_v_t_37
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.un3_count_off_1_cry_5
T_11_13_wire_logic_cluster/lc_4/cout
T_11_13_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.count_clkZ0Z_8
T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g2_2
T_8_15_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.count_clk_0_9
T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.count_clkZ0Z_7
T_9_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_44
T_7_14_sp4_h_l_9
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g3_0
T_8_15_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_44
T_7_14_sp4_h_l_9
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_7/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_44
T_7_14_sp4_h_l_9
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.count_clkZ0Z_6
T_8_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g1_6
T_8_15_input_2_5
T_8_15_wire_logic_cluster/lc_5/in_2

T_8_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.count_clkZ0Z_2
T_8_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.count_clkZ0Z_4
T_8_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g1_4
T_8_15_input_2_3
T_8_15_wire_logic_cluster/lc_3/in_2

T_8_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.N_125_cascade_
T_11_12_wire_logic_cluster/lc_5/ltout
T_11_12_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_cry_3
T_6_9_wire_logic_cluster/lc_3/cout
T_6_9_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.mult1_un124_sum
T_6_9_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_38
T_6_12_sp4_v_t_46
T_5_14_lc_trk_g2_3
T_5_14_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_38
T_3_12_sp4_h_l_3
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.un1_dutycycle_53_cry_2
T_6_9_wire_logic_cluster/lc_2/cout
T_6_9_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.mult1_un124_sum_cry_2
T_5_14_wire_logic_cluster/lc_0/cout
T_5_14_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un124_sum_i
T_5_12_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g1_7
T_5_13_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.un3_count_off_1_cry_11
T_11_14_wire_logic_cluster/lc_2/cout
T_11_14_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.count_off_1_12
T_11_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.dutycycleZ1Z_0
T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_4/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_input_2_2
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un131_sum
T_6_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_4
T_6_9_sp4_v_t_41
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_4
T_6_9_sp4_v_t_41
T_6_11_lc_trk_g3_4
T_6_11_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.dutycycleZ1Z_1
T_11_11_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.un1_dutycycle_53_cry_1
T_6_9_wire_logic_cluster/lc_1/cout
T_6_9_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.mult1_un131_sum_i
T_6_11_wire_logic_cluster/lc_6/out
T_6_5_sp12_v_t_23
T_6_13_lc_trk_g2_0
T_6_13_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un131_sum_cry_2
T_5_13_wire_logic_cluster/lc_0/cout
T_5_13_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.dutycycle_RNIT35D7Z0Z_15_cascade_
T_7_10_wire_logic_cluster/lc_4/ltout
T_7_10_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.N_158_N_cascade_
T_7_10_wire_logic_cluster/lc_3/ltout
T_7_10_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycle_en_11_cascade_
T_7_10_wire_logic_cluster/lc_1/ltout
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.mult1_un138_sum
T_6_9_wire_logic_cluster/lc_1/out
T_6_6_sp12_v_t_22
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_1/out
T_6_6_sp12_v_t_22
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.mult1_un138_sum_i
T_6_11_wire_logic_cluster/lc_3/out
T_6_10_sp12_v_t_22
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.mult1_un138_sum_cry_2_c
T_6_13_wire_logic_cluster/lc_0/cout
T_6_13_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.N_153_N
T_8_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g3_7
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycle_RNIT35D7Z0Z_13
T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_5_7_sp4_h_l_8
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_5_7_sp4_h_l_8
T_6_7_lc_trk_g2_0
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.un1_dutycycle_53_cry_0
T_6_9_wire_logic_cluster/lc_0/cout
T_6_9_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un145_sum
T_7_13_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g1_2
T_6_14_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.dutycycleZ1Z_4
T_6_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_input_2_3
T_6_7_wire_logic_cluster/lc_3/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.dutycycle_0_3
T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_input_2_3
T_7_9_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.mult1_un145_sum_cry_2
T_6_14_wire_logic_cluster/lc_0/cout
T_6_14_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un145_sum_cascade_
T_7_13_wire_logic_cluster/lc_2/ltout
T_7_13_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.mult1_un145_sum_i
T_7_13_wire_logic_cluster/lc_3/out
T_7_13_sp4_h_l_11
T_6_13_sp4_v_t_40
T_6_15_lc_trk_g3_5
T_6_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.dutycycle_eena_7
T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g0_6
T_8_8_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.dutycycle_rst_8
T_7_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_41
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_11_cZ0
T_7_8_wire_logic_cluster/lc_3/cout
T_7_8_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.dutycycleZ1Z_7
T_4_5_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.dutycycle_RNI9LPN6Z0Z_10
T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.dutycycle_RNITSFK3Z0Z_10_cascade_
T_5_6_wire_logic_cluster/lc_0/ltout
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_2_cascade_
T_11_9_wire_logic_cluster/lc_3/ltout
T_11_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.mult1_un152_sum_i
T_11_9_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_37
T_11_11_sp4_v_t_37
T_8_15_sp4_h_l_0
T_4_15_sp4_h_l_0
T_5_15_lc_trk_g2_0
T_5_15_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.un1_dutycycle_94_cry_1_c_RNIBDUZ0Z8
T_7_7_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_45
T_9_8_sp4_h_l_8
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.dutycycle_1_0_iv_i_0_2
T_11_8_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g1_4
T_11_9_input_2_3
T_11_9_wire_logic_cluster/lc_3/in_2

T_11_8_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_1_cZ0
T_7_7_wire_logic_cluster/lc_1/cout
T_7_7_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.N_315_cascade_
T_11_12_wire_logic_cluster/lc_4/ltout
T_11_12_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.dutycycle_RNI9LPN6Z0Z_9_cascade_
T_5_6_wire_logic_cluster/lc_6/ltout
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.mult1_un159_sum_cry_1
T_5_15_wire_logic_cluster/lc_0/cout
T_5_15_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.mult1_un159_sum_i
T_5_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g3_7
T_4_16_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.dutycycleZ1Z_8
T_6_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst200.un25_clk_100khz_14
T_2_8_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_46
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst200.countZ0Z_0
T_2_5_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g3_7
T_1_4_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g1_7
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g3_7
T_1_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g3_7
T_1_4_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_46
T_1_8_lc_trk_g2_3
T_1_8_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst200.count_1_0
T_1_8_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_40
T_2_5_lc_trk_g2_0
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst200.un2_count_1_cry_1_c_RNIJNSDZ0
T_1_6_wire_logic_cluster/lc_1/out
T_1_2_sp4_v_t_39
T_1_3_lc_trk_g2_7
T_1_3_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g0_1
T_1_5_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst200.un2_count_1_cry_1
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : b2v_inst200.un2_count_1_axb_1
T_1_4_wire_logic_cluster/lc_6/out
T_1_3_sp4_v_t_44
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst200.count_RNIZ0Z_1_cascade_
T_1_4_wire_logic_cluster/lc_5/ltout
T_1_4_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst200.count_RNI5RUP8Z0Z_8
T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g0_6
T_1_7_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_0_6_span12_horz_16
T_4_0_span12_vert_11
T_4_1_lc_trk_g3_3
T_4_1_wire_logic_cluster/lc_3/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_2_1_sp4_v_t_44
T_3_1_sp4_h_l_9
T_5_1_lc_trk_g2_4
T_5_1_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_2_1_sp4_v_t_44
T_3_1_sp4_h_l_9
T_5_1_lc_trk_g3_4
T_5_1_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst200.countZ0Z_2
T_1_3_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_44
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_1/in_1

T_1_3_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g1_6
T_1_4_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst200.un2_count_1_cry_2_c_RNIKPTDZ0
T_1_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_37
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_37
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_37
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst200.un2_count_1_cry_2
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : b2v_inst200.count_enZ0
T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_5_sp4_v_t_36
T_0_9_span4_horz_6
T_0_9_lc_trk_g1_6
T_0_9_wire_gbuf/in

End 

Net : b2v_inst200.un2_count_1_cry_3_c_RNILRUDZ0
T_1_6_wire_logic_cluster/lc_3/out
T_1_2_sp4_v_t_43
T_1_3_lc_trk_g3_3
T_1_3_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst200.un2_count_1_cry_3
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : b2v_inst200.un2_count_1_cry_4
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : b2v_inst200.countZ0Z_4
T_1_3_wire_logic_cluster/lc_7/out
T_1_2_sp4_v_t_46
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

T_1_3_wire_logic_cluster/lc_7/out
T_0_3_span12_horz_21
T_2_3_sp12_v_t_22
T_2_8_lc_trk_g2_6
T_2_8_input_2_4
T_2_8_wire_logic_cluster/lc_4/in_2

End 

Net : N_411
T_5_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_3/in_1

T_5_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g2_2
T_5_1_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g2_2
T_5_1_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst200.un25_clk_100khz_3
T_2_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst200.m6_i_0
T_5_1_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g3_6
T_5_1_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst200.count_en_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_0
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_7/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_glb2local_0
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_7/in_1

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_glb2local_3
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_6/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_glb2local_1
T_1_3_lc_trk_g0_5
T_1_3_wire_logic_cluster/lc_6/in_1

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_0
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_0/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_glb2local_1
T_1_3_lc_trk_g0_5
T_1_3_wire_logic_cluster/lc_7/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/in_1

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_glb2local_0
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_3/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_glb2local_0
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_glb2local_2
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_3/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_glb2local_0
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_7/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_3/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_0
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_glb2local_0
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_glb2local_2
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_glb2local_3
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_0/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_glb2local_0
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_5/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_glb2local_3
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_4/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_glb2local_3
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_2/in_1

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_glb2local_2
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_glb2local_2
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_5/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_0
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_0
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst200.un2_count_1_cry_4_c_RNIMTVDZ0
T_1_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_0_6_span4_horz_29
T_2_6_sp4_v_t_47
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst200.un2_count_1_axb_3
T_2_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_40
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : N_222
T_11_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_2
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_5_0_span4_vert_25
T_5_1_lc_trk_g2_1
T_5_1_wire_logic_cluster/lc_6/in_3

T_11_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_2
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_5_0_span4_vert_25
T_5_1_lc_trk_g2_1
T_5_1_wire_logic_cluster/lc_5/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_2
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_5_0_span4_vert_25
T_5_2_lc_trk_g1_4
T_5_2_wire_logic_cluster/lc_2/in_3

T_11_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_2
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_5_0_span4_vert_25
T_5_2_lc_trk_g1_4
T_5_2_wire_logic_cluster/lc_7/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_2
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_5_0_span4_vert_25
T_5_2_lc_trk_g1_4
T_5_2_wire_logic_cluster/lc_1/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_2
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_5_0_span4_vert_25
T_4_2_lc_trk_g2_4
T_4_2_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst200.N_58_cascade_
T_5_1_wire_logic_cluster/lc_0/ltout
T_5_1_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst6.delayed_vccin_vccinaux_okZ0_cascade_
T_11_7_wire_logic_cluster/lc_4/ltout
T_11_7_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst200.un2_count_1_cry_5_cZ0
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

Net : b2v_inst6.N_276_0
T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_4/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst200.un2_count_1_axb_5
T_2_7_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst200.count_1_6
T_1_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_3/in_1

T_1_6_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst200.curr_stateZ0Z_0_cascade_
T_5_1_wire_logic_cluster/lc_1/ltout
T_5_1_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst6.countZ0Z_0
T_12_4_wire_logic_cluster/lc_0/out
T_12_2_sp4_v_t_45
T_12_6_lc_trk_g0_0
T_12_6_wire_logic_cluster/lc_1/in_1

T_12_4_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_37
T_11_1_lc_trk_g2_5
T_11_1_wire_logic_cluster/lc_0/in_1

T_12_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g0_0
T_12_4_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst6.N_3034_i_cascade_
T_11_7_wire_logic_cluster/lc_1/ltout
T_11_7_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst6.curr_stateZ0Z_0
T_11_6_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_3/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst200.countZ0Z_6
T_2_5_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g0_3
T_1_6_input_2_5
T_1_6_wire_logic_cluster/lc_5/in_2

T_2_5_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst200.un2_count_1_cry_6
T_1_6_wire_logic_cluster/lc_5/cout
T_1_6_wire_logic_cluster/lc_6/in_3

Net : b2v_inst6.N_394
T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_sp4_v_t_42
T_11_6_lc_trk_g1_2
T_11_6_wire_logic_cluster/lc_2/in_3

T_12_3_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_26
T_12_1_lc_trk_g2_2
T_12_1_wire_logic_cluster/lc_4/in_0

T_12_3_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_26
T_12_1_lc_trk_g2_2
T_12_1_wire_logic_cluster/lc_0/in_0

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_lc_trk_g0_7
T_11_3_wire_logic_cluster/lc_6/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_sp4_v_t_42
T_11_5_lc_trk_g3_7
T_11_5_wire_logic_cluster/lc_5/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_sp4_v_t_42
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_2/in_3

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_12_3_lc_trk_g0_2
T_12_3_wire_logic_cluster/lc_5/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_26
T_12_1_lc_trk_g2_2
T_12_1_wire_logic_cluster/lc_6/in_0

T_12_3_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_26
T_12_1_lc_trk_g2_2
T_12_1_wire_logic_cluster/lc_2/in_0

T_12_3_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_26
T_12_1_lc_trk_g2_2
T_12_1_wire_logic_cluster/lc_7/in_3

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g2_1
T_12_3_wire_logic_cluster/lc_4/in_3

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_sp4_v_t_42
T_11_6_lc_trk_g1_2
T_11_6_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_sp4_v_t_42
T_11_5_lc_trk_g3_7
T_11_5_wire_logic_cluster/lc_7/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_sp4_v_t_42
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_4/in_3

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_lc_trk_g0_7
T_11_3_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_sp4_h_l_7
T_11_3_sp4_v_t_42
T_11_6_lc_trk_g1_2
T_11_6_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst200.countZ0Z_7
T_2_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_input_2_6
T_1_6_wire_logic_cluster/lc_6/in_2

T_2_5_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_16
T_2_8_lc_trk_g2_3
T_2_8_input_2_7
T_2_8_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst200.un2_count_1_cry_6_c_RNIO12EZ0
T_1_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g0_6
T_1_5_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst200.un2_count_1_cry_7
T_1_6_wire_logic_cluster/lc_6/cout
T_1_6_wire_logic_cluster/lc_7/in_3

Net : b2v_inst6.curr_state_7_0_cascade_
T_11_6_wire_logic_cluster/lc_2/ltout
T_11_6_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst6.N_3036_i
T_12_6_wire_logic_cluster/lc_1/out
T_12_2_sp4_v_t_39
T_12_3_lc_trk_g3_7
T_12_3_wire_logic_cluster/lc_1/in_3

T_12_6_wire_logic_cluster/lc_1/out
T_12_2_sp4_v_t_39
T_12_4_lc_trk_g2_2
T_12_4_wire_logic_cluster/lc_5/in_1

T_12_6_wire_logic_cluster/lc_1/out
T_12_2_sp4_v_t_39
T_12_3_lc_trk_g3_7
T_12_3_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst6.count_RNIM6FE1Z0Z_0
T_12_3_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g0_7
T_12_4_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst6.N_389
T_12_4_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g1_4
T_12_3_wire_logic_cluster/lc_7/in_0

T_12_4_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g1_4
T_12_3_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst200.count_1_8
T_1_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_3/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_2/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst6.count_1_i_a3_12_0_cascade_
T_12_4_wire_logic_cluster/lc_3/ltout
T_12_4_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst6.N_3053_i_cascade_
T_11_6_wire_logic_cluster/lc_6/ltout
T_11_6_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst6.count_en
T_11_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_wire_logic_cluster/lc_2/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_wire_logic_cluster/lc_6/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_2_lc_trk_g3_1
T_12_2_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_36
T_12_1_lc_trk_g2_4
T_12_1_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_36
T_12_1_lc_trk_g2_4
T_12_1_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g2_0
T_12_3_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g0_0
T_11_3_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g1_0
T_11_5_wire_logic_cluster/lc_6/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g1_0
T_11_5_wire_logic_cluster/lc_3/in_0

T_11_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g2_0
T_11_4_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g2_0
T_12_3_wire_logic_cluster/lc_6/in_0

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_2_lc_trk_g3_1
T_12_2_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_2_lc_trk_g3_1
T_12_2_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_2_lc_trk_g3_1
T_12_2_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_2_lc_trk_g3_1
T_12_2_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g2_0
T_11_4_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g0_0
T_11_3_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_42
T_12_0_span4_vert_3
T_12_1_lc_trk_g1_3
T_12_1_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_42
T_12_0_span4_vert_3
T_12_1_lc_trk_g1_3
T_12_1_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_42
T_12_0_span4_vert_3
T_12_1_lc_trk_g1_3
T_12_1_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g2_0
T_11_4_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g0_0
T_11_3_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_38
T_12_3_lc_trk_g3_3
T_12_3_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_38
T_12_3_lc_trk_g3_3
T_12_3_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_42
T_12_4_lc_trk_g0_2
T_12_4_wire_logic_cluster/lc_2/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_42
T_12_4_lc_trk_g0_2
T_12_4_wire_logic_cluster/lc_2/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_0_span4_vert_31
T_12_2_lc_trk_g0_2
T_12_2_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_0_span4_vert_31
T_12_2_lc_trk_g0_2
T_12_2_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_0_span4_vert_31
T_12_2_lc_trk_g0_2
T_12_2_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_11_2_sp4_v_t_45
T_11_0_span4_vert_22
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_7/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_38
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_38
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_38
T_11_3_lc_trk_g1_3
T_11_3_wire_logic_cluster/lc_7/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_38
T_11_3_lc_trk_g1_3
T_11_3_wire_logic_cluster/lc_7/cen

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_sp4_v_t_38
T_11_3_lc_trk_g1_3
T_11_3_wire_logic_cluster/lc_7/cen

T_11_4_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g0_0
T_11_3_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_12_5_lc_trk_g3_0
T_12_5_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_41
T_12_0_span4_vert_7
T_12_1_lc_trk_g0_7
T_12_1_input_2_3
T_12_1_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst6.curr_stateZ0Z_1_cascade_
T_11_6_wire_logic_cluster/lc_5/ltout
T_11_6_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst6.count_1_i_a3_3_0_cascade_
T_12_4_wire_logic_cluster/lc_2/ltout
T_12_4_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst200.un2_count_1_axb_8
T_2_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst200.un2_count_1_cry_8_c_RNIQ54EZ0
T_1_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_1/in_0

T_1_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_1_7_0_
T_1_7_wire_logic_cluster/carry_in_mux/cout
T_1_7_wire_logic_cluster/lc_0/in_3

Net : N_241
T_11_7_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g1_6
T_11_6_wire_logic_cluster/lc_4/in_3

T_11_7_wire_logic_cluster/lc_6/out
T_11_1_sp12_v_t_23
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst6.N_42_cascade_
T_11_6_wire_logic_cluster/lc_4/ltout
T_11_6_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst6.curr_state_RNIM6FE1Z0Z_1
T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_4_lc_trk_g3_6
T_11_4_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_7/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_0_span4_vert_27
T_11_1_lc_trk_g2_3
T_11_1_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_1_lc_trk_g3_2
T_12_1_wire_logic_cluster/lc_4/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_1_lc_trk_g3_2
T_12_1_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_4_lc_trk_g3_6
T_11_4_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_6/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_5/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_0_span4_vert_27
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_0_span4_vert_27
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_3/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_0_span4_vert_27
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_0_span4_vert_27
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_5/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_11_0_span4_vert_27
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_6/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_1_lc_trk_g3_2
T_12_1_wire_logic_cluster/lc_7/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_0/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_3_sp4_v_t_36
T_12_4_lc_trk_g2_4
T_12_4_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_3_sp4_v_t_36
T_12_4_lc_trk_g2_4
T_12_4_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_1_lc_trk_g3_2
T_12_1_wire_logic_cluster/lc_6/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_1_lc_trk_g3_2
T_12_1_wire_logic_cluster/lc_2/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_3_sp4_v_t_36
T_12_0_span4_vert_25
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_3_sp4_v_t_36
T_12_0_span4_vert_25
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_3_sp4_v_t_36
T_12_0_span4_vert_25
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_34
T_12_3_sp4_v_t_36
T_12_0_span4_vert_25
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_29
T_12_1_lc_trk_g3_5
T_12_1_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_29
T_12_1_lc_trk_g3_5
T_12_1_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_29
T_12_1_lc_trk_g3_5
T_12_1_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_29
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_5/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_7/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_29
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_12_3_sp4_v_t_39
T_12_0_span4_vert_29
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_4/in_3

T_11_6_wire_logic_cluster/lc_7/out
T_11_1_sp12_v_t_22
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_11_1_sp12_v_t_22
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_11_1_sp12_v_t_22
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_5/s_r

T_11_6_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst200.un2_count_1_cry_9
T_1_7_wire_logic_cluster/lc_0/cout
T_1_7_wire_logic_cluster/lc_1/in_3

Net : b2v_inst200.un2_count_1_axb_9
T_2_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst6.N_192
T_6_12_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_40
T_8_8_sp4_h_l_5
T_11_4_sp4_v_t_40
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_6/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_40
T_8_8_sp4_h_l_5
T_11_4_sp4_v_t_40
T_11_6_lc_trk_g3_5
T_11_6_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_40
T_8_8_sp4_h_l_5
T_11_4_sp4_v_t_40
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_2/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_40
T_8_8_sp4_h_l_5
T_11_4_sp4_v_t_40
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst200.countZ0Z_10
T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_1_7_lc_trk_g3_4
T_1_7_input_2_1
T_1_7_wire_logic_cluster/lc_1/in_2

T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst200.count_1_10
T_1_7_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_43
T_2_5_lc_trk_g3_3
T_2_5_input_2_6
T_2_5_wire_logic_cluster/lc_6/in_2

T_1_7_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_43
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst200.count_1_11
T_1_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_7/in_1

T_1_7_wire_logic_cluster/lc_2/out
T_1_4_sp4_v_t_44
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst200.un2_count_1_cry_11_c_RNI4CZ0Z39
T_1_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_3/in_1

T_1_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst200.countZ0Z_11
T_2_7_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g2_7
T_1_7_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_38
T_0_4_span4_horz_33
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst200.un2_count_1_cry_11
T_1_7_wire_logic_cluster/lc_2/cout
T_1_7_wire_logic_cluster/lc_3/in_3

Net : b2v_inst200.un2_count_1_cry_10
T_1_7_wire_logic_cluster/lc_1/cout
T_1_7_wire_logic_cluster/lc_2/in_3

Net : b2v_inst200.countZ0Z_12
T_2_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_1_8_0_
T_1_8_wire_logic_cluster/carry_in_mux/cout
T_1_8_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst200.un2_count_1_cry_12_c_RNI5EZ0Z49
T_1_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_6/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_5/in_0

T_1_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst200.un2_count_1_cry_12
T_1_7_wire_logic_cluster/lc_3/cout
T_1_7_wire_logic_cluster/lc_4/in_3

Net : b2v_inst200.un2_count_1_cry_15
T_1_7_wire_logic_cluster/lc_6/cout
T_1_7_wire_logic_cluster/lc_7/in_3

Net : b2v_inst200.un2_count_1_cry_14
T_1_7_wire_logic_cluster/lc_5/cout
T_1_7_wire_logic_cluster/lc_6/in_3

Net : b2v_inst200.countZ0Z_14
T_2_5_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_36
T_2_8_lc_trk_g1_1
T_2_8_input_2_2
T_2_8_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst200.countZ0Z_17
T_2_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_42
T_1_8_lc_trk_g1_7
T_1_8_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst200.un2_count_1_cry_14_c_RNI96RZ0Z71
T_1_7_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_1_7_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_5/in_1

T_1_7_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst200.count_1_16
T_1_7_wire_logic_cluster/lc_7/out
T_1_2_sp12_v_t_22
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_0/in_0

T_1_7_wire_logic_cluster/lc_7/out
T_1_2_sp12_v_t_22
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_4/in_0

T_1_7_wire_logic_cluster/lc_7/out
T_1_2_sp12_v_t_22
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst200.un2_count_1_axb_16
T_1_4_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_23
T_1_7_lc_trk_g2_3
T_1_7_input_2_7
T_1_7_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst200.un2_count_1_axb_13
T_2_8_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g3_6
T_1_7_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst200.un2_count_1_axb_15
T_2_6_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst200.un2_count_1_cry_16_c_RNI9MZ0Z89
T_1_8_wire_logic_cluster/lc_0/out
T_1_5_sp4_v_t_40
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_5/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst200.un2_count_1_cry_13
T_1_7_wire_logic_cluster/lc_4/cout
T_1_7_wire_logic_cluster/lc_5/in_3

Net : b2v_inst200.un2_count_1_cry_13_c_RNI6GZ0Z59
T_1_7_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_46
T_2_5_lc_trk_g2_3
T_2_5_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_46
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst200.count_RNI5RUP8Z0Z_8_cascade_
T_2_6_wire_logic_cluster/lc_6/ltout
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst200.un25_clk_100khz_13
T_1_4_wire_logic_cluster/lc_3/out
T_0_4_span4_horz_27
T_2_4_sp4_v_t_45
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst200.un25_clk_100khz_0
T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst6.count_rst_13_cascade_
T_12_4_wire_logic_cluster/lc_1/ltout
T_12_4_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycleZ1Z_9
T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst6.curr_state_RNIUP4B1Z0Z_0_cascade_
T_11_7_wire_logic_cluster/lc_3/ltout
T_11_7_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_10
T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.un1_clk_100khz_43_and_i_0_0_0
T_7_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.dutycycleZ0Z_3_cascade_
T_7_9_wire_logic_cluster/lc_1/ltout
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.un1_clk_100khz_43_and_i_0_d_0
T_7_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g0_2
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.dutycycle_e_1_3
T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.un1_dutycycle_94_cry_2_c_RNICFVZ0Z8
T_7_7_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_38
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.dutycycleZ1Z_11
T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_8_8_lc_trk_g3_2
T_8_8_input_2_5
T_8_8_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst6.curr_stateZ0Z_1
T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g0_5
T_11_6_wire_logic_cluster/lc_2/in_1

T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g1_5
T_11_6_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g1_5
T_11_6_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst200.un25_clk_100khz_6_cascade_
T_2_6_wire_logic_cluster/lc_5/ltout
T_2_6_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.dutycycle_set_0_0_cascade_
T_7_11_wire_logic_cluster/lc_5/ltout
T_7_11_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_dutycycle_94_cry_5_c_RNIFLZ0Z29
T_7_7_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_44
T_7_10_sp4_v_t_37
T_7_11_lc_trk_g3_5
T_7_11_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.un1_dutycycle_94_cry_5_cZ0
T_7_7_wire_logic_cluster/lc_5/cout
T_7_7_wire_logic_cluster/lc_6/in_3

Net : b2v_inst6.N_3053_i
T_11_6_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g1_6
T_11_7_wire_logic_cluster/lc_2/in_1

T_11_6_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g1_6
T_11_7_input_2_3
T_11_7_wire_logic_cluster/lc_3/in_2

T_11_6_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g1_6
T_11_7_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.dutycycle_set_1_cascade_
T_7_11_wire_logic_cluster/lc_0/ltout
T_7_11_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.un1_dutycycle_94_cry_4_c_RNIEJZ0Z19
T_7_7_wire_logic_cluster/lc_5/out
T_7_0_span12_vert_22
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_4
T_7_7_wire_logic_cluster/lc_4/cout
T_7_7_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.dutycycle_e_1_3_cascade_
T_7_9_wire_logic_cluster/lc_3/ltout
T_7_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_4_c_RNIVBPZ0Z5
T_8_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_0
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_0
T_7_15_lc_trk_g1_5
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.count_clkZ0Z_5
T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_count_clk_2_cry_6_c_RNI1GRZ0Z5
T_8_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_7_c_RNI2ISZ0Z5
T_8_15_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g3_7
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycleZ0Z_13
T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_0/in_0

T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.un1_dutycycle_94_cry_2
T_7_7_wire_logic_cluster/lc_2/cout
T_7_7_wire_logic_cluster/lc_3/in_3

Net : b2v_inst6.curr_state_1_1
T_11_6_wire_logic_cluster/lc_0/out
T_11_6_lc_trk_g0_0
T_11_6_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.count_clkZ0Z_1_cascade_
T_7_15_wire_logic_cluster/lc_6/ltout
T_7_15_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_5_c_RNI0EQZ0Z5
T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_7/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_input_2_6
T_8_14_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_1_c_RNIS5MZ0Z5
T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g1_1
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_3_c_RNIU9OZ0Z5
T_8_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_input_2_4
T_8_14_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_2_c_RNIT7NZ0Z5
T_8_15_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.dutycycleZ0Z_14
T_7_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_6/in_0

T_7_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.un1_dutycycle_94_cry_0_cZ0
T_7_7_wire_logic_cluster/lc_0/cout
T_7_7_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.un1_dutycycle_94_cry_0_c_RNIABTZ0Z8
T_7_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_7
T_10_7_sp4_v_t_37
T_11_11_sp4_h_l_0
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.dutycycle_1_0_1
T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g0_0
T_11_11_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.dutycycleZ0Z_15
T_7_10_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_38
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_38
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst6.count_0_1
T_12_4_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g2_7
T_12_4_wire_logic_cluster/lc_2/in_1

T_12_4_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g1_7
T_12_4_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.func_state_RNI_0Z0Z_0_cascade_
T_11_12_wire_logic_cluster/lc_3/ltout
T_11_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycle_eena
T_11_11_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.dutycycle_eena_0_cascade_
T_11_11_wire_logic_cluster/lc_6/ltout
T_11_11_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst6.count_0_0
T_12_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst200.un25_clk_100khz_7
T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst6.curr_state_1_0
T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.N_234_N
T_8_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g0_2
T_8_8_input_2_6
T_8_8_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst16.count_rst_3
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_sp12_h_l_1
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_sp12_h_l_1
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst16.countZ0Z_14
T_4_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_10
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_5/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst16.un4_count_1_cry_14
T_2_4_wire_logic_cluster/lc_5/cout
T_2_4_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst16.count_rst_4
T_2_4_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g2_6
T_1_3_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst16.un4_count_1_cry_11
T_2_4_wire_logic_cluster/lc_2/cout
T_2_4_wire_logic_cluster/lc_3/in_3

Net : b2v_inst16.count_rst_0_cascade_
T_1_2_wire_logic_cluster/lc_4/ltout
T_1_2_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst16.count_rst_2
T_2_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_8
T_4_4_lc_trk_g2_0
T_4_4_wire_logic_cluster/lc_5/in_3

T_2_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_8
T_4_4_lc_trk_g2_0
T_4_4_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst16.countZ0Z_13
T_4_4_wire_logic_cluster/lc_5/out
T_3_4_sp4_h_l_2
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_4/in_1

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst16.un4_count_1_cry_12
T_2_4_wire_logic_cluster/lc_3/cout
T_2_4_wire_logic_cluster/lc_4/in_3

Net : b2v_inst16.countZ0Z_11
T_1_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_43
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_2/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g2_5
T_1_2_wire_logic_cluster/lc_0/in_3

T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g2_5
T_1_2_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst16.un4_count_1_cry_13
T_2_4_wire_logic_cluster/lc_4/cout
T_2_4_wire_logic_cluster/lc_5/in_3

Net : b2v_inst16.countZ0Z_12
T_4_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_3
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_3/in_1

T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst16.un4_count_1_cry_7_THRU_CO
T_2_3_wire_logic_cluster/lc_7/out
T_2_0_span4_vert_38
T_1_1_lc_trk_g2_6
T_1_1_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g2_7
T_1_2_input_2_7
T_1_2_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst16.count_rst_11
T_2_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g2_5
T_1_3_wire_logic_cluster/lc_0/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g2_5
T_1_3_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst16.countZ0Z_6
T_1_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g0_0
T_2_3_wire_logic_cluster/lc_5/in_1

T_1_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst16.un4_count_1_cry_3
T_2_3_wire_logic_cluster/lc_2/cout
T_2_3_wire_logic_cluster/lc_3/in_3

Net : b2v_inst16.curr_stateZ0Z_1
T_4_6_wire_logic_cluster/lc_1/out
T_4_0_span12_vert_13
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_4_0_span12_vert_13
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_sp4_h_l_10
T_2_2_sp4_v_t_38
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_sp4_h_l_10
T_2_2_sp4_v_t_38
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_1/out
T_4_0_span12_vert_13
T_4_3_lc_trk_g3_1
T_4_3_input_2_0
T_4_3_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_4_0_span12_vert_13
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_sp4_h_l_10
T_7_6_sp4_h_l_10
T_10_6_sp4_v_t_38
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst16.count_rst_9_cascade_
T_2_1_wire_logic_cluster/lc_0/ltout
T_2_1_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst16.count_rst_6_cascade_
T_1_2_wire_logic_cluster/lc_1/ltout
T_1_2_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst16.count_en
T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_5/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_0_2_span4_horz_25
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_2/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_7/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_14
T_2_1_lc_trk_g0_6
T_2_1_wire_logic_cluster/lc_1/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_14
T_2_1_lc_trk_g0_6
T_2_1_wire_logic_cluster/lc_5/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_sp4_v_t_41
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_0/in_0

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_23
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_1/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_23
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_3/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_6_2_sp4_v_t_38
T_6_6_sp4_v_t_38
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_7/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_23
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_5/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_0_2_span4_horz_25
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_5/in_0

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_47
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_3/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_47
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_5/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_47
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_1/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_47
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_0/cen

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_47
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_0/cen

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_47
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_0/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_sp4_v_t_41
T_2_0_span4_vert_18
T_2_1_lc_trk_g0_2
T_2_1_wire_logic_cluster/lc_1/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_sp4_v_t_41
T_2_0_span4_vert_18
T_2_1_lc_trk_g0_2
T_2_1_wire_logic_cluster/lc_1/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_sp4_v_t_41
T_2_0_span4_vert_18
T_2_1_lc_trk_g0_2
T_2_1_wire_logic_cluster/lc_1/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_sp4_v_t_41
T_2_0_span4_vert_18
T_2_1_lc_trk_g0_2
T_2_1_wire_logic_cluster/lc_1/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_0_2_span4_horz_30
T_2_0_span4_vert_19
T_1_1_lc_trk_g3_3
T_1_1_wire_logic_cluster/lc_7/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_23
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_3/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_23
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_3/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_23
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_3/cen

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_31
T_0_3_span4_horz_7
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_31
T_0_3_span4_horz_7
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_0/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_0/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_sp4_v_t_47
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_1/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_47
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_7/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_31
T_0_3_span4_horz_7
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst16.countZ0Z_0
T_2_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_1/in_3

T_2_2_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g0_5
T_2_3_wire_logic_cluster/lc_0/in_1

T_2_2_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_3/in_3

T_2_2_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst16.un4_count_1_cry_6
T_2_3_wire_logic_cluster/lc_5/cout
T_2_3_wire_logic_cluster/lc_6/in_3

Net : b2v_inst16.un4_count_1_cry_5
T_2_3_wire_logic_cluster/lc_4/cout
T_2_3_wire_logic_cluster/lc_5/in_3

Net : b2v_inst16.un4_count_1_cry_4_THRU_CO
T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_32
T_2_1_lc_trk_g3_0
T_2_1_wire_logic_cluster/lc_4/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_32
T_2_1_lc_trk_g3_0
T_2_1_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst16.countZ0Z_5
T_2_1_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_42
T_2_3_lc_trk_g1_2
T_2_3_wire_logic_cluster/lc_4/in_1

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_4/in_0

T_2_1_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst16.un4_count_1_cry_4
T_2_3_wire_logic_cluster/lc_3/cout
T_2_3_wire_logic_cluster/lc_4/in_3

Net : b2v_inst16.countZ0Z_4
T_2_1_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_34
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_3/in_1

T_2_1_wire_logic_cluster/lc_1/out
T_3_0_span4_vert_35
T_2_1_lc_trk_g0_0
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

T_2_1_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_34
T_2_2_lc_trk_g0_7
T_2_2_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst16.countZ0Z_7
T_1_1_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_35
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_6/in_1

T_1_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_7/in_1

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_input_2_0
T_1_1_wire_logic_cluster/lc_0/in_2

T_1_1_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst16.count_rst_12_cascade_
T_1_1_wire_logic_cluster/lc_0/ltout
T_1_1_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst16.un4_count_1_cry_7
T_2_3_wire_logic_cluster/lc_6/cout
T_2_3_wire_logic_cluster/lc_7/in_3

Net : b2v_inst16.count_rst_1
T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst16.count_rst_10_cascade_
T_2_1_wire_logic_cluster/lc_4/ltout
T_2_1_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst16.count_rst_14_cascade_
T_1_1_wire_logic_cluster/lc_4/ltout
T_1_1_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst16.count_4_i_a3_10_0
T_4_4_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_45
T_0_2_span4_horz_8
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst16.count_rst_8
T_4_3_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst16.countZ0Z_3
T_4_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_0/in_3

T_4_4_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_46
T_0_3_span4_horz_11
T_2_3_lc_trk_g2_3
T_2_3_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_38
T_0_1_span4_horz_3
T_2_1_lc_trk_g3_3
T_2_1_wire_logic_cluster/lc_3/in_3

T_4_4_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst16.N_416
T_1_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_17
T_4_0_span12_vert_5
T_4_2_lc_trk_g3_2
T_4_2_wire_logic_cluster/lc_4/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_38
T_2_0_span4_vert_3
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_0/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_38
T_2_0_span4_vert_3
T_2_1_lc_trk_g1_3
T_2_1_input_2_4
T_2_1_wire_logic_cluster/lc_4/in_2

T_1_3_wire_logic_cluster/lc_5/out
T_1_0_span4_vert_34
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_0/in_3

T_1_3_wire_logic_cluster/lc_5/out
T_1_0_span4_vert_34
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_2/in_3

T_1_3_wire_logic_cluster/lc_5/out
T_1_0_span4_vert_34
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_4/in_3

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_4/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_38
T_2_0_span4_vert_3
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_2/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_38
T_2_0_span4_vert_3
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_6/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_38
T_2_0_span4_vert_3
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_7/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_38
T_2_0_span4_vert_3
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_3/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_1_0_span4_vert_34
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_6/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_38
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_0/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_0/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g0_5
T_1_2_wire_logic_cluster/lc_7/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_17
T_4_0_span12_vert_5
T_4_3_lc_trk_g2_1
T_4_3_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst16.countZ0Z_8
T_1_1_wire_logic_cluster/lc_3/out
T_2_0_span4_vert_39
T_2_3_lc_trk_g1_7
T_2_3_wire_logic_cluster/lc_7/in_1

T_1_1_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_7/in_1

T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_input_2_2
T_1_1_wire_logic_cluster/lc_2/in_2

T_1_1_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_2_4_0_
T_2_4_wire_logic_cluster/carry_in_mux/cout
T_2_4_wire_logic_cluster/lc_0/in_3

Net : b2v_inst16.un4_count_1_cry_3_THRU_CO
T_2_3_wire_logic_cluster/lc_3/out
T_2_0_span4_vert_30
T_2_1_lc_trk_g3_6
T_2_1_wire_logic_cluster/lc_0/in_1

T_2_3_wire_logic_cluster/lc_3/out
T_2_0_span4_vert_30
T_2_1_lc_trk_g3_6
T_2_1_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst16.count_rst_13_cascade_
T_1_1_wire_logic_cluster/lc_2/ltout
T_1_1_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst16.curr_state_7_0_1
T_4_2_wire_logic_cluster/lc_4/out
T_4_1_sp4_v_t_40
T_4_5_sp4_v_t_40
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst16.un4_count_1_cry_10
T_2_4_wire_logic_cluster/lc_1/cout
T_2_4_wire_logic_cluster/lc_2/in_3

Net : b2v_inst16.un4_count_1_cry_8_THRU_CO
T_2_4_wire_logic_cluster/lc_0/out
T_2_1_sp4_v_t_40
T_0_1_span4_horz_29
T_1_1_lc_trk_g2_0
T_1_1_input_2_4
T_1_1_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_0/out
T_2_1_sp4_v_t_40
T_0_1_span4_horz_29
T_1_1_lc_trk_g3_0
T_1_1_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst16.un4_count_1_cry_10_THRU_CO
T_2_4_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_41
T_1_2_lc_trk_g1_4
T_1_2_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_41
T_1_2_lc_trk_g1_4
T_1_2_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst16.N_414
T_2_2_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_5/in_1

T_2_2_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_4/in_3

T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst16.countZ0Z_1
T_1_2_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g2_2
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g3_2
T_1_2_wire_logic_cluster/lc_6/in_3

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g3_2
T_1_2_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst16.countZ0Z_9
T_1_1_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_43
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_0/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g3_5
T_1_1_wire_logic_cluster/lc_4/in_0

T_1_1_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_43
T_1_2_lc_trk_g1_6
T_1_2_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst16.N_26_cascade_
T_4_3_wire_logic_cluster/lc_6/ltout
T_4_3_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst16.un4_count_1_cry_6_THRU_CO
T_2_3_wire_logic_cluster/lc_6/out
T_2_0_span4_vert_36
T_1_1_lc_trk_g2_4
T_1_1_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_6/out
T_2_0_span4_vert_36
T_2_1_lc_trk_g2_4
T_2_1_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst16.N_268
T_9_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_11
T_5_10_sp4_h_l_7
T_4_6_sp4_v_t_37
T_4_2_sp4_v_t_37
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_11
T_5_10_sp4_h_l_7
T_4_6_sp4_v_t_37
T_4_2_sp4_v_t_37
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst16.N_208_0
T_12_11_wire_logic_cluster/lc_5/out
T_12_7_sp4_v_t_47
T_12_3_sp4_v_t_47
T_9_3_sp4_h_l_10
T_5_3_sp4_h_l_10
T_5_3_lc_trk_g1_7
T_5_3_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_5/out
T_12_7_sp4_v_t_47
T_12_3_sp4_v_t_47
T_9_3_sp4_h_l_10
T_5_3_sp4_h_l_10
T_4_3_lc_trk_g0_2
T_4_3_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_5/out
T_4_11_sp12_h_l_1
T_3_0_span12_vert_21
T_3_4_sp4_v_t_40
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst16.curr_state_RNIUCAD1Z0Z_0
T_5_3_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_18
T_6_10_sp12_h_l_1
T_9_10_lc_trk_g0_1
T_9_10_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_7/out
T_5_1_sp4_v_t_43
T_2_5_sp4_h_l_11
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst6.un2_count_1_cry_8_THRU_CO
T_11_2_wire_logic_cluster/lc_0/out
T_11_0_span12_vert_19
T_11_5_lc_trk_g2_3
T_11_5_wire_logic_cluster/lc_2/in_1

T_11_2_wire_logic_cluster/lc_0/out
T_11_0_span12_vert_19
T_11_5_lc_trk_g2_3
T_11_5_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst6.un2_count_1_axb_9
T_11_5_wire_logic_cluster/lc_3/out
T_11_1_sp4_v_t_43
T_11_2_lc_trk_g2_3
T_11_2_wire_logic_cluster/lc_0/in_1

T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g3_3
T_11_5_input_2_2
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst6.count_rst_5_cascade_
T_11_5_wire_logic_cluster/lc_2/ltout
T_11_5_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst6.count_rst_4
T_11_2_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_47
T_11_4_lc_trk_g0_2
T_11_4_wire_logic_cluster/lc_7/in_1

T_11_2_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_47
T_11_4_lc_trk_g1_2
T_11_4_wire_logic_cluster/lc_2/in_1

T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst6.un2_count_1_cry_9
T_11_2_wire_logic_cluster/lc_0/cout
T_11_2_wire_logic_cluster/lc_1/in_3

Net : b2v_inst6.countZ0Z_11
T_12_3_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g3_6
T_11_2_wire_logic_cluster/lc_2/in_1

T_12_3_wire_logic_cluster/lc_6/out
T_12_0_span12_vert_16
T_12_1_lc_trk_g2_0
T_12_1_wire_logic_cluster/lc_7/in_1

T_12_3_wire_logic_cluster/lc_6/out
T_12_3_lc_trk_g3_6
T_12_3_input_2_5
T_12_3_wire_logic_cluster/lc_5/in_2

T_12_3_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g0_6
T_12_4_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst6.un2_count_1_cry_10
T_11_2_wire_logic_cluster/lc_1/cout
T_11_2_wire_logic_cluster/lc_2/in_3

Net : b2v_inst6.count_rst_3_cascade_
T_12_3_wire_logic_cluster/lc_5/ltout
T_12_3_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst6.count_rst_1
T_11_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_7/in_0

T_11_2_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g0_4
T_11_3_wire_logic_cluster/lc_3/in_3

T_11_2_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g0_4
T_11_3_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst6.count_rst_2
T_11_2_wire_logic_cluster/lc_3/out
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_5/in_1

T_11_2_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_39
T_11_4_lc_trk_g2_7
T_11_4_wire_logic_cluster/lc_3/in_0

T_11_2_wire_logic_cluster/lc_3/out
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_11_2_0_
T_11_2_wire_logic_cluster/carry_in_mux/cout
T_11_2_wire_logic_cluster/lc_0/in_3

Net : b2v_inst6.un2_count_1_cry_10_THRU_CO
T_11_2_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g3_2
T_12_3_wire_logic_cluster/lc_5/in_0

T_11_2_wire_logic_cluster/lc_2/out
T_12_0_span4_vert_16
T_12_1_lc_trk_g1_0
T_12_1_input_2_7
T_12_1_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst6.un2_count_1_cry_11
T_11_2_wire_logic_cluster/lc_2/cout
T_11_2_wire_logic_cluster/lc_3/in_3

Net : b2v_inst6.un2_count_1_cry_12
T_11_2_wire_logic_cluster/lc_3/cout
T_11_2_wire_logic_cluster/lc_4/in_3

Net : b2v_inst6.un2_count_1_axb_12
T_12_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g3_5
T_11_2_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst6.un2_count_1_axb_10
T_11_4_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_38
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst6.countZ0Z_8
T_11_5_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_20
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_7/in_1

T_11_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g1_6
T_11_5_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g0_6
T_12_5_input_2_0
T_12_5_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst6.un2_count_1_cry_13
T_11_2_wire_logic_cluster/lc_4/cout
T_11_2_wire_logic_cluster/lc_5/in_3

Net : b2v_inst6.un2_count_1_cry_6_THRU_CO
T_11_1_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_12
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_6/in_0

T_11_1_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_12
T_11_3_lc_trk_g2_0
T_11_3_input_2_4
T_11_3_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst6.count_rst_6_cascade_
T_11_5_wire_logic_cluster/lc_5/ltout
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst6.un2_count_1_axb_13
T_12_2_wire_logic_cluster/lc_7/out
T_11_2_lc_trk_g2_7
T_11_2_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst6.un2_count_1_cry_7_THRU_CO
T_11_1_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_14
T_11_5_lc_trk_g3_6
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

T_11_1_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_14
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst6.un2_count_1_cry_13_c_RNI06SPZ0Z1
T_11_2_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g1_5
T_12_2_wire_logic_cluster/lc_3/in_1

T_11_2_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g1_5
T_12_2_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst6.count_1_i_a3_2_0
T_11_3_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g2_3
T_12_4_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst6.un2_count_1_cry_3_THRU_CO
T_11_1_wire_logic_cluster/lc_3/out
T_12_1_lc_trk_g0_3
T_12_1_wire_logic_cluster/lc_0/in_1

T_11_1_wire_logic_cluster/lc_3/out
T_12_1_lc_trk_g0_3
T_12_1_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst6.countZ0Z_15_cascade_
T_11_3_wire_logic_cluster/lc_2/ltout
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst6.countZ0Z_14
T_12_2_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst6.un2_count_1_cry_4_THRU_CO
T_11_1_wire_logic_cluster/lc_4/out
T_12_0_span4_vert_41
T_12_3_lc_trk_g0_1
T_12_3_wire_logic_cluster/lc_2/in_1

T_11_1_wire_logic_cluster/lc_4/out
T_12_0_span4_vert_41
T_12_3_lc_trk_g0_1
T_12_3_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst6.un2_count_1_cry_4
T_11_1_wire_logic_cluster/lc_3/cout
T_11_1_wire_logic_cluster/lc_4/in_3

Net : b2v_inst6.countZ0Z_0_cascade_
T_12_4_wire_logic_cluster/lc_0/ltout
T_12_4_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst6.un2_count_1_cry_2
T_11_1_wire_logic_cluster/lc_1/cout
T_11_1_wire_logic_cluster/lc_2/in_3

Net : b2v_inst6.un2_count_1_cry_6
T_11_1_wire_logic_cluster/lc_5/cout
T_11_1_wire_logic_cluster/lc_6/in_3

Net : b2v_inst6.count_rst_9_cascade_
T_12_3_wire_logic_cluster/lc_2/ltout
T_12_3_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst6.un2_count_1_cry_5_c_RNIRATZ0Z3
T_11_1_wire_logic_cluster/lc_5/out
T_11_0_span4_vert_42
T_11_4_lc_trk_g1_7
T_11_4_wire_logic_cluster/lc_1/in_3

T_11_1_wire_logic_cluster/lc_5/out
T_11_0_span4_vert_26
T_12_3_sp4_h_l_2
T_12_3_lc_trk_g0_7
T_12_3_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst6.un2_count_1_cry_3
T_11_1_wire_logic_cluster/lc_2/cout
T_11_1_wire_logic_cluster/lc_3/in_3

Net : b2v_inst6.un2_count_1_cry_1
T_11_1_wire_logic_cluster/lc_0/cout
T_11_1_wire_logic_cluster/lc_1/in_3

Net : b2v_inst6.un2_count_1_cry_5
T_11_1_wire_logic_cluster/lc_4/cout
T_11_1_wire_logic_cluster/lc_5/in_3

Net : b2v_inst6.count_rst_10_cascade_
T_12_1_wire_logic_cluster/lc_0/ltout
T_12_1_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst6.un2_count_1_axb_4
T_12_1_wire_logic_cluster/lc_1/out
T_11_1_lc_trk_g2_1
T_11_1_input_2_3
T_11_1_wire_logic_cluster/lc_3/in_2

T_12_1_wire_logic_cluster/lc_1/out
T_12_1_lc_trk_g1_1
T_12_1_input_2_0
T_12_1_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst6.un2_count_1_axb_2
T_12_2_wire_logic_cluster/lc_1/out
T_11_1_lc_trk_g3_1
T_11_1_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst6.count_rst
T_11_2_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g1_6
T_11_3_wire_logic_cluster/lc_2/in_3

T_11_2_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g1_6
T_11_3_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst6.count_rst_12
T_11_1_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g2_1
T_12_2_wire_logic_cluster/lc_1/in_0

T_11_1_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g2_1
T_12_2_wire_logic_cluster/lc_4/in_3

T_11_1_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g2_1
T_12_2_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst6.un2_count_1_axb_1
T_12_4_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_36
T_12_0_span4_vert_1
T_11_1_lc_trk_g1_1
T_11_1_input_2_0
T_11_1_wire_logic_cluster/lc_0/in_2

T_12_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g2_6
T_12_4_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst6.countZ0Z_6
T_11_4_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_39
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst6.un2_count_1_cry_7
T_11_1_wire_logic_cluster/lc_6/cout
T_11_1_wire_logic_cluster/lc_7/in_3

Net : b2v_inst6.un2_count_1_axb_7
T_11_3_wire_logic_cluster/lc_5/out
T_11_0_span4_vert_34
T_11_1_lc_trk_g3_2
T_11_1_wire_logic_cluster/lc_6/in_1

T_11_3_wire_logic_cluster/lc_5/out
T_11_3_lc_trk_g1_5
T_11_3_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst6.un2_count_1_cry_2_THRU_CO
T_11_1_wire_logic_cluster/lc_2/out
T_12_1_lc_trk_g1_2
T_12_1_wire_logic_cluster/lc_4/in_1

T_11_1_wire_logic_cluster/lc_2/out
T_12_1_lc_trk_g1_2
T_12_1_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst6.count_rst_13
T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g0_1
T_12_4_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst6.countZ0Z_5
T_12_3_wire_logic_cluster/lc_3/out
T_12_0_span4_vert_30
T_11_1_lc_trk_g1_6
T_11_1_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g2_3
T_12_3_wire_logic_cluster/lc_2/in_3

T_12_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g3_3
T_11_3_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst6.countZ0Z_3
T_12_1_wire_logic_cluster/lc_5/out
T_11_1_lc_trk_g3_5
T_11_1_input_2_2
T_11_1_wire_logic_cluster/lc_2/in_2

T_12_1_wire_logic_cluster/lc_5/out
T_12_1_lc_trk_g2_5
T_12_1_wire_logic_cluster/lc_3/in_0

T_12_1_wire_logic_cluster/lc_5/out
T_12_1_lc_trk_g1_5
T_12_1_input_2_4
T_12_1_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst6.N_389_cascade_
T_12_4_wire_logic_cluster/lc_4/ltout
T_12_4_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst6.count_rst_7
T_11_3_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g2_6
T_11_3_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst6.un2_count_1_cry_14
T_11_2_wire_logic_cluster/lc_5/cout
T_11_2_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst6.count_rst_11_cascade_
T_12_1_wire_logic_cluster/lc_4/ltout
T_12_1_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst16.un4_count_1_axb_2
T_2_2_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g0_7
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst6.count_1_i_a3_1_0
T_12_2_wire_logic_cluster/lc_4/out
T_12_0_span12_vert_11
T_12_4_lc_trk_g3_4
T_12_4_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst6.countZ0Z_14_cascade_
T_12_2_wire_logic_cluster/lc_3/ltout
T_12_2_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst6.delayed_vccin_vccinaux_ok_0
T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g1_7
T_11_7_wire_logic_cluster/lc_4/in_0

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g1_7
T_11_7_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.count_clk_1_14
T_8_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g2_5
T_7_16_wire_logic_cluster/lc_2/in_3

T_8_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g2_5
T_7_16_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.count_clk_1_11
T_8_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g2_2
T_7_16_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g0_2
T_8_16_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.mult1_un152_sum_cry_2
T_6_15_wire_logic_cluster/lc_0/cout
T_6_15_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.count_clk_1_13
T_8_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_6/in_3

T_8_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_clk_1_12
T_8_16_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g2_3
T_9_15_wire_logic_cluster/lc_2/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.count_clk_1_10
T_8_16_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_0/in_3

T_8_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst200.curr_state_3_0
T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g3_7
T_5_1_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst6.count_1_i_a3_7_0
T_11_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.dutycycle_1_0_iv_i_a3_0_0_2
T_11_9_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.N_295_cascade_
T_11_8_wire_logic_cluster/lc_3/ltout
T_11_8_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst16.N_26
T_4_3_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g1_6
T_4_2_wire_logic_cluster/lc_1/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_1_2_lc_trk_g0_6
T_1_2_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_2_2_lc_trk_g3_3
T_2_2_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_0/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_5/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_1_2_lc_trk_g0_6
T_1_2_input_2_4
T_1_2_wire_logic_cluster/lc_4/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_3_sp4_v_t_41
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_3_sp4_v_t_41
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_4/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_3_sp4_v_t_41
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_5/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_0_span4_vert_36
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_4/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_12
T_1_3_lc_trk_g0_7
T_1_3_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_3_sp4_v_t_41
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_2_2_lc_trk_g3_3
T_2_2_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_2_2_lc_trk_g3_3
T_2_2_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_0_span4_vert_28
T_1_1_lc_trk_g0_4
T_1_1_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_1_2_lc_trk_g0_6
T_1_2_wire_logic_cluster/lc_3/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_1_2_lc_trk_g0_6
T_1_2_input_2_0
T_1_2_wire_logic_cluster/lc_0/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_41
T_0_1_span4_horz_4
T_2_1_lc_trk_g3_4
T_2_1_input_2_7
T_2_1_wire_logic_cluster/lc_7/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_1_2_lc_trk_g0_6
T_1_2_wire_logic_cluster/lc_7/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_3_sp4_v_t_41
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_1/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_0_2_span4_horz_3
T_2_2_lc_trk_g3_3
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst6.N_394_cascade_
T_12_3_wire_logic_cluster/lc_1/ltout
T_12_3_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.N_382
T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp12_h_l_0
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst200.count_3_5
T_2_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_7/in_1

T_2_7_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g3_6
T_2_7_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst36.N_1_i_cascade_
T_9_2_wire_logic_cluster/lc_4/ltout
T_9_2_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst36.N_1_i
T_9_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g1_4
T_9_1_wire_logic_cluster/lc_2/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g1_4
T_9_1_wire_logic_cluster/lc_0/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_0_span4_vert_13
T_7_1_lc_trk_g1_5
T_7_1_wire_logic_cluster/lc_7/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_21
T_8_1_lc_trk_g3_5
T_8_1_input_2_4
T_8_1_wire_logic_cluster/lc_4/in_2

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g3_4
T_8_1_wire_logic_cluster/lc_1/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_3/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_1/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_6/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_0_span4_vert_13
T_7_1_lc_trk_g1_5
T_7_1_wire_logic_cluster/lc_2/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_0_span4_vert_13
T_7_1_lc_trk_g1_5
T_7_1_wire_logic_cluster/lc_6/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_0_span4_vert_13
T_7_1_lc_trk_g0_5
T_7_1_wire_logic_cluster/lc_4/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g3_4
T_8_1_wire_logic_cluster/lc_3/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g3_4
T_8_1_wire_logic_cluster/lc_7/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g3_4
T_8_1_wire_logic_cluster/lc_6/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g0_4
T_9_1_input_2_4
T_9_1_wire_logic_cluster/lc_4/in_2

T_9_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_3/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_0/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g2_4
T_9_2_wire_logic_cluster/lc_0/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g2_4
T_9_2_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst36.count_rst_0
T_8_4_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_40
T_6_2_sp4_h_l_11
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_40
T_6_2_sp4_h_l_11
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst36.un12_clk_100khz_1
T_9_3_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst36.un12_clk_100khz_13_cascade_
T_9_2_wire_logic_cluster/lc_3/ltout
T_9_2_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst36.un2_count_1_cry_14
T_8_4_wire_logic_cluster/lc_6/cout
T_8_4_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst36.un12_clk_100khz_6_cascade_
T_9_2_wire_logic_cluster/lc_2/ltout
T_9_2_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst36.curr_state_7_1
T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g2_2
T_9_1_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst36.count_rst
T_8_4_wire_logic_cluster/lc_7/out
T_8_1_sp4_v_t_38
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_2/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_8_1_sp4_v_t_38
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst36.count_2_9
T_11_4_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g2_6
T_11_4_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst36.countZ0Z_14
T_7_2_wire_logic_cluster/lc_5/out
T_8_1_sp4_v_t_43
T_8_4_lc_trk_g0_3
T_8_4_wire_logic_cluster/lc_6/in_1

T_7_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g2_5
T_7_2_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst36.count_rst_4
T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst36.countZ0Z_9
T_11_4_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_43
T_9_3_sp4_h_l_6
T_9_3_lc_trk_g1_3
T_9_3_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_3_4_sp12_h_l_1
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst36.count_rst_4_cascade_
T_9_2_wire_logic_cluster/lc_5/ltout
T_9_2_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst36.un2_count_1_axb_10
T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_5/in_1

T_9_2_wire_logic_cluster/lc_6/out
T_9_1_sp4_v_t_44
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst36.curr_stateZ0Z_1
T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g2_5
T_9_1_wire_logic_cluster/lc_0/in_1

T_9_1_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_43
T_11_4_sp4_h_l_6
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_4/in_0

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g2_5
T_9_1_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g2_5
T_9_1_input_2_7
T_9_1_wire_logic_cluster/lc_7/in_2

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g2_5
T_9_1_input_2_3
T_9_1_wire_logic_cluster/lc_3/in_2

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g2_5
T_9_1_wire_logic_cluster/lc_2/in_3

T_9_1_wire_logic_cluster/lc_5/out
T_9_0_span12_vert_10
T_9_1_sp4_v_t_38
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst36.count_rst_14
T_7_1_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g3_7
T_8_2_wire_logic_cluster/lc_7/in_3

T_7_1_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst36.count_rst_1
T_8_4_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_47
T_7_2_lc_trk_g2_2
T_7_2_wire_logic_cluster/lc_3/in_3

T_8_4_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_47
T_7_2_lc_trk_g2_2
T_7_2_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst36.countZ0Z_8
T_9_2_wire_logic_cluster/lc_1/out
T_9_0_span4_vert_47
T_8_4_lc_trk_g2_2
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_9_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g0_1
T_9_2_wire_logic_cluster/lc_0/in_1

T_9_2_wire_logic_cluster/lc_1/out
T_9_0_span4_vert_47
T_8_2_lc_trk_g2_2
T_8_2_input_2_6
T_8_2_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst36.count_rst_6
T_8_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g0_6
T_9_2_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst36.un2_count_1_axb_12
T_9_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g0_5
T_8_4_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst36.count_rst_2
T_8_4_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_6/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g3_4
T_9_3_input_2_7
T_9_3_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst36.countZ0Z_11
T_7_1_wire_logic_cluster/lc_3/out
T_8_0_span4_vert_39
T_8_4_lc_trk_g0_2
T_8_4_wire_logic_cluster/lc_3/in_1

T_7_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g0_3
T_7_1_wire_logic_cluster/lc_0/in_1

T_7_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g0_3
T_7_1_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst36.countZ0Z_13
T_7_2_wire_logic_cluster/lc_3/out
T_8_1_sp4_v_t_39
T_8_4_lc_trk_g1_7
T_8_4_wire_logic_cluster/lc_5/in_1

T_7_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst36.un2_count_1_cry_12
T_8_4_wire_logic_cluster/lc_4/cout
T_8_4_wire_logic_cluster/lc_5/in_3

Net : b2v_inst36.un2_count_1_cry_11
T_8_4_wire_logic_cluster/lc_3/cout
T_8_4_wire_logic_cluster/lc_4/in_3

Net : b2v_inst36.count_rst_3_cascade_
T_7_1_wire_logic_cluster/lc_2/ltout
T_7_1_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_8_4_0_
T_8_4_wire_logic_cluster/carry_in_mux/cout
T_8_4_wire_logic_cluster/lc_0/in_3

Net : b2v_inst36.un2_count_1_cry_7_THRU_CO
T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_37
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_6/in_1

T_8_4_wire_logic_cluster/lc_0/out
T_9_1_sp4_v_t_41
T_9_2_lc_trk_g3_1
T_9_2_input_2_0
T_9_2_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst36.un2_count_1_axb_7
T_8_2_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g0_2
T_8_3_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g0_2
T_8_2_input_2_0
T_8_2_wire_logic_cluster/lc_0/in_2

T_8_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst36.curr_state_7_0_cascade_
T_9_1_wire_logic_cluster/lc_0/ltout
T_9_1_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst36.un2_count_1_cry_13
T_8_4_wire_logic_cluster/lc_5/cout
T_8_4_wire_logic_cluster/lc_6/in_3

Net : b2v_inst36.un2_count_1_axb_6
T_9_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst36.un2_count_1_cry_6_THRU_CO
T_8_3_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_38
T_8_2_lc_trk_g2_3
T_8_2_input_2_1
T_8_2_wire_logic_cluster/lc_1/in_2

T_8_3_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst36.un2_count_1_cry_6
T_8_3_wire_logic_cluster/lc_6/cout
T_8_3_wire_logic_cluster/lc_7/in_3

Net : b2v_inst36.count_0_sqmuxa
T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_7/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_1/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g3_6
T_8_1_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g2_6
T_8_1_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_6_3_sp4_h_l_9
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_4/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_3/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_6_3_sp4_h_l_9
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_6/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_1/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_6/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g1_4
T_7_1_wire_logic_cluster/lc_2/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_9_3_sp4_v_t_41
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_4/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_44
T_8_4_lc_trk_g2_1
T_8_4_wire_logic_cluster/lc_5/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_9_3_sp4_v_t_41
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_6/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_44
T_8_4_lc_trk_g2_1
T_8_4_wire_logic_cluster/lc_1/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_44
T_8_4_lc_trk_g2_1
T_8_4_wire_logic_cluster/lc_7/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g1_4
T_7_1_wire_logic_cluster/lc_6/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g1_4
T_7_1_wire_logic_cluster/lc_4/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_3/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_7/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g3_6
T_8_1_wire_logic_cluster/lc_6/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_13
T_7_2_sp4_h_l_5
T_8_2_lc_trk_g3_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_sp4_h_l_4
T_11_1_sp4_v_t_44
T_11_4_lc_trk_g0_4
T_11_4_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_13
T_7_2_sp4_h_l_0
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_13
T_7_2_sp4_h_l_0
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_13
T_7_2_sp4_h_l_0
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_9_3_sp4_v_t_41
T_9_0_span4_vert_24
T_9_2_lc_trk_g1_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_9_3_sp4_v_t_41
T_9_0_span4_vert_24
T_9_2_lc_trk_g1_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_28
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_0/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_7/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst36.curr_stateZ0Z_0
T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_6/in_3

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_12_1_sp4_v_t_37
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_7/in_0

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_3/in_0

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_4/in_3

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_9_1_lc_trk_g0_2
T_9_1_input_2_0
T_9_1_wire_logic_cluster/lc_0/in_2

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_sp4_h_l_7
T_8_1_sp4_v_t_42
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst36.un2_count_1_cry_10
T_8_4_wire_logic_cluster/lc_2/cout
T_8_4_wire_logic_cluster/lc_3/in_3

Net : b2v_inst36.un2_count_1_cry_10_THRU_CO
T_8_4_wire_logic_cluster/lc_3/out
T_8_0_span4_vert_43
T_7_1_lc_trk_g3_3
T_7_1_input_2_2
T_7_1_wire_logic_cluster/lc_2/in_2

T_8_4_wire_logic_cluster/lc_3/out
T_8_0_span4_vert_43
T_7_1_lc_trk_g3_3
T_7_1_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst36.count_rst_7_cascade_
T_8_2_wire_logic_cluster/lc_1/ltout
T_8_2_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst36.count_rst_8
T_8_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g0_6
T_9_3_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g0_6
T_9_3_wire_logic_cluster/lc_2/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g1_6
T_9_3_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst36.un2_count_1_cry_0
T_8_3_wire_logic_cluster/lc_0/cout
T_8_3_wire_logic_cluster/lc_1/in_3

Net : b2v_inst36.un2_count_1_axb_1
T_7_1_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_35
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst36.un2_count_1_cry_5
T_8_3_wire_logic_cluster/lc_5/cout
T_8_3_wire_logic_cluster/lc_6/in_3

Net : b2v_inst36.un2_count_1_cry_1
T_8_3_wire_logic_cluster/lc_1/cout
T_8_3_wire_logic_cluster/lc_2/in_3

Net : b2v_inst36.countZ0Z_5
T_8_2_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_5/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g1_4
T_8_1_input_2_7
T_8_1_wire_logic_cluster/lc_7/in_2

T_8_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_input_2_3
T_8_2_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst36.count_rst_13
T_8_3_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_26
T_7_1_lc_trk_g0_2
T_7_1_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_26
T_7_1_lc_trk_g0_2
T_7_1_wire_logic_cluster/lc_5/in_3

T_8_3_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_26
T_7_1_lc_trk_g0_2
T_7_1_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst36.un2_count_1_axb_0
T_8_2_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g0_7
T_8_3_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst36.un2_count_1_cry_2
T_8_3_wire_logic_cluster/lc_2/cout
T_8_3_wire_logic_cluster/lc_3/in_3

Net : b2v_inst36.un2_count_1_axb_3
T_8_1_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_32
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/in_1

T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g1_0
T_8_1_input_2_3
T_8_1_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst36.count_rst_11
T_8_1_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g2_1
T_8_1_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst36.countZ0Z_4
T_9_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g2_3
T_8_3_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst36.un2_count_1_cry_3
T_8_3_wire_logic_cluster/lc_3/cout
T_8_3_wire_logic_cluster/lc_4/in_3

Net : b2v_inst36.un2_count_1_cry_4_THRU_CO
T_8_3_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_wire_logic_cluster/lc_3/in_0

T_8_3_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_34
T_8_1_lc_trk_g2_2
T_8_1_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst36.countZ0Z_2
T_8_1_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_42
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_2/in_1

T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_wire_logic_cluster/lc_2/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst36.un2_count_1_cry_4
T_8_3_wire_logic_cluster/lc_4/cout
T_8_3_wire_logic_cluster/lc_5/in_3

Net : b2v_inst36.count_rst_10
T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_3/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst36.count_rst_9_cascade_
T_8_2_wire_logic_cluster/lc_3/ltout
T_8_2_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst36.un2_count_1_cry_1_THRU_CO
T_8_3_wire_logic_cluster/lc_2/out
T_8_0_span4_vert_44
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_4/in_0

T_8_3_wire_logic_cluster/lc_2/out
T_8_0_span4_vert_44
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst36.un2_count_1_cry_2_THRU_CO
T_8_3_wire_logic_cluster/lc_3/out
T_9_0_span4_vert_31
T_8_1_lc_trk_g1_7
T_8_1_wire_logic_cluster/lc_1/in_1

T_8_3_wire_logic_cluster/lc_3/out
T_9_0_span4_vert_31
T_8_1_lc_trk_g1_7
T_8_1_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst36.count_rst_12_cascade_
T_8_1_wire_logic_cluster/lc_4/ltout
T_8_1_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst6.count_1_i_a3_0_0_cascade_
T_11_4_wire_logic_cluster/lc_2/ltout
T_11_4_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst36.curr_state_RNINSDSZ0Z_0
T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_22
T_7_1_lc_trk_g0_6
T_7_1_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_8_1_lc_trk_g3_0
T_8_1_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_8_1_lc_trk_g3_0
T_8_1_wire_logic_cluster/lc_0/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_9_3_lc_trk_g0_0
T_9_3_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_9_3_lc_trk_g0_0
T_9_3_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_9_2_lc_trk_g3_6
T_9_2_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_22
T_7_1_lc_trk_g0_6
T_7_1_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_9_3_lc_trk_g0_0
T_9_3_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_2_lc_trk_g0_6
T_7_2_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_2_lc_trk_g0_6
T_7_2_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_2_lc_trk_g0_6
T_7_2_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_4_sp4_v_t_43
T_9_0_span4_vert_43
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_4_sp4_v_t_43
T_9_0_span4_vert_43
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_4_sp4_v_t_43
T_9_0_span4_vert_43
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_19
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_19
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_19
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_15
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_2
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_15
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_2
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_15
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_2
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_15
T_11_2_sp4_v_t_39
T_11_4_lc_trk_g2_2
T_11_4_wire_logic_cluster/lc_1/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_sp4_v_t_40
T_8_3_sp4_h_l_11
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_4/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_sp4_v_t_40
T_8_3_sp4_h_l_11
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_4/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_sp4_v_t_40
T_8_3_sp4_h_l_11
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_4/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_6/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_22
T_8_2_sp4_h_l_11
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_22
T_8_2_sp4_h_l_11
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_9_2_lc_trk_g3_6
T_9_2_wire_logic_cluster/lc_6/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_9_3_lc_trk_g0_0
T_9_3_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_sp4_v_t_40
T_8_3_sp4_h_l_11
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_22
T_8_2_sp4_h_l_11
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_8_1_lc_trk_g3_0
T_8_1_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_15
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_2
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_2_sp4_h_l_6
T_7_0_span4_vert_19
T_7_1_lc_trk_g1_3
T_7_1_input_2_0
T_7_1_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.un1_count_clk_2_cry_13
T_8_16_wire_logic_cluster/lc_4/cout
T_8_16_wire_logic_cluster/lc_5/in_3

Net : b2v_inst16.curr_state_2_0
T_2_5_wire_logic_cluster/lc_1/out
T_3_5_sp4_h_l_2
T_6_1_sp4_v_t_39
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_3_3_sp4_h_l_10
T_4_3_lc_trk_g3_2
T_4_3_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.un1_count_clk_2_cry_10
T_8_16_wire_logic_cluster/lc_1/cout
T_8_16_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.un1_count_clk_2_cry_12
T_8_16_wire_logic_cluster/lc_3/cout
T_8_16_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.un1_count_clk_2_cry_11
T_8_16_wire_logic_cluster/lc_2/cout
T_8_16_wire_logic_cluster/lc_3/in_3

Net : b2v_inst11.un1_count_clk_2_cry_7_cZ0
T_8_15_wire_logic_cluster/lc_6/cout
T_8_15_wire_logic_cluster/lc_7/in_3

Net : b2v_inst11.un1_count_clk_2_cry_4
T_8_15_wire_logic_cluster/lc_3/cout
T_8_15_wire_logic_cluster/lc_4/in_3

Net : b2v_inst11.un1_count_clk_2_cry_9_cZ0
T_8_16_wire_logic_cluster/lc_0/cout
T_8_16_wire_logic_cluster/lc_1/in_3

Net : b2v_inst16.count_rst
T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_2_4_sp4_h_l_7
T_5_4_sp4_v_t_42
T_5_8_sp4_v_t_47
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst16.un4_count_1_cry_9
T_2_4_wire_logic_cluster/lc_0/cout
T_2_4_wire_logic_cluster/lc_1/in_3

Net : b2v_inst36.count_2_12
T_9_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g3_6
T_9_3_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g3_6
T_9_3_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un1_count_clk_2_cry_6
T_8_15_wire_logic_cluster/lc_5/cout
T_8_15_wire_logic_cluster/lc_6/in_3

Net : b2v_inst36.curr_stateZ0Z_1_cascade_
T_9_1_wire_logic_cluster/lc_5/ltout
T_9_1_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst16.countZ0Z_9_cascade_
T_1_1_wire_logic_cluster/lc_5/ltout
T_1_1_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst36.count_2_10
T_9_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g2_7
T_9_2_wire_logic_cluster/lc_6/in_1

T_9_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g2_7
T_9_2_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_count_clk_2_cry_5
T_8_15_wire_logic_cluster/lc_4/cout
T_8_15_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.count_clk_0_3
T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.un1_count_clk_2_cry_3
T_8_15_wire_logic_cluster/lc_2/cout
T_8_15_wire_logic_cluster/lc_3/in_3

Net : b2v_inst200.un25_clk_100khz_1_cascade_
T_1_4_wire_logic_cluster/lc_2/ltout
T_1_4_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst200.count_3_0
T_2_6_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.un1_count_clk_2_cry_2
T_8_15_wire_logic_cluster/lc_1/cout
T_8_15_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.count_clk_0_6
T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.count_clk_0_2
T_8_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.un1_count_clk_2_cry_1
T_8_15_wire_logic_cluster/lc_0/cout
T_8_15_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.count_clk_0_4
T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst6.un2_count_1_axb_9_cascade_
T_11_5_wire_logic_cluster/lc_3/ltout
T_11_5_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.count_clk_0_8
T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst200.count_3_1
T_1_4_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g1_7
T_1_4_input_2_2
T_1_4_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.count_clk_0_7
T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst200.count_RNIZ0Z_1
T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g1_5
T_1_4_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst200.N_282
T_4_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g0_3
T_5_1_input_2_5
T_5_1_wire_logic_cluster/lc_5/in_2

T_4_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g3_3
T_5_2_input_2_2
T_5_2_wire_logic_cluster/lc_2/in_2

T_4_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g3_3
T_5_2_wire_logic_cluster/lc_1/in_1

T_4_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g3_3
T_5_2_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst200.N_3031_i
T_5_1_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g0_4
T_5_2_wire_logic_cluster/lc_5/in_3

T_5_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g1_4
T_5_1_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst200.curr_stateZ0Z_1_cascade_
T_5_1_wire_logic_cluster/lc_3/ltout
T_5_1_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst200.N_56
T_5_1_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst200.curr_state_i_2
T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_1/in_3

T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst200.i4_mux_cascade_
T_5_2_wire_logic_cluster/lc_2/ltout
T_5_2_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst200.N_205
T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g2_5
T_5_2_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g2_5
T_5_2_input_2_1
T_5_2_wire_logic_cluster/lc_1/in_2

T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g2_5
T_5_2_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst16.count_4_3
T_2_1_wire_logic_cluster/lc_3/out
T_3_0_span4_vert_39
T_4_4_sp4_h_l_2
T_4_4_lc_trk_g0_7
T_4_4_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst6.count_en_cascade_
T_11_4_wire_logic_cluster/lc_0/ltout
T_11_4_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst16.countZ0Z_10
T_5_10_wire_logic_cluster/lc_7/out
T_3_10_sp12_h_l_1
T_2_0_span12_vert_18
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_3_10_sp12_h_l_1
T_2_0_span12_vert_18
T_2_0_span4_vert_33
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst200.count_3_2
T_1_5_wire_logic_cluster/lc_2/out
T_1_1_sp4_v_t_41
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst36.curr_state_0_1
T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.N_430
T_11_10_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_44
T_8_13_sp4_h_l_2
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_6/out
T_11_10_sp4_h_l_1
T_7_10_sp4_h_l_9
T_10_10_sp4_v_t_44
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.func_state_1_m2_1
T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.func_state_1_ss0_i_0_o3_0_cascade_
T_11_10_wire_logic_cluster/lc_5/ltout
T_11_10_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst200.N_205_cascade_
T_5_2_wire_logic_cluster/lc_5/ltout
T_5_2_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst200.m6_i_0_cascade_
T_5_1_wire_logic_cluster/lc_6/ltout
T_5_1_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst200.curr_stateZ0Z_1
T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_6/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_input_2_7
T_5_2_wire_logic_cluster/lc_7/in_2

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.func_state_1_m2_ns_1_1
T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst6.countZ0Z_8_cascade_
T_11_5_wire_logic_cluster/lc_6/ltout
T_11_5_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst36.curr_state_0_0
T_9_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g1_3
T_9_1_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst200.un2_count_1_axb_1_cascade_
T_1_4_wire_logic_cluster/lc_6/ltout
T_1_4_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst36.countZ0Z_11_cascade_
T_7_1_wire_logic_cluster/lc_3/ltout
T_7_1_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst200.count_3_3
T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g2_1
T_2_8_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g2_1
T_2_8_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.count_off_0_0
T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.N_406_cascade_
T_9_11_wire_logic_cluster/lc_2/ltout
T_9_11_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.func_state_1_m2_ns_1_1_1
T_9_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_38
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst36.count_rst_5
T_8_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_2
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_6/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_2
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst36.un2_count_1_cry_8
T_8_4_wire_logic_cluster/lc_0/cout
T_8_4_wire_logic_cluster/lc_1/in_3

Net : b2v_inst6.count_0_2
T_12_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g2_2
T_12_2_wire_logic_cluster/lc_1/in_1

T_12_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g3_2
T_12_2_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst36.un2_count_1_cry_9_THRU_CO
T_8_4_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_45
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_7/in_1

T_8_4_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_45
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst36.un2_count_1_cry_9
T_8_4_wire_logic_cluster/lc_1/cout
T_8_4_wire_logic_cluster/lc_2/in_3

Net : b2v_inst5.countZ0Z_14
T_8_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst5.un2_count_1_cry_14
T_7_6_wire_logic_cluster/lc_6/cout
T_7_6_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst5.un2_count_1_cry_13_c_RNI9AQZ0Z2
T_7_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_23
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst5.count_rst
T_7_6_wire_logic_cluster/lc_7/out
T_7_6_sp4_h_l_3
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_4/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_sp4_h_l_3
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.countZ0Z_13
T_8_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g1_1
T_8_7_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst5.count_rst_1
T_8_7_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g1_7
T_8_6_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst5.un2_count_1_cry_13
T_7_6_wire_logic_cluster/lc_5/cout
T_7_6_wire_logic_cluster/lc_6/in_3

Net : b2v_inst5.un2_count_1_cry_11_c_RNI76OZ0Z2
T_7_6_wire_logic_cluster/lc_4/out
T_7_2_sp4_v_t_45
T_7_3_lc_trk_g3_5
T_7_3_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_4/out
T_7_2_sp4_v_t_45
T_7_3_lc_trk_g3_5
T_7_3_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst5.un2_count_1_cry_12_THRU_CO
T_7_6_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_7/in_1

T_7_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst5.un2_count_1_axb_11
T_7_3_wire_logic_cluster/lc_1/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_39
T_7_6_lc_trk_g1_7
T_7_6_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst5.countZ0Z_12
T_7_3_wire_logic_cluster/lc_5/out
T_7_2_sp4_v_t_42
T_7_6_lc_trk_g0_7
T_7_6_wire_logic_cluster/lc_4/in_1

T_7_3_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_43
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst5.un2_count_1_cry_12
T_7_6_wire_logic_cluster/lc_4/cout
T_7_6_wire_logic_cluster/lc_5/in_3

Net : b2v_inst5.un2_count_1_cry_10
T_7_6_wire_logic_cluster/lc_2/cout
T_7_6_wire_logic_cluster/lc_3/in_3

Net : b2v_inst5.count_rst_3
T_7_6_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_43
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_1/in_0

T_7_6_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_43
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_43
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst5.un2_count_1_axb_8
T_8_7_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g3_2
T_8_7_input_2_1
T_8_7_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst5.un2_count_1_cry_11
T_7_6_wire_logic_cluster/lc_3/cout
T_7_6_wire_logic_cluster/lc_4/in_3

Net : b2v_inst5.count_rst_6_cascade_
T_8_7_wire_logic_cluster/lc_1/ltout
T_8_7_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst5.countZ0Z_7
T_7_3_wire_logic_cluster/lc_3/out
T_7_0_span12_vert_10
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_7_6_0_
T_7_6_wire_logic_cluster/carry_in_mux/cout
T_7_6_wire_logic_cluster/lc_0/in_3

Net : b2v_inst5.un2_count_1_cry_7_THRU_CO
T_7_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_1/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst5.count_rst_7
T_7_5_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_38
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_38
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst5.un2_count_1_cry_6
T_7_5_wire_logic_cluster/lc_6/cout
T_7_5_wire_logic_cluster/lc_7/in_3

Net : b2v_inst5.countZ0Z_6
T_6_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_36
T_7_4_sp4_v_t_41
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_8_sp4_v_t_43
T_10_4_sp4_v_t_44
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst5.un2_count_1_cry_3_THRU_CO
T_7_5_wire_logic_cluster/lc_4/out
T_7_3_sp4_v_t_37
T_8_7_sp4_h_l_6
T_8_7_lc_trk_g1_3
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_7_3_sp4_v_t_37
T_8_7_sp4_h_l_6
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst5.un2_count_1_cry_3
T_7_5_wire_logic_cluster/lc_3/cout
T_7_5_wire_logic_cluster/lc_4/in_3

Net : b2v_inst5.count_rst_10_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst5.countZ0Z_1
T_9_4_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_42
T_6_5_sp4_h_l_7
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_1/in_1

T_9_4_wire_logic_cluster/lc_1/out
T_9_4_lc_trk_g0_1
T_9_4_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst5.count_rst_8
T_7_5_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_44
T_7_8_sp4_v_t_44
T_6_12_lc_trk_g2_1
T_6_12_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_44
T_7_8_sp4_v_t_44
T_6_12_lc_trk_g2_1
T_6_12_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst5.curr_state_RNIRH7S1Z0Z_0
T_9_6_wire_logic_cluster/lc_2/out
T_10_2_sp4_v_t_40
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_10_2_sp4_v_t_40
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_10_2_sp4_v_t_40
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_10_2_sp4_v_t_40
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_7/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_2/out
T_10_5_sp4_v_t_37
T_7_9_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_12_lc_trk_g0_5
T_6_12_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_11_3_sp4_h_l_4
T_7_3_sp4_h_l_7
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/cen

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_11_3_sp4_h_l_4
T_7_3_sp4_h_l_7
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/cen

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_11_3_sp4_h_l_4
T_7_3_sp4_h_l_7
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/cen

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_11_3_sp4_h_l_4
T_7_3_sp4_h_l_7
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/cen

T_9_6_wire_logic_cluster/lc_2/out
T_10_5_sp4_v_t_37
T_7_9_sp4_h_l_0
T_6_9_sp4_v_t_43
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_1/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_4_sp12_v_t_23
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_4_sp12_v_t_23
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_4_sp12_v_t_23
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_0/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_0/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_4/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_4/cen

T_9_6_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_3/cen

T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_0/cen

T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_0/cen

T_9_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_7_3_sp4_h_l_8
T_11_3_sp4_h_l_4
T_7_3_sp4_h_l_7
T_7_3_lc_trk_g1_2
T_7_3_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst5.curr_state_RNIZ0Z_1_cascade_
T_9_6_wire_logic_cluster/lc_1/ltout
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst5.countZ0Z_4
T_8_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_39
T_5_5_sp4_h_l_8
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g0_5
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g0_5
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst5.un2_count_1_cry_5
T_7_5_wire_logic_cluster/lc_5/cout
T_7_5_wire_logic_cluster/lc_6/in_3

Net : b2v_inst5.N_2898_i
T_9_7_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_input_2_7
T_9_7_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst16.curr_state_2_1
T_2_5_wire_logic_cluster/lc_0/out
T_2_2_sp4_v_t_40
T_3_6_sp4_h_l_11
T_4_6_lc_trk_g2_3
T_4_6_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst5.countZ0Z_2
T_9_4_wire_logic_cluster/lc_3/out
T_9_1_sp4_v_t_46
T_6_5_sp4_h_l_4
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_2/in_1

T_9_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst11.count_off_0_1
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst5.count_rst_14_cascade_
T_8_6_wire_logic_cluster/lc_4/ltout
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst5.count_i_0_cascade_
T_8_6_wire_logic_cluster/lc_3/ltout
T_8_6_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst5.un2_count_1_axb_0
T_8_6_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g3_5
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst5.countZ0Z_3
T_9_4_wire_logic_cluster/lc_5/out
T_8_4_sp4_h_l_2
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g2_7
T_7_5_input_2_3
T_7_5_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst36.count_2_0
T_7_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g3_6
T_8_2_wire_logic_cluster/lc_7/in_0

T_7_1_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g1_6
T_7_2_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst200.count_3_4
T_1_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_42
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.count_off_0_2
T_12_14_wire_logic_cluster/lc_2/out
T_10_14_sp4_h_l_1
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst6.countZ0Z_6_cascade_
T_11_4_wire_logic_cluster/lc_1/ltout
T_11_4_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst200.curr_stateZ0Z_0
T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_5/in_1

T_5_1_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g1_1
T_5_2_wire_logic_cluster/lc_5/in_1

T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_6/in_0

T_5_1_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g1_1
T_5_2_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst16.countZ0Z_5_cascade_
T_2_1_wire_logic_cluster/lc_5/ltout
T_2_1_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.dutycycle_eena_9
T_8_8_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_47
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst6.count_0_3
T_12_1_wire_logic_cluster/lc_6/out
T_12_1_lc_trk_g2_6
T_12_1_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst36.count_2_1
T_7_1_wire_logic_cluster/lc_5/out
T_7_1_lc_trk_g2_5
T_7_1_wire_logic_cluster/lc_1/in_0

T_7_1_wire_logic_cluster/lc_5/out
T_7_1_lc_trk_g2_5
T_7_1_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst16.count_4_0
T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g2_6
T_2_2_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst5.countZ0Z_5
T_9_4_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_39
T_7_5_sp4_h_l_7
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_5/in_1

T_9_4_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.count_off_0_3
T_12_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_3
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst16.count_4_1
T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst16.count_4_2
T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_input_2_1
T_2_2_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst6.count_0_4
T_12_1_wire_logic_cluster/lc_2/out
T_12_1_lc_trk_g0_2
T_12_1_wire_logic_cluster/lc_1/in_1

T_12_1_wire_logic_cluster/lc_2/out
T_12_1_lc_trk_g0_2
T_12_1_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst16.countZ0Z_4_cascade_
T_2_1_wire_logic_cluster/lc_1/ltout
T_2_1_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst5.countZ0Z_13_cascade_
T_8_6_wire_logic_cluster/lc_1/ltout
T_8_6_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst6.countZ0Z_5_cascade_
T_12_3_wire_logic_cluster/lc_3/ltout
T_12_3_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst200.count_3_6
T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst36.count_2_2
T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g0_6
T_8_1_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst16.un4_count_1_cry_2
T_2_3_wire_logic_cluster/lc_1/cout
T_2_3_wire_logic_cluster/lc_2/in_3

Net : b2v_inst16.un4_count_1_cry_2_THRU_CO
T_2_3_wire_logic_cluster/lc_2/out
T_3_0_span4_vert_29
T_2_1_lc_trk_g0_5
T_2_1_input_2_3
T_2_1_wire_logic_cluster/lc_3/in_2

T_2_3_wire_logic_cluster/lc_2/out
T_2_3_sp4_h_l_9
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst16.un4_count_1_cry_1_c_RNIAGMEZ0
T_2_3_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_wire_logic_cluster/lc_0/in_1

T_2_3_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_input_2_7
T_2_2_wire_logic_cluster/lc_7/in_2

T_2_3_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst16.un4_count_1_cry_1
T_2_3_wire_logic_cluster/lc_0/cout
T_2_3_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.N_300
T_7_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g0_2
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.N_300_0_cascade_
T_7_11_wire_logic_cluster/lc_4/ltout
T_7_11_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst16.count_4_4
T_2_1_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g2_2
T_2_1_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst16.count_rst_5
T_1_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g3_4
T_2_2_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst16.countZ0Z_0_cascade_
T_2_2_wire_logic_cluster/lc_5/ltout
T_2_2_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.count_off_0_4
T_12_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_5
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst6.count_0_5
T_12_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g0_4
T_12_3_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst200.count_3_7
T_1_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst5.count_1_0
T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst6.un2_count_1_axb_4_cascade_
T_12_1_wire_logic_cluster/lc_1/ltout
T_12_1_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst16.countZ0Z_1_cascade_
T_1_2_wire_logic_cluster/lc_2/ltout
T_1_2_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst5.count_1_1
T_9_4_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g3_2
T_9_4_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst5.count_1_2
T_9_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst5.count_1_3
T_9_4_wire_logic_cluster/lc_0/out
T_9_4_lc_trk_g0_0
T_9_4_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst36.count_2_3
T_8_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_0/in_0

T_8_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst5.un2_count_1_axb_10_cascade_
T_9_5_wire_logic_cluster/lc_2/ltout
T_9_5_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst5.un2_count_1_cry_9
T_7_6_wire_logic_cluster/lc_1/cout
T_7_6_wire_logic_cluster/lc_2/in_3

Net : b2v_inst5.un2_count_1_cry_9_THRU_CO
T_7_6_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_36
T_8_5_sp4_h_l_6
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_7/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_36
T_8_5_sp4_h_l_6
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.count_rst_4
T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_2/in_0

T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst200.count_3_8
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_input_2_2
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst6.count_0_6
T_12_3_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst16.count_4_5
T_2_1_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst6.countZ0Z_3_cascade_
T_12_1_wire_logic_cluster/lc_5/ltout
T_12_1_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.count_off_0_5
T_12_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_7
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst5.un2_count_1_cry_8_THRU_CO
T_7_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_7
T_10_2_sp4_v_t_42
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_6/in_3

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_7
T_9_6_lc_trk_g3_2
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst5.un2_count_1_cry_8
T_7_6_wire_logic_cluster/lc_0/cout
T_7_6_wire_logic_cluster/lc_1/in_3

Net : b2v_inst6.curr_state_RNIUP4B1Z0Z_0
T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g3_3
T_11_7_wire_logic_cluster/lc_7/in_1

T_11_7_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g0_3
T_11_6_input_2_1
T_11_6_wire_logic_cluster/lc_1/in_2

T_11_7_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst36.count_2_4
T_9_3_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst200.count_3_9
T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst6.N_3034_i
T_11_7_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g1_1
T_11_6_wire_logic_cluster/lc_1/in_1

T_11_7_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g1_1
T_11_6_wire_logic_cluster/lc_2/in_0

T_11_7_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g0_1
T_11_6_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst5.count_1_4
T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst5.count_1_5
T_9_6_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_38
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst16.count_4_6
T_1_3_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g2_1
T_1_3_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst6.count_0_7
T_11_3_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_5/in_0

T_11_3_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst5.un2_count_1_axb_10
T_9_5_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_44
T_6_6_sp4_h_l_9
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst5.un2_count_1_axb_8_cascade_
T_8_7_wire_logic_cluster/lc_2/ltout
T_8_7_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst6.N_42
T_11_6_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst200.count_3_10
T_1_5_wire_logic_cluster/lc_6/out
T_0_5_span4_horz_17
T_2_5_lc_trk_g2_1
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst36.count_2_5
T_8_1_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g0_7
T_8_2_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst16.count_4_7
T_2_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g2_7
T_1_1_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.count_off_0_6
T_11_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst6.un2_count_1_axb_1_cascade_
T_12_4_wire_logic_cluster/lc_6/ltout
T_12_4_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst6.count_0_8
T_11_5_wire_logic_cluster/lc_7/out
T_11_5_sp4_h_l_3
T_11_5_lc_trk_g0_6
T_11_5_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst36.count_2_6
T_9_3_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g3_2
T_9_3_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g3_2
T_9_3_wire_logic_cluster/lc_4/in_3

End 

Net : b2v_inst5.count_1_6
T_6_12_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g3_1
T_6_12_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst16.N_3079_i
T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_9
T_2_1_sp4_h_l_9
T_1_1_sp4_v_t_44
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_9
T_2_1_sp4_h_l_9
T_1_1_sp4_v_t_44
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_9
T_2_1_sp4_h_l_9
T_1_1_sp4_v_t_44
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_2_1_sp4_h_l_5
T_1_1_sp4_v_t_40
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_2_1_sp4_h_l_5
T_1_1_sp4_v_t_40
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_9
T_2_1_sp4_h_l_9
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_9
T_2_1_sp4_h_l_9
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_9
T_2_1_sp4_h_l_9
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_9
T_2_1_sp4_h_l_9
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_2_1_sp4_h_l_5
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_5/s_r

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_5/s_r

End 

Net : b2v_inst200.count_3_11
T_1_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_44
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst16.delayed_vddq_pwrgd_en
T_4_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_42
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_4/cen

T_4_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_42
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst36.countZ0Z_2_cascade_
T_8_1_wire_logic_cluster/lc_5/ltout
T_8_1_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.count_off_0_7
T_11_15_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst36.count_2_7
T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_2/in_3

T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst16.count_4_8
T_1_2_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g1_7
T_1_1_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst200.count_3_12
T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst16.count_4_10
T_2_4_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_43
T_2_6_sp4_v_t_39
T_3_10_sp4_h_l_2
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst6.count_0_9
T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst5.count_1_7
T_7_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.count_rst_9
T_7_5_wire_logic_cluster/lc_5/out
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_7/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_6_5_sp4_h_l_2
T_9_1_sp4_v_t_39
T_9_4_lc_trk_g0_7
T_9_4_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst5.un2_count_1_cry_4
T_7_5_wire_logic_cluster/lc_4/cout
T_7_5_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.N_339
T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g0_7
T_11_10_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.curr_state_4_0
T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_11_sp4_h_l_9
T_2_11_sp4_v_t_38
T_2_13_lc_trk_g2_3
T_2_13_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.count_off_0_8
T_11_15_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst200.count_3_13
T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_6/in_1

T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst36.count_2_8
T_9_2_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g0_0
T_9_2_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst16.count_4_9
T_1_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g0_6
T_1_1_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst5.count_1_8
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst6.count_0_10
T_11_2_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_46
T_11_4_lc_trk_g1_6
T_11_4_wire_logic_cluster/lc_7/in_0

T_11_2_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_46
T_11_4_lc_trk_g1_6
T_11_4_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.N_224_iZ0
T_11_8_wire_logic_cluster/lc_7/out
T_12_5_sp4_v_t_39
T_9_9_sp4_h_l_2
T_5_9_sp4_h_l_5
T_8_5_sp4_v_t_40
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_5_sp4_v_t_38
T_12_9_sp4_h_l_3
T_8_9_sp4_h_l_11
T_7_5_sp4_v_t_41
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_5_sp4_v_t_38
T_12_9_sp4_h_l_3
T_8_9_sp4_h_l_11
T_7_5_sp4_v_t_41
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_12_5_sp4_v_t_39
T_9_9_sp4_h_l_2
T_8_9_sp4_v_t_45
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_12_5_sp4_v_t_39
T_9_9_sp4_h_l_2
T_8_9_sp4_v_t_45
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_3_sp12_v_t_22
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_5_sp4_v_t_38
T_8_5_sp4_h_l_9
T_4_5_sp4_h_l_9
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_43
T_8_6_sp4_h_l_6
T_4_6_sp4_h_l_9
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_46
T_8_11_sp4_h_l_4
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_46
T_8_11_sp4_h_l_4
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_43
T_12_10_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_43
T_12_10_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_43
T_8_6_sp4_h_l_6
T_4_6_sp4_h_l_9
T_0_6_span4_horz_20
T_4_6_sp4_h_l_5
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_43
T_8_6_sp4_h_l_6
T_4_6_sp4_h_l_9
T_0_6_span4_horz_20
T_4_6_sp4_h_l_5
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_12_5_sp4_v_t_39
T_9_9_sp4_h_l_2
T_8_9_sp4_v_t_45
T_8_5_sp4_v_t_45
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_5/s_r

T_11_8_wire_logic_cluster/lc_7/out
T_12_5_sp4_v_t_39
T_9_9_sp4_h_l_2
T_8_9_sp4_v_t_45
T_8_5_sp4_v_t_45
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_5/s_r

End 

Net : b2v_inst36.count_i_0
T_7_2_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g0_7
T_7_1_wire_logic_cluster/lc_6/in_1

T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

T_7_2_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g0_7
T_7_1_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst5.countZ0Z_4_cascade_
T_8_7_wire_logic_cluster/lc_5/ltout
T_8_7_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.count_0_0
T_1_14_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g3_3
T_2_13_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.count_off_0_9
T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst5.un2_count_1_cry_2
T_7_5_wire_logic_cluster/lc_2/cout
T_7_5_wire_logic_cluster/lc_3/in_3

Net : b2v_inst5.count_rst_11
T_7_5_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_8
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_8
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst5.un2_count_1_cry_1
T_7_5_wire_logic_cluster/lc_1/cout
T_7_5_wire_logic_cluster/lc_2/in_3

Net : b2v_inst5.count_rst_12
T_7_5_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_36
T_8_4_sp4_h_l_6
T_9_4_lc_trk_g3_6
T_9_4_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_36
T_8_4_sp4_h_l_6
T_9_4_lc_trk_g3_6
T_9_4_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.un2_count_1_cry_0
T_7_5_wire_logic_cluster/lc_0/cout
T_7_5_wire_logic_cluster/lc_1/in_3

Net : b2v_inst5.count_rst_13
T_7_5_wire_logic_cluster/lc_1/out
T_6_5_sp4_h_l_10
T_9_1_sp4_v_t_47
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_2/in_0

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_sp4_h_l_10
T_9_1_sp4_v_t_47
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst200.count_3_14
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst36.un2_count_1_axb_10_cascade_
T_9_2_wire_logic_cluster/lc_6/ltout
T_9_2_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst16.count_4_11
T_1_2_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g0_0
T_1_2_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst5.countZ0Z_15
T_9_6_wire_logic_cluster/lc_3/out
T_3_6_sp12_h_l_1
T_7_6_lc_trk_g0_2
T_7_6_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst5.curr_state_RNIRH7S1Z0Z_0_cascade_
T_9_6_wire_logic_cluster/lc_2/ltout
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.N_382_cascade_
T_9_12_wire_logic_cluster/lc_6/ltout
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.count_off_0_10
T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.count_1_11
T_7_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst6.count_0_11
T_12_1_wire_logic_cluster/lc_7/out
T_12_0_span4_vert_46
T_12_3_lc_trk_g1_6
T_12_3_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst5.count_rst_14
T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.count_i_0
T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst36.count_2_11
T_7_1_wire_logic_cluster/lc_4/out
T_7_1_lc_trk_g2_4
T_7_1_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst200.count_3_15
T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst5.countZ0Z_9_cascade_
T_9_5_wire_logic_cluster/lc_5/ltout
T_9_5_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.count_0_15
T_2_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.count_off_0_11
T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst6.count_0_12
T_12_2_wire_logic_cluster/lc_6/out
T_12_2_lc_trk_g3_6
T_12_2_wire_logic_cluster/lc_5/in_0

T_12_2_wire_logic_cluster/lc_6/out
T_12_2_sp4_h_l_1
T_11_2_sp4_v_t_36
T_11_4_lc_trk_g3_1
T_11_4_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst16.count_4_12
T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_off_0_13
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_7
T_8_14_sp4_h_l_7
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst5.count_1_12
T_7_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst5.N_2898_i_cascade_
T_9_7_wire_logic_cluster/lc_4/ltout
T_9_7_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst6.count_0_13
T_11_3_wire_logic_cluster/lc_1/out
T_12_1_sp4_v_t_46
T_12_2_lc_trk_g2_6
T_12_2_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g0_1
T_11_3_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst200.countZ0Z_16
T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_wire_logic_cluster/lc_0/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g1_1
T_1_4_input_2_4
T_1_4_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst36.count_2_13
T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.count_1_13
T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst20.counter_1_cry_30
T_6_5_wire_logic_cluster/lc_5/cout
T_6_5_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst16.count_4_13
T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst20.counter_1_cry_29
T_6_5_wire_logic_cluster/lc_4/cout
T_6_5_wire_logic_cluster/lc_5/in_3

Net : b2v_inst200.count_0_17
T_1_8_wire_logic_cluster/lc_1/out
T_1_5_sp4_v_t_42
T_2_5_sp4_h_l_7
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst20.counter_1_cry_28
T_6_5_wire_logic_cluster/lc_3/cout
T_6_5_wire_logic_cluster/lc_4/in_3

Net : b2v_inst20.counter_1_cry_27
T_6_5_wire_logic_cluster/lc_2/cout
T_6_5_wire_logic_cluster/lc_3/in_3

Net : b2v_inst20.counter_1_cry_26
T_6_5_wire_logic_cluster/lc_1/cout
T_6_5_wire_logic_cluster/lc_2/in_3

Net : b2v_inst20.counter_1_cry_25
T_6_5_wire_logic_cluster/lc_0/cout
T_6_5_wire_logic_cluster/lc_1/in_3

Net : bfn_6_5_0_
T_6_5_wire_logic_cluster/carry_in_mux/cout
T_6_5_wire_logic_cluster/lc_0/in_3

Net : b2v_inst20.counter_1_cry_23
T_6_4_wire_logic_cluster/lc_6/cout
T_6_4_wire_logic_cluster/lc_7/in_3

Net : b2v_inst6.count_0_14
T_12_2_wire_logic_cluster/lc_0/out
T_12_2_lc_trk_g1_0
T_12_2_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst20.counter_1_cry_22
T_6_4_wire_logic_cluster/lc_5/cout
T_6_4_wire_logic_cluster/lc_6/in_3

Net : b2v_inst20.counter_1_cry_21
T_6_4_wire_logic_cluster/lc_4/cout
T_6_4_wire_logic_cluster/lc_5/in_3

Net : b2v_inst11.count_0_2
T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.count_0_4
T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g2_5
T_2_14_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.count_0_3
T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst20.counter_1_cry_20
T_6_4_wire_logic_cluster/lc_3/cout
T_6_4_wire_logic_cluster/lc_4/in_3

Net : b2v_inst20.counter_1_cry_19
T_6_4_wire_logic_cluster/lc_2/cout
T_6_4_wire_logic_cluster/lc_3/in_3

Net : b2v_inst200.curr_state_3_1
T_5_2_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g0_7
T_5_1_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst20.counter_1_cry_15
T_6_3_wire_logic_cluster/lc_6/cout
T_6_3_wire_logic_cluster/lc_7/in_3

Net : b2v_inst20.counter_1_cry_18
T_6_4_wire_logic_cluster/lc_1/cout
T_6_4_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.count_0_5
T_2_14_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.count_0_6
T_2_16_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst20.counter_1_cry_14
T_6_3_wire_logic_cluster/lc_5/cout
T_6_3_wire_logic_cluster/lc_6/in_3

Net : b2v_inst11.count_off_0_14
T_11_14_wire_logic_cluster/lc_7/out
T_10_14_sp4_h_l_6
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst20.counter_1_cry_17
T_6_4_wire_logic_cluster/lc_0/cout
T_6_4_wire_logic_cluster/lc_1/in_3

Net : b2v_inst11.count_0_7
T_2_16_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g2_7
T_2_16_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst20.counter_1_cry_13
T_6_3_wire_logic_cluster/lc_4/cout
T_6_3_wire_logic_cluster/lc_5/in_3

Net : bfn_6_4_0_
T_6_4_wire_logic_cluster/carry_in_mux/cout
T_6_4_wire_logic_cluster/lc_0/in_3

Net : b2v_inst20.counter_1_cry_12
T_6_3_wire_logic_cluster/lc_3/cout
T_6_3_wire_logic_cluster/lc_4/in_3

Net : b2v_inst20.counter_1_cry_11
T_6_3_wire_logic_cluster/lc_2/cout
T_6_3_wire_logic_cluster/lc_3/in_3

Net : b2v_inst36.count_2_14
T_7_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst20.counter_1_cry_4_THRU_CO
T_6_2_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_36
T_8_4_sp4_h_l_7
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst20.counter_1_cry_4
T_6_2_wire_logic_cluster/lc_3/cout
T_6_2_wire_logic_cluster/lc_4/in_3

Net : b2v_inst20.counter_1_cry_10
T_6_3_wire_logic_cluster/lc_1/cout
T_6_3_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.count_0_9
T_1_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g0_3
T_1_13_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst20.counter_1_cry_5
T_6_2_wire_logic_cluster/lc_4/cout
T_6_2_wire_logic_cluster/lc_5/in_3

Net : b2v_inst20.counter_1_cry_5_THRU_CO
T_6_2_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_43
T_7_4_lc_trk_g1_3
T_7_4_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.count_0_8
T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst20.counter_1_cry_9
T_6_3_wire_logic_cluster/lc_0/cout
T_6_3_wire_logic_cluster/lc_1/in_3

Net : bfn_6_3_0_
T_6_3_wire_logic_cluster/carry_in_mux/cout
T_6_3_wire_logic_cluster/lc_0/in_3

Net : b2v_inst20.counter_1_cry_3
T_6_2_wire_logic_cluster/lc_2/cout
T_6_2_wire_logic_cluster/lc_3/in_3

Net : b2v_inst20.counter_1_cry_3_THRU_CO
T_6_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_39
T_7_4_lc_trk_g0_7
T_7_4_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst5.count_1_15
T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst20.counter_1_cry_2_THRU_CO
T_6_2_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_37
T_8_5_sp4_h_l_0
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst20.counter_1_cry_2
T_6_2_wire_logic_cluster/lc_1/cout
T_6_2_wire_logic_cluster/lc_2/in_3

Net : b2v_inst11.count_clk_0_5
T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst6.count_0_15
T_11_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g3_0
T_11_3_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst5.count_1_14
T_7_3_wire_logic_cluster/lc_7/out
T_8_2_sp4_v_t_47
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst16.count_4_14
T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst20.counter_1_cry_1
T_6_2_wire_logic_cluster/lc_0/cout
T_6_2_wire_logic_cluster/lc_1/in_3

Net : b2v_inst20.counter_1_cry_1_THRU_CO
T_6_2_wire_logic_cluster/lc_1/out
T_5_2_sp4_h_l_10
T_8_2_sp4_v_t_38
T_8_5_lc_trk_g0_6
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst20.counter_1_cry_7
T_6_2_wire_logic_cluster/lc_6/cout
T_6_2_wire_logic_cluster/lc_7/in_3

Net : b2v_inst20.counter_1_cry_6
T_6_2_wire_logic_cluster/lc_5/cout
T_6_2_wire_logic_cluster/lc_6/in_3

Net : b2v_inst200.curr_stateZ0Z_2
T_5_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.count_0_1
T_1_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g2_2
T_1_14_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.pwm_outZ0
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_6/in_0

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.un34_clk_100khz_9_cascade_
T_12_12_wire_logic_cluster/lc_1/ltout
T_12_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.un34_clk_100khz_8
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_clk_100khz_40_and_i_0_0_0_cascade_
T_7_9_wire_logic_cluster/lc_5/ltout
T_7_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst36.DSW_PWROK_0
T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_8_1_sp4_v_t_44
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.un34_clk_100khz_10
T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.un2_count_clk_17_0_o3_0_4_cascade_
T_7_14_wire_logic_cluster/lc_3/ltout
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.un2_count_clk_17_0_o2_4
T_9_16_wire_logic_cluster/lc_4/out
T_8_16_sp4_h_l_0
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.un2_count_clk_17_0_a2_1_4
T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.un1_func_state25_6_0_o_N_330_N
T_11_12_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_45
T_9_13_sp4_h_l_1
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.un1_func_state25_6_0_o_N_329_N_cascade_
T_8_13_wire_logic_cluster/lc_3/ltout
T_8_13_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst36.countZ0Z_15
T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_46
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.un1_func_state25_6_0_2
T_8_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g0_7
T_9_13_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.un1_func_state25_6_0_0
T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst36.countZ0Z_4_cascade_
T_9_3_wire_logic_cluster/lc_3/ltout
T_9_3_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst36.countZ0Z_5_cascade_
T_8_2_wire_logic_cluster/lc_4/ltout
T_8_2_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst36.countZ0Z_8_cascade_
T_9_2_wire_logic_cluster/lc_1/ltout
T_9_2_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst36.count_2_15
T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g3_2
T_7_2_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst11.g3_3
T_4_6_wire_logic_cluster/lc_0/out
T_0_6_span12_horz_0
T_12_6_sp12_v_t_23
T_12_9_lc_trk_g2_3
T_12_9_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.g3_0
T_5_15_wire_logic_cluster/lc_0/out
T_5_3_sp12_v_t_23
T_5_5_sp4_v_t_43
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.g2_i_a6_0
T_8_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_7
T_7_10_sp4_v_t_36
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.g2_1_0
T_12_10_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g0_3
T_12_9_wire_logic_cluster/lc_4/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g0_3
T_12_9_input_2_7
T_12_9_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.g2
T_9_10_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst36.count_rst_11_cascade_
T_8_1_wire_logic_cluster/lc_1/ltout
T_8_1_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.g0_i_a7_1_3
T_9_10_wire_logic_cluster/lc_2/out
T_9_10_sp4_h_l_9
T_12_6_sp4_v_t_38
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.g0_i_a7_1_2
T_6_9_wire_logic_cluster/lc_0/out
T_6_9_sp4_h_l_5
T_9_9_sp4_v_t_40
T_9_10_lc_trk_g2_0
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.g0_i_2
T_11_8_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.g0_i_0_cascade_
T_11_8_wire_logic_cluster/lc_1/ltout
T_11_8_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.g0_1_1
T_12_11_wire_logic_cluster/lc_2/out
T_12_8_sp4_v_t_44
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.g0_13_1_cascade_
T_12_9_wire_logic_cluster/lc_2/ltout
T_12_9_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.g0_0_0_1
T_8_12_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst11.g0_0_0Z0Z_0_cascade_
T_12_9_wire_logic_cluster/lc_0/ltout
T_12_9_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.g0_0_0
T_8_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst36.count_rst_7
T_8_2_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.func_state_RNI_0Z0Z_0
T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : CONSTANT_ONE_NET
T_12_7_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_37
T_9_9_sp4_h_l_0
T_5_9_sp4_h_l_3
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_3/in_1

T_12_7_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_37
T_9_9_sp4_h_l_0
T_5_9_sp4_h_l_0
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_3/in_1

T_12_7_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_37
T_9_9_sp4_h_l_0
T_5_9_sp4_h_l_0
T_4_9_lc_trk_g0_0
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

T_12_7_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_37
T_9_9_sp4_h_l_0
T_5_9_sp4_h_l_3
T_4_5_sp4_v_t_45
T_0_5_span4_horz_8
T_0_5_lc_trk_g1_0
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : b2v_inst11.func_state_1_m2s2_i_0
T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.func_state_1_m2_ns_1_1_0_cascade_
T_9_12_wire_logic_cluster/lc_2/ltout
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst36.curr_stateZ0Z_0_cascade_
T_9_1_wire_logic_cluster/lc_1/ltout
T_9_1_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.func_state_1_m2_ns_1_0_cascade_
T_9_12_wire_logic_cluster/lc_3/ltout
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.dutycycle_set_1
T_7_11_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g3_0
T_7_11_input_2_7
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.dutycycle_set_0_0
T_7_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.dutycycle_eena_7_cascade_
T_8_8_wire_logic_cluster/lc_6/ltout
T_8_8_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.dutycycle_RNI_5Z0Z_0_cascade_
T_12_8_wire_logic_cluster/lc_1/ltout
T_12_8_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.dutycycle_RNI_4Z0Z_11_cascade_
T_8_9_wire_logic_cluster/lc_3/ltout
T_8_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst36.curr_state_RNI3E27Z0Z_0_cascade_
T_8_5_wire_logic_cluster/lc_5/ltout
T_8_5_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.dutycycle_RNI_4Z0Z_0
T_11_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g1_6
T_12_8_wire_logic_cluster/lc_5/in_0

T_11_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g1_6
T_12_8_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst36.curr_state_RNINSDSZ0Z_0_cascade_
T_11_4_wire_logic_cluster/lc_4/ltout
T_11_4_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst36.un12_clk_100khz_0
T_9_3_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g1_4
T_9_2_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.dutycycle_RNI_3Z0Z_0
T_11_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_45
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.dutycycle_RNIT35D7Z0Z_15
T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g0_4
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst36.un12_clk_100khz_4
T_8_1_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g2_2
T_9_2_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst36.un12_clk_100khz_5
T_8_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g0_5
T_9_2_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.dutycycle_RNI9LPN6Z0Z_10_cascade_
T_5_6_wire_logic_cluster/lc_1/ltout
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst36.un12_clk_100khz_7
T_7_1_wire_logic_cluster/lc_0/out
T_7_1_sp4_h_l_5
T_10_1_sp4_v_t_47
T_9_2_lc_trk_g3_7
T_9_2_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst36.un12_clk_100khz_9
T_7_2_wire_logic_cluster/lc_0/out
T_4_2_sp12_h_l_0
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.dutycycle_1_0_iv_0_o3_out
T_11_8_wire_logic_cluster/lc_5/out
T_3_8_sp12_h_l_1
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.dutycycle_1_0_1_cascade_
T_11_11_wire_logic_cluster/lc_0/ltout
T_11_11_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst36.un2_count_1_axb_3_cascade_
T_8_1_wire_logic_cluster/lc_0/ltout
T_8_1_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst200.un25_clk_100khz_2
T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.count_off_0_15
T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.count_offZ0Z_9_cascade_
T_12_13_wire_logic_cluster/lc_1/ltout
T_12_13_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.count_offZ0Z_1_cascade_
T_12_12_wire_logic_cluster/lc_0/ltout
T_12_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.count_offZ0Z_15
T_11_15_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_36
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst11.count_clk_RNI_0Z0Z_0
T_5_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_9
T_8_3_sp12_v_t_22
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_2/in_0

End 

Net : b2v_inst11.count_clk_RNIDQ4A1Z0Z_7_cascade_
T_8_13_wire_logic_cluster/lc_6/ltout
T_8_13_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.count_clk_0_14
T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.count_clk_0_13
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.count_clk_0_12
T_9_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.count_clk_0_11
T_7_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g0_1
T_8_16_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst11.count_clk_0_10
T_9_15_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.count_clkZ0Z_9
T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g0_1
T_7_15_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g2_1
T_8_16_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.count_clkZ0Z_8_cascade_
T_7_14_wire_logic_cluster/lc_2/ltout
T_7_14_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.count_clkZ0Z_5_cascade_
T_7_15_wire_logic_cluster/lc_4/ltout
T_7_15_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.count_clkZ0Z_15
T_7_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.count_clkZ0Z_14
T_7_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g1_5
T_7_16_wire_logic_cluster/lc_4/in_0

T_7_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.count_clkZ0Z_13_cascade_
T_9_16_wire_logic_cluster/lc_3/ltout
T_9_16_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst5.countZ0Z_14_cascade_
T_8_6_wire_logic_cluster/lc_6/ltout
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.count_clkZ0Z_13
T_9_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g2_3
T_8_16_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.N_382_N
T_11_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_7/out
T_9_12_sp4_h_l_11
T_8_12_sp4_v_t_46
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.N_379_cascade_
T_7_14_wire_logic_cluster/lc_6/ltout
T_7_14_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.N_365
T_8_9_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_12_9_sp4_h_l_5
T_11_9_sp4_v_t_46
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_12_9_sp4_h_l_5
T_11_9_sp4_v_t_46
T_11_10_lc_trk_g2_6
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.N_363
T_4_6_wire_logic_cluster/lc_7/out
T_4_5_sp4_v_t_46
T_5_5_sp4_h_l_11
T_8_5_sp4_v_t_46
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_5_sp4_v_t_46
T_5_9_sp4_h_l_11
T_8_9_sp4_v_t_41
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.N_355_cascade_
T_4_6_wire_logic_cluster/lc_6/ltout
T_4_6_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst11.N_355
T_4_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_1
T_8_6_sp4_h_l_9
T_11_6_sp4_v_t_44
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.N_4690_0_0_cascade_
T_12_9_wire_logic_cluster/lc_3/ltout
T_12_9_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.N_337
T_9_11_wire_logic_cluster/lc_0/out
T_10_8_sp4_v_t_41
T_10_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : b2v_inst11.N_5980_i
T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.N_3099_0_0
T_12_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_3/in_0

T_12_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.N_5981_i
T_4_11_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.N_293_0_0
T_11_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g1_1
T_12_10_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.N_5982_i
T_4_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g0_2
T_4_11_input_2_2
T_4_11_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.N_218
T_6_11_wire_logic_cluster/lc_5/out
T_5_11_sp4_h_l_2
T_8_11_sp4_v_t_42
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst6.countZ0Z_15
T_11_3_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g1_2
T_11_2_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.N_19_1
T_12_8_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst11.N_19_0
T_12_9_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.N_5983_i
T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g0_3
T_4_11_input_2_3
T_4_11_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.N_186_i_cascade_
T_9_9_wire_logic_cluster/lc_5/ltout
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.N_172_cascade_
T_11_8_wire_logic_cluster/lc_0/ltout
T_11_8_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.N_161
T_6_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_10
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_2/in_3

T_6_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_4/in_3

T_6_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_10
T_9_12_lc_trk_g3_7
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_10
T_9_12_lc_trk_g3_7
T_9_12_wire_logic_cluster/lc_0/in_0

T_6_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_10
T_9_12_lc_trk_g3_7
T_9_12_input_2_2
T_9_12_wire_logic_cluster/lc_2/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_10
T_10_12_sp4_v_t_47
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_4/in_0

T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_7_8_sp4_h_l_10
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_sp12_h_l_1
T_8_12_sp4_h_l_2
T_11_8_sp4_v_t_45
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_7/in_3

T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_7_8_sp4_h_l_10
T_11_8_sp4_h_l_6
T_11_8_lc_trk_g0_3
T_11_8_input_2_7
T_11_8_wire_logic_cluster/lc_7/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_7_8_sp4_h_l_10
T_11_8_sp4_h_l_6
T_11_8_lc_trk_g0_3
T_11_8_input_2_3
T_11_8_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.N_10
T_7_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_37
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_0/in_0

End 

Net : SYNTHESIZED_WIRE_8
T_11_5_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_44
T_12_7_lc_trk_g1_1
T_12_7_wire_logic_cluster/lc_7/in_3

T_11_5_wire_logic_cluster/lc_0/out
T_10_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_2/in_0

T_11_5_wire_logic_cluster/lc_0/out
T_10_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_2/in_1

T_11_5_wire_logic_cluster/lc_0/out
T_10_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_1/in_0

T_11_5_wire_logic_cluster/lc_0/out
T_10_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_6/in_0

T_11_5_wire_logic_cluster/lc_0/out
T_10_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_7/in_0

End 

Net : G_6_i_a3_1
T_12_8_wire_logic_cluster/lc_3/out
T_13_8_span4_horz_6
T_12_8_sp4_v_t_37
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.N_5984_i
T_4_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g0_4
T_4_11_input_2_4
T_4_11_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.N_5985_i
T_4_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g0_5
T_4_11_input_2_5
T_4_11_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.N_5986_i
T_4_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g1_6
T_4_11_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.N_5987_i
T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_7/in_1

End 

Net : b2v_inst11.N_5988_i
T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

End 

Net : b2v_inst11.N_5989_i
T_4_12_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_input_2_1
T_4_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.N_5990_i
T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_input_2_2
T_4_12_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst11.N_5991_i
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g2_3
T_4_12_input_2_3
T_4_12_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst11.N_5992_i
T_4_12_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g2_4
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.N_5993_i
T_4_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g0_5
T_4_12_input_2_5
T_4_12_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.N_5994_i
T_4_12_wire_logic_cluster/lc_6/out
T_4_12_sp4_h_l_1
T_4_12_lc_trk_g0_4
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst11.N_5995_i
T_4_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g0_7
T_4_12_input_2_7
T_4_12_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst6.count_1_i_a3_4_0
T_12_5_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_45
T_12_4_lc_trk_g3_5
T_12_4_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst6.count_1_i_a3_5_0
T_11_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_47
T_12_4_lc_trk_g3_2
T_12_4_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst6.count_1_i_a3_6_0
T_12_1_wire_logic_cluster/lc_3/out
T_12_0_span12_vert_6
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un1_count_clk_1_sqmuxa_0_1_0_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : b2v_inst11.un1_clk_100khz_52_and_i_o3_0_0_0_sn
T_12_9_wire_logic_cluster/lc_1/out
T_12_6_sp12_v_t_22
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_7/in_0

End 

Net : b2v_inst6.count_rst_10
T_12_1_wire_logic_cluster/lc_0/out
T_12_1_lc_trk_g0_0
T_12_1_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un1_clk_100khz_52_and_i_o3_0_0_0_rn_1
T_12_8_wire_logic_cluster/lc_2/out
T_12_0_span12_vert_19
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst200.HDA_SDO_ATP_0
T_5_2_wire_logic_cluster/lc_6/out
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst6.count_rst_5
T_11_5_wire_logic_cluster/lc_2/out
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst6.count_rst_7_cascade_
T_11_3_wire_logic_cluster/lc_6/ltout
T_11_3_wire_logic_cluster/lc_7/in_2

End 

Net : b2v_inst200.un25_clk_100khz_4
T_2_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst200.un25_clk_100khz_5_cascade_
T_2_8_wire_logic_cluster/lc_2/ltout
T_2_8_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst16.count_4_15
T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g2_3
T_1_3_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst16.countZ0Z_2_cascade_
T_2_2_wire_logic_cluster/lc_1/ltout
T_2_2_wire_logic_cluster/lc_2/in_2

End 

Net : b2v_inst16.countZ0Z_15
T_1_3_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_2/in_1

T_1_3_wire_logic_cluster/lc_2/out
T_2_2_sp4_v_t_37
T_2_4_lc_trk_g2_0
T_2_4_wire_logic_cluster/lc_6/in_0

End 

Net : b2v_inst200.countZ0Z_12_cascade_
T_2_7_wire_logic_cluster/lc_3/ltout
T_2_7_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst16.countZ0Z_11_cascade_
T_1_2_wire_logic_cluster/lc_5/ltout
T_1_2_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst5.un12_clk_100khz_9
T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g3_7
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.N_6063_0_0
T_12_9_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_wire_logic_cluster/lc_7/in_3

End 

Net : b2v_inst5.un12_clk_100khz_4
T_8_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_41
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst5.un12_clk_100khz_12
T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst5.un12_clk_100khz_11
T_9_4_wire_logic_cluster/lc_6/out
T_9_1_sp4_v_t_36
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_1/in_0

End 

Net : b2v_inst6.un2_count_1_axb_7_cascade_
T_11_3_wire_logic_cluster/lc_5/ltout
T_11_3_wire_logic_cluster/lc_6/in_2

End 

Net : b2v_inst5.un12_clk_100khz_1
T_7_3_wire_logic_cluster/lc_4/out
T_6_3_sp4_h_l_0
T_9_3_sp4_v_t_40
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.N_9
T_5_8_wire_logic_cluster/lc_3/out
T_5_8_sp4_h_l_11
T_9_8_sp4_h_l_7
T_12_4_sp4_v_t_36
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_1/in_1

End 

Net : b2v_inst11.countZ0Z_1
T_1_14_wire_logic_cluster/lc_1/out
T_2_14_sp4_h_l_2
T_1_14_lc_trk_g0_2
T_1_14_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g1_1
T_1_15_input_2_0
T_1_15_wire_logic_cluster/lc_0/in_2

T_1_14_wire_logic_cluster/lc_1/out
T_0_14_span4_horz_7
T_4_10_sp4_v_t_42
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_1/in_3

End 

Net : b2v_inst11.countZ0Z_10
T_1_13_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_40
T_1_16_lc_trk_g1_5
T_1_16_wire_logic_cluster/lc_1/in_1

T_1_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_41
T_2_15_lc_trk_g0_1
T_2_15_wire_logic_cluster/lc_3/in_0

T_1_13_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_40
T_0_12_span4_horz_40
T_2_12_sp4_h_l_1
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_2/in_3

End 

Net : b2v_inst11.countZ0Z_11
T_1_13_wire_logic_cluster/lc_6/out
T_1_12_sp4_v_t_44
T_1_16_lc_trk_g0_1
T_1_16_wire_logic_cluster/lc_2/in_1

T_1_13_wire_logic_cluster/lc_6/out
T_0_13_span4_horz_33
T_2_13_sp4_v_t_44
T_2_15_lc_trk_g3_1
T_2_15_wire_logic_cluster/lc_3/in_3

T_1_13_wire_logic_cluster/lc_6/out
T_1_12_sp4_v_t_44
T_2_12_sp4_h_l_2
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_3/in_3

End 

Net : b2v_inst11.countZ0Z_12
T_1_14_wire_logic_cluster/lc_6/out
T_1_13_sp4_v_t_44
T_1_16_lc_trk_g0_4
T_1_16_wire_logic_cluster/lc_3/in_1

T_1_14_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g3_6
T_2_15_input_2_3
T_2_15_wire_logic_cluster/lc_3/in_2

T_1_14_wire_logic_cluster/lc_6/out
T_0_14_span4_horz_1
T_4_10_sp4_v_t_36
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_4/in_0

End 

Net : b2v_inst11.un1_dutycycle_172_m0
T_12_9_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g1_6
T_12_9_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.countZ0Z_13
T_2_14_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_3/in_1

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_sp4_h_l_9
T_1_14_sp4_v_t_44
T_1_16_lc_trk_g2_1
T_1_16_wire_logic_cluster/lc_4/in_1

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_sp4_h_l_9
T_5_10_sp4_v_t_38
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/in_3

End 

Net : b2v_inst11.countZ0Z_14
T_2_16_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_4/in_0

T_2_16_wire_logic_cluster/lc_0/out
T_1_16_lc_trk_g2_0
T_1_16_wire_logic_cluster/lc_5/in_1

T_2_16_wire_logic_cluster/lc_0/out
T_2_12_sp12_v_t_23
T_3_12_sp12_h_l_0
T_4_12_lc_trk_g1_4
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : b2v_inst5.curr_stateZ0Z_1
T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_5/in_0

End 

Net : b2v_inst11.un1_dutycycle_172_m1
T_12_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g2_5
T_12_8_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst11.un1_dutycycle_172_m1_ns_1_cascade_
T_12_8_wire_logic_cluster/lc_4/ltout
T_12_8_wire_logic_cluster/lc_5/in_2

End 

Net : b2v_inst11.count_0_10
T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g0_5
T_1_13_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst11.count_0_11
T_1_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst11.count_0_12
T_1_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g2_7
T_1_14_wire_logic_cluster/lc_6/in_1

End 

Net : b2v_inst5.count_rst_6
T_8_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_46
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_0/in_0

End 

Net : b2v_inst11.count_0_13
T_2_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g0_3
T_2_14_wire_logic_cluster/lc_2/in_1

End 

Net : b2v_inst16.delayed_vddq_pwrgd_eZ0Z_0
T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g0_1
T_4_3_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst11.count_0_14
T_2_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_0/in_1

End 

Net : b2v_inst16.count_4_i_a3_9_0_cascade_
T_2_2_wire_logic_cluster/lc_2/ltout
T_2_2_wire_logic_cluster/lc_3/in_2

End 

Net : b2v_inst16.count_4_i_a3_8_0
T_1_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g0_6
T_2_2_wire_logic_cluster/lc_3/in_1

End 

Net : b2v_inst11.un79_clk_100khzlto15_5_cascade_
T_2_15_wire_logic_cluster/lc_3/ltout
T_2_15_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst200.curr_state_i_2_cascade_
T_5_2_wire_logic_cluster/lc_3/ltout
T_5_2_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst16.count_4_i_a3_7_0
T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_3/in_0

End 

Net : b2v_inst5.countZ0Z_7_cascade_
T_7_3_wire_logic_cluster/lc_3/ltout
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : b2v_inst11.count_clkZ0Z_10
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_1/in_1

End 

Net : dsw_pwrok
T_8_5_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_36
T_8_6_sp4_v_t_41
T_5_10_sp4_h_l_4
T_0_10_span4_horz_7
T_0_10_lc_trk_g0_7
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : fpga_osc
T_6_0_wire_pll/outcoreb
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_5_1_lc_trk_g1_1
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_5_2_lc_trk_g2_0
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_5_2_lc_trk_g2_0
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_5_2_lc_trk_g2_0
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_11_1_sp4_h_l_1
T_12_1_lc_trk_g3_1
T_12_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_11_1_sp4_h_l_1
T_12_1_lc_trk_g3_1
T_12_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_11_1_sp4_h_l_1
T_12_1_lc_trk_g3_1
T_12_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_4_3_sp4_h_l_5
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_7_5_sp4_h_l_1
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_7_5_sp4_h_l_1
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_7_5_sp4_h_l_1
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_7_5_sp4_h_l_1
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_7_5_sp4_h_l_1
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_11_3_lc_trk_g3_1
T_11_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_11_3_lc_trk_g3_1
T_11_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_11_3_lc_trk_g3_1
T_11_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_12_2_sp4_h_l_4
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_12_2_sp4_h_l_4
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_12_2_sp4_h_l_4
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_1_1_lc_trk_g1_1
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_0_2_span4_horz_17
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_0_2_span4_horz_17
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_6_5_sp4_v_t_41
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_12_4_sp4_h_l_1
T_11_4_lc_trk_g1_1
T_11_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_11_3_sp4_h_l_1
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_11_3_sp4_h_l_1
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_0_2_span4_horz_21
T_1_2_lc_trk_g2_0
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_0_2_span4_horz_21
T_1_2_lc_trk_g2_0
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_0_2_span4_horz_21
T_1_2_lc_trk_g2_0
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_4_5_sp4_h_l_4
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_4_6_sp4_h_l_0
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_4_6_sp4_h_l_0
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_7_7_sp4_h_l_9
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_7_7_sp4_h_l_9
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_8_4_sp4_h_l_1
T_12_4_sp4_h_l_4
T_12_4_lc_trk_g1_1
T_12_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_8_4_sp4_h_l_1
T_12_4_sp4_h_l_4
T_12_4_lc_trk_g1_1
T_12_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_1_3_lc_trk_g1_1
T_1_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_1_3_lc_trk_g1_1
T_1_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_4_6_sp4_h_l_0
T_3_2_sp4_v_t_37
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_7_7_sp4_h_l_4
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_7_7_sp4_h_l_4
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_45
T_7_7_sp4_v_t_41
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_45
T_7_7_sp4_v_t_41
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_11_6_lc_trk_g2_0
T_11_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_11_6_lc_trk_g2_0
T_11_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_0_4_span4_horz_12
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_3_5_sp4_h_l_1
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_3_5_sp4_h_l_1
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_7_9_sp4_v_t_37
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_7_9_sp4_v_t_37
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_11_7_sp4_h_l_4
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_12_6_sp4_h_l_4
T_12_6_lc_trk_g1_1
T_12_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_6_10_sp4_h_l_0
T_5_10_lc_trk_g0_0
T_5_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_8_9_sp12_h_l_0
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_45
T_2_8_lc_trk_g2_0
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_45
T_2_8_lc_trk_g2_0
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_6_12_lc_trk_g2_0
T_6_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_37
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_45
T_7_7_sp4_v_t_41
T_7_11_sp4_v_t_41
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_41
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_41
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_41
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_0
T_11_9_sp4_v_t_37
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_0
T_11_9_sp4_v_t_37
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_8_14_lc_trk_g2_0
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_8_14_lc_trk_g2_0
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_8_14_lc_trk_g2_0
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_8_14_lc_trk_g2_0
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_6_10_sp4_h_l_0
T_9_10_sp4_v_t_40
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_45
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_45
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_45
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_9_14_lc_trk_g0_0
T_9_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_41
T_8_12_sp4_h_l_9
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_41
T_8_12_sp4_h_l_9
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_37
T_10_13_sp4_v_t_45
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_37
T_10_13_sp4_v_t_45
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_11_6_sp4_v_t_37
T_11_10_sp4_v_t_45
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_37
T_10_13_sp4_v_t_45
T_11_13_sp4_h_l_1
T_13_13_span4_horz_1
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_37
T_10_13_sp4_v_t_45
T_11_13_sp4_h_l_1
T_13_13_span4_horz_1
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_37
T_10_13_sp4_v_t_45
T_11_13_sp4_h_l_1
T_13_13_span4_horz_1
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_41
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_45
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_0
T_11_9_sp4_v_t_37
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_0
T_11_9_sp4_v_t_37
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_0
T_11_9_sp4_v_t_37
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_0
T_11_9_sp4_v_t_37
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_6_14_sp4_h_l_1
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_6_14_sp4_h_l_1
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_6_14_sp4_h_l_1
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_6_14_sp4_h_l_1
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_6_14_sp4_h_l_1
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_8_2_sp4_h_l_8
T_11_0_span4_vert_21
T_11_2_sp4_v_t_41
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_0
T_10_6_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_6_14_sp4_h_l_1
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_37
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_37
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_37
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_37
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g1_1
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g1_1
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g1_1
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g1_1
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_2_0_span4_horz_r_0
T_2_0_span4_vert_25
T_2_3_sp4_v_t_36
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_41
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_41
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_41
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_41
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_41
T_3_14_sp4_v_t_37
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_3/clk

End 

Net : gpio_fpga_soc_1
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_6_1_sp4_h_l_4
T_5_1_lc_trk_g0_4
T_5_1_input_2_6
T_5_1_wire_logic_cluster/lc_6/in_2

End 

Net : gpio_fpga_soc_4
T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_3/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_6_sp4_v_t_43
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_7/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_0/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_6_sp4_v_t_43
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_2/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_8
T_10_4_sp4_v_t_45
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_6/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/in_1

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_8
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_45
T_9_9_lc_trk_g3_5
T_9_9_wire_logic_cluster/lc_5/in_3

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_8_sp4_v_t_41
T_11_12_lc_trk_g1_4
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_8
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_46
T_9_10_lc_trk_g0_0
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_2
T_8_10_lc_trk_g1_2
T_8_10_input_2_7
T_8_10_wire_logic_cluster/lc_7/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_8
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_45
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_6/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_8
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_45
T_7_12_sp4_h_l_8
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_1/in_3

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_8
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_45
T_7_12_sp4_h_l_8
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_6/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_8
T_10_4_sp4_v_t_45
T_7_8_sp4_h_l_8
T_6_8_sp4_v_t_45
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_5/in_3

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_2
T_8_10_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_4/in_0

End 

Net : hda_sdo_atp
T_5_2_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_40
T_2_5_sp4_h_l_10
T_0_5_span4_horz_43
T_0_5_span4_vert_t_15
T_0_8_lc_trk_g1_7
T_0_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : pch_pwrok
T_4_2_wire_logic_cluster/lc_3/out
T_0_2_span12_horz_6
T_0_2_lc_trk_g0_6
T_0_2_wire_io_cluster/io_0/D_OUT_0

T_4_2_wire_logic_cluster/lc_3/out
T_4_0_span4_vert_19
T_4_0_span4_horz_r_3
T_6_0_lc_trk_g0_3
T_6_0_wire_io_cluster/io_1/D_OUT_0

T_4_2_wire_logic_cluster/lc_3/out
T_4_1_sp12_v_t_22
T_5_13_sp12_h_l_1
T_9_13_sp4_h_l_4
T_13_13_span4_horz_7
T_12_17_span4_horz_r_1
T_13_15_lc_trk_g0_1
T_13_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : pwrbtn_led
T_2_13_wire_logic_cluster/lc_0/out
T_2_9_sp12_v_t_23
T_2_17_lc_trk_g1_0
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : b2v_inst11.count_clkZ0Z_11
T_8_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g2_7
T_8_16_wire_logic_cluster/lc_2/in_1

T_8_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : b2v_inst5.countZ0Z_3_cascade_
T_9_4_wire_logic_cluster/lc_5/ltout
T_9_4_wire_logic_cluster/lc_6/in_2

End 

Net : slp_s3n
T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_5_sp12_v_t_23
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_7/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_1/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_9_14_sp4_h_l_4
T_8_10_sp4_v_t_44
T_8_12_lc_trk_g2_1
T_8_12_input_2_1
T_8_12_wire_logic_cluster/lc_1/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_5_sp12_v_t_23
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_5/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_5_sp12_v_t_23
T_11_8_lc_trk_g2_3
T_11_8_wire_logic_cluster/lc_4/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_9_14_sp4_h_l_4
T_8_14_sp4_v_t_41
T_8_10_sp4_v_t_37
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_7/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_43
T_9_10_sp4_h_l_0
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_7/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_43
T_9_10_sp4_h_l_0
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_6/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_43
T_9_10_sp4_h_l_0
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_0/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_39
T_12_9_lc_trk_g0_7
T_12_9_wire_logic_cluster/lc_0/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_43
T_12_6_sp4_v_t_39
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_3/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_36
T_10_6_sp4_v_t_44
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_0/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_43
T_9_10_sp4_h_l_0
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_7/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_9_14_sp4_h_l_4
T_8_10_sp4_v_t_44
T_8_6_sp4_v_t_44
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_3/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_11_14_sp4_h_l_1
T_7_14_sp4_h_l_4
T_6_10_sp4_v_t_41
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_5/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_36
T_11_10_sp4_h_l_6
T_10_6_sp4_v_t_43
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_1/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_36
T_10_6_sp4_v_t_41
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_2/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_36
T_10_6_sp4_v_t_44
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_1/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_11_14_sp4_h_l_1
T_7_14_sp4_h_l_4
T_6_10_sp4_v_t_41
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : slp_s4n
T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_4/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_4_11_sp4_h_l_1
T_7_11_sp4_v_t_36
T_6_12_lc_trk_g2_4
T_6_12_wire_logic_cluster/lc_5/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_38
T_8_12_lc_trk_g2_6
T_8_12_wire_logic_cluster/lc_1/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_38
T_8_12_lc_trk_g2_6
T_8_12_wire_logic_cluster/lc_5/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_6/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_13_sp4_v_t_43
T_5_13_sp4_h_l_6
T_8_9_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_13_sp4_v_t_43
T_5_13_sp4_h_l_6
T_8_9_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_input_2_3
T_8_10_wire_logic_cluster/lc_3/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_5/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_11_sp4_v_t_38
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_7/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_45
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_45
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_0/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_45
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_2/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_45
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_0/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_45
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_6/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_45
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_1/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_45
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_1/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_7_sp4_v_t_44
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_4/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_12_11_sp4_h_l_9
T_11_7_sp4_v_t_44
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_5/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_13_sp4_v_t_43
T_5_13_sp4_h_l_6
T_9_13_sp4_h_l_6
T_12_9_sp4_v_t_37
T_12_5_sp4_v_t_38
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_3/in_1

End 

Net : v1p8a_ok
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_8_12_sp4_h_l_11
T_11_8_sp4_v_t_46
T_11_4_sp4_v_t_46
T_11_5_lc_trk_g2_6
T_11_5_input_2_0
T_11_5_wire_logic_cluster/lc_0/in_2

End 

Net : v33a_ok
T_13_15_wire_io_cluster/io_0/D_IN_0
T_13_15_span12_horz_0
T_12_3_sp12_v_t_23
T_12_1_sp4_v_t_47
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/in_0

End 

Net : v33dsw_ok
T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_5_sp4_v_t_41
T_9_5_sp4_h_l_4
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_5/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_1_sp4_v_t_45
T_11_4_lc_trk_g3_5
T_11_4_input_2_4
T_11_4_wire_logic_cluster/lc_4/in_2

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_1_sp4_v_t_45
T_9_1_sp4_h_l_2
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_7/in_3

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_1_sp4_v_t_45
T_9_1_sp4_h_l_2
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_3/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_1_sp4_v_t_45
T_9_1_sp4_h_l_2
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_4/in_0

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_1_sp4_v_t_45
T_9_1_sp4_h_l_2
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_0/in_0

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_1_sp4_v_t_45
T_9_1_sp4_h_l_2
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_2/in_0

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_0
T_12_1_sp12_v_t_23
T_12_1_sp4_v_t_45
T_9_1_sp4_h_l_2
T_9_1_lc_trk_g0_7
T_9_1_wire_logic_cluster/lc_6/in_1

End 

Net : v33s_ok
T_13_14_wire_io_cluster/io_0/D_IN_0
T_13_14_span12_horz_0
T_12_2_sp12_v_t_23
T_12_7_lc_trk_g2_7
T_12_7_input_2_7
T_12_7_wire_logic_cluster/lc_7/in_2

End 

Net : v5a_ok
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_11_5_lc_trk_g0_7
T_11_5_wire_logic_cluster/lc_0/in_3

End 

Net : b2v_inst11.count_clkZ0Z_12
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g3_5
T_8_16_wire_logic_cluster/lc_3/in_1

End 

Net : v5s_ok
T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_7/in_1

End 

Net : vccinaux_en
T_12_7_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g1_7
T_13_6_wire_io_cluster/io_0/D_OUT_0

T_12_7_wire_logic_cluster/lc_7/out
T_12_2_sp12_v_t_22
T_0_14_span12_horz_1
T_11_14_sp4_h_l_10
T_10_14_sp4_v_t_41
T_10_17_lc_trk_g0_1
T_10_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vccst_cpu_ok
T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_11_5_lc_trk_g1_4
T_11_5_wire_logic_cluster/lc_0/in_1

End 

Net : vccst_en
T_5_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_7
T_0_11_lc_trk_g1_7
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : vddq_en
T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_2_10_sp4_v_t_45
T_0_14_span4_horz_25
T_0_14_span4_vert_t_12
T_1_17_lc_trk_g1_0
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_ok
T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_41
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_5/in_1

End 

Net : vpp_en
T_4_3_wire_logic_cluster/lc_0/out
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_44
T_5_9_sp4_v_t_44
T_6_13_sp4_h_l_9
T_10_13_sp4_h_l_9
T_13_13_lc_trk_g1_4
T_13_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : vpp_ok
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_4
T_4_9_sp4_v_t_41
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : vr_ready_vccin
T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_6_9_sp12_v_t_23
T_6_12_lc_trk_g2_3
T_6_12_wire_logic_cluster/lc_2/in_1

End 

Net : vr_ready_vccinaux
T_13_7_wire_io_cluster/io_0/D_IN_0
T_12_7_sp4_h_l_5
T_11_7_sp4_v_t_40
T_8_11_sp4_h_l_10
T_7_11_sp4_v_t_47
T_6_12_lc_trk_g3_7
T_6_12_wire_logic_cluster/lc_2/in_0

End 

