// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Tue Jun 20 22:55:13 2023
// Host        : DESKTOP-VPS9LLR running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_v_tpg_0_0_sim_netlist.v
// Design      : design_1_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_tpg_0_0_v_tpg,Vivado 2021.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148748512, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148748512, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148748512, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi
   (ap_rst_n_inv,
    \empty_65_reg_808_reg[0] ,
    sel_tmp2_fu_527_p2,
    \int_colorFormat_reg[5]_0 ,
    Q,
    and_ln1759_fu_509_p2,
    \cmp106_reg_787_reg[0] ,
    SR,
    \yCount_V_2_reg[9] ,
    \yCount_V_2_reg[6] ,
    CO,
    \int_width_reg[15]_0 ,
    \int_height_reg[15]_0 ,
    \cmp57_reg_560_reg[0] ,
    D,
    \int_height_reg[4]_0 ,
    \int_height_reg[3]_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ,
    cmp71_fu_364_p2,
    ap_enable_reg_pp0_iter11_reg,
    ap_enable_reg_pp0_iter11_reg_0,
    ap_enable_reg_pp0_iter11_reg_1,
    ap_enable_reg_pp0_iter11_reg_2,
    ap_enable_reg_pp0_iter11_reg_3,
    ap_enable_reg_pp0_iter11_reg_4,
    ap_enable_reg_pp0_iter11_reg_5,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    \int_bckgndId_reg[0]_0 ,
    \rSerie_V_reg[21] ,
    q0_reg_1_sp_1,
    \int_bckgndId_reg[0]_1 ,
    ap_enable_reg_pp0_iter11_reg_6,
    \rSerie_V_reg[22] ,
    \int_bckgndId_reg[0]_2 ,
    ap_enable_reg_pp0_iter11_reg_7,
    \q0_reg[1]_0 ,
    \rSerie_V_reg[25] ,
    ap_enable_reg_pp0_iter11_reg_8,
    \int_bckgndId_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \int_bckgndId_reg[0]_3 ,
    ap_enable_reg_pp0_iter11_reg_9,
    \int_bckgndId_reg[1]_1 ,
    \int_bckgndId_reg[5]_0 ,
    \int_bckgndId_reg[0]_4 ,
    q0_reg_0_sp_1,
    \int_bckgndId_reg[0]_5 ,
    ap_enable_reg_pp0_iter11_reg_10,
    \int_bckgndId_reg[0]_6 ,
    \int_bckgndId_reg[0]_7 ,
    \cmp2_i210_reg_1516_reg[0] ,
    \int_bckgndId_reg[0]_8 ,
    \int_bckgndId_reg[0]_9 ,
    \int_bckgndId_reg[0]_10 ,
    \int_bckgndId_reg[0]_11 ,
    \int_bckgndId_reg[2]_0 ,
    \int_bckgndId_reg[1]_2 ,
    \int_bckgndId_reg[0]_12 ,
    \int_bckgndId_reg[3]_0 ,
    \int_bckgndId_reg[1]_3 ,
    internal_full_n_reg,
    E,
    \int_bckgndId_reg[1]_4 ,
    \int_bckgndId_reg[1]_5 ,
    \int_bckgndId_reg[0]_13 ,
    SS,
    p_60_in,
    \q0_reg[7] ,
    \int_bckgndId_reg[1]_6 ,
    \int_bckgndId_reg[1]_7 ,
    \b_reg_3624_pp0_iter10_reg_reg[7]__0 ,
    ap_enable_reg_pp0_iter11_reg_11,
    \int_bckgndId_reg[1]_8 ,
    \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ,
    \int_bckgndId_reg[1]_9 ,
    \q0_reg[1]_2 ,
    \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ,
    \xBar_V_reg[0] ,
    \int_bckgndId_reg[1]_10 ,
    ap_enable_reg_pp0_iter1_reg,
    \int_bckgndId_reg[0]_14 ,
    \r_reg_3613_pp0_iter10_reg_reg[2]__0 ,
    \r_reg_3613_pp0_iter10_reg_reg[7]__0 ,
    \int_bckgndId_reg[0]_15 ,
    \int_bckgndId_reg[5]_1 ,
    ap_enable_reg_pp0_iter11_reg_12,
    \int_bckgndId_reg[3]_1 ,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    \rampVal_loc_1_fu_476_reg[1] ,
    \int_bckgndId_reg[0]_16 ,
    \int_bckgndId_reg[0]_17 ,
    \int_bckgndId_reg[1]_11 ,
    \int_bckgndId_reg[1]_12 ,
    \conv_i_i_cast_cast_reg_3534_reg[7] ,
    ap_enable_reg_pp0_iter11_reg_13,
    ap_enable_reg_pp0_iter11_reg_14,
    \int_bckgndId_reg[0]_18 ,
    \int_bckgndId_reg[0]_19 ,
    ap_enable_reg_pp0_iter11_reg_15,
    \int_bckgndId_reg[1]_13 ,
    ap_enable_reg_pp0_iter11_reg_16,
    ap_enable_reg_pp0_iter11_reg_17,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContStart_reg[14]_0 ,
    \int_height_reg[6]_0 ,
    icmp_ln519_fu_800_p2,
    cmp51_i_fu_900_p2,
    icmp_fu_916_p2,
    cmp6_i_fu_830_p2,
    \fid_in[0] ,
    \int_field_id_reg[10]_0 ,
    \int_field_id_reg[1]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    \int_field_id_reg[0]_0 ,
    \int_width_reg[9]_0 ,
    \cmp18187_reg_358_reg[0] ,
    \int_width_reg[13]_0 ,
    \int_motionSpeed_reg[6]_0 ,
    \int_motionSpeed_reg[7]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_start,
    \int_boxColorB_reg[7]_0 ,
    \int_bck_motion_en_reg[15]_0 ,
    \int_boxColorG_reg[7]_0 ,
    \int_boxColorR_reg[7]_0 ,
    \int_boxSize_reg[15]_0 ,
    \int_maskId_reg[7]_0 ,
    \int_ZplateVerContDelta_reg[15]_0 ,
    \int_crossHairY_reg[15]_0 ,
    \int_ovrlayId_reg[7]_0 ,
    \int_ZplateVerContStart_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \int_crossHairX_reg[15]_0 ,
    interrupt,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter11_reg_18,
    \rampVal_loc_1_fu_476_reg[5] ,
    ap_enable_reg_pp0_iter11_reg_19,
    \int_bckgndId_reg[1]_14 ,
    \int_bckgndId_reg[0]_20 ,
    \int_bckgndId_reg[0]_21 ,
    \int_bckgndId_reg[1]_15 ,
    \int_bckgndId_reg[0]_22 ,
    \int_colorFormat_reg[0]_0 ,
    \int_colorFormat_reg[0]_1 ,
    \int_colorFormat_reg[0]_2 ,
    \int_colorFormat_reg[0]_3 ,
    \int_colorFormat_reg[0]_4 ,
    \int_colorFormat_reg[0]_5 ,
    \int_colorFormat_reg[0]_6 ,
    \int_bckgndId_reg[1]_16 ,
    \int_colorFormat_reg[0]_7 ,
    s_axi_CTRL_RDATA,
    ap_clk,
    \empty_65_reg_808_reg[0]_0 ,
    \empty_65_reg_808_reg[0]_1 ,
    x_4_reg_3544_pp0_iter8_reg,
    \cmp106_reg_787_reg[0]_0 ,
    \yCount_V_2_reg[9]_0 ,
    \yCount_V_2_reg[9]_1 ,
    \yCount_V_2_reg[9]_2 ,
    \vHatch_reg[0]_i_6_0 ,
    \cmp57_reg_560_reg[0]_0 ,
    \yCount_V_2_reg[9]_3 ,
    \yCount_V_2_reg[9]_4 ,
    S,
    \yCount_V_2_reg[9]_5 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ,
    or_ln1594_reg_1667,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_2_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[5] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[5]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[5]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[5]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ,
    O,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ,
    zext_ln1259_fu_2452_p1,
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_6_0 ,
    ap_enable_reg_pp0_iter11,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6]_2 ,
    grp_tpgPatternTartanColorBars_fu_1248_ap_return_0,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ,
    cmp2_i210_reg_1516,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[5]_0 ,
    \g_2_fu_524[0]_i_3 ,
    \g_2_fu_524[0]_i_3_0 ,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter12,
    ap_enable_reg_pp0_iter1,
    icmp_ln1028_reg_3575,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_7 ,
    q0_reg,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_7_0 ,
    icmp_ln1286_reg_3601_pp0_iter4_reg,
    ap_enable_reg_pp0_iter5,
    conv_i_i276_reg_1561,
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_3 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6]_4 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[5]_3 ,
    icmp_ln1028_reg_3575_pp0_iter8_reg,
    ap_enable_reg_pp0_iter9,
    \xBar_V_reg[0]_0 ,
    \xBar_V_reg[0]_1 ,
    \xBar_V_reg[0]_2 ,
    r_reg_3613_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ,
    select_ln314_reg_3680_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_2_1 ,
    conv_i6_i224_reg_1536,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_4 ,
    ap_enable_reg_pp0_iter10,
    icmp_ln1051_reg_3609_pp0_iter9_reg,
    conv_i_i_cast_cast_reg_3534,
    grp_tpgPatternCheckerBoard_fu_1198_ap_return_0,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_13_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_9_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_17_0 ,
    trunc_ln521_reg_3552_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_4_0 ,
    \phi_mul_fu_464_reg[15] ,
    \rampStart_reg[0] ,
    \rampStart_reg[0]_0 ,
    \rampStart_reg[0]_1 ,
    \ap_CS_fsm[4]_i_2_0 ,
    fid_in,
    ap_condition_pp0_exit_iter0_state2,
    ap_enable_reg_pp0_iter0,
    fid_INST_0_i_4,
    \cmp18187_reg_358_reg[0]_0 ,
    \cmp18187_reg_358_reg[0]_1 ,
    \rampStart_reg[7] ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    auto_restart_status_reg_0,
    ap_rst_n,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WDATA,
    ap_done,
    \select_ln1100_reg_1592_reg[0] ,
    \conv_i_i260_reg_1556_reg[7] ,
    \icmp_ln976_reg_362_reg[0] ,
    ap_enable_reg_pp0_iter8,
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg,
    s_axi_CTRL_AWADDR);
  output ap_rst_n_inv;
  output \empty_65_reg_808_reg[0] ;
  output sel_tmp2_fu_527_p2;
  output \int_colorFormat_reg[5]_0 ;
  output [7:0]Q;
  output and_ln1759_fu_509_p2;
  output \cmp106_reg_787_reg[0] ;
  output [0:0]SR;
  output \yCount_V_2_reg[9] ;
  output \yCount_V_2_reg[6] ;
  output [0:0]CO;
  output [15:0]\int_width_reg[15]_0 ;
  output [15:0]\int_height_reg[15]_0 ;
  output \cmp57_reg_560_reg[0] ;
  output [9:0]D;
  output [1:0]\int_height_reg[4]_0 ;
  output \int_height_reg[3]_0 ;
  output [0:0]\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  output cmp71_fu_364_p2;
  output ap_enable_reg_pp0_iter11_reg;
  output ap_enable_reg_pp0_iter11_reg_0;
  output ap_enable_reg_pp0_iter11_reg_1;
  output ap_enable_reg_pp0_iter11_reg_2;
  output ap_enable_reg_pp0_iter11_reg_3;
  output ap_enable_reg_pp0_iter11_reg_4;
  output ap_enable_reg_pp0_iter11_reg_5;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output \int_bckgndId_reg[0]_0 ;
  output \rSerie_V_reg[21] ;
  output q0_reg_1_sp_1;
  output \int_bckgndId_reg[0]_1 ;
  output ap_enable_reg_pp0_iter11_reg_6;
  output \rSerie_V_reg[22] ;
  output \int_bckgndId_reg[0]_2 ;
  output ap_enable_reg_pp0_iter11_reg_7;
  output \q0_reg[1]_0 ;
  output \rSerie_V_reg[25] ;
  output ap_enable_reg_pp0_iter11_reg_8;
  output \int_bckgndId_reg[1]_0 ;
  output [2:0]\q0_reg[1]_1 ;
  output \int_bckgndId_reg[0]_3 ;
  output ap_enable_reg_pp0_iter11_reg_9;
  output [1:0]\int_bckgndId_reg[1]_1 ;
  output \int_bckgndId_reg[5]_0 ;
  output \int_bckgndId_reg[0]_4 ;
  output q0_reg_0_sp_1;
  output \int_bckgndId_reg[0]_5 ;
  output ap_enable_reg_pp0_iter11_reg_10;
  output \int_bckgndId_reg[0]_6 ;
  output \int_bckgndId_reg[0]_7 ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \int_bckgndId_reg[0]_8 ;
  output \int_bckgndId_reg[0]_9 ;
  output \int_bckgndId_reg[0]_10 ;
  output \int_bckgndId_reg[0]_11 ;
  output \int_bckgndId_reg[2]_0 ;
  output \int_bckgndId_reg[1]_2 ;
  output \int_bckgndId_reg[0]_12 ;
  output \int_bckgndId_reg[3]_0 ;
  output \int_bckgndId_reg[1]_3 ;
  output internal_full_n_reg;
  output [0:0]E;
  output \int_bckgndId_reg[1]_4 ;
  output \int_bckgndId_reg[1]_5 ;
  output \int_bckgndId_reg[0]_13 ;
  output [0:0]SS;
  output p_60_in;
  output \q0_reg[7] ;
  output \int_bckgndId_reg[1]_6 ;
  output \int_bckgndId_reg[1]_7 ;
  output \b_reg_3624_pp0_iter10_reg_reg[7]__0 ;
  output ap_enable_reg_pp0_iter11_reg_11;
  output \int_bckgndId_reg[1]_8 ;
  output \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ;
  output \int_bckgndId_reg[1]_9 ;
  output \q0_reg[1]_2 ;
  output \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ;
  output [0:0]\xBar_V_reg[0] ;
  output \int_bckgndId_reg[1]_10 ;
  output ap_enable_reg_pp0_iter1_reg;
  output \int_bckgndId_reg[0]_14 ;
  output \r_reg_3613_pp0_iter10_reg_reg[2]__0 ;
  output \r_reg_3613_pp0_iter10_reg_reg[7]__0 ;
  output \int_bckgndId_reg[0]_15 ;
  output \int_bckgndId_reg[5]_1 ;
  output ap_enable_reg_pp0_iter11_reg_12;
  output \int_bckgndId_reg[3]_1 ;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output \rampVal_loc_1_fu_476_reg[1] ;
  output \int_bckgndId_reg[0]_16 ;
  output \int_bckgndId_reg[0]_17 ;
  output \int_bckgndId_reg[1]_11 ;
  output \int_bckgndId_reg[1]_12 ;
  output \conv_i_i_cast_cast_reg_3534_reg[7] ;
  output ap_enable_reg_pp0_iter11_reg_13;
  output ap_enable_reg_pp0_iter11_reg_14;
  output \int_bckgndId_reg[0]_18 ;
  output \int_bckgndId_reg[0]_19 ;
  output ap_enable_reg_pp0_iter11_reg_15;
  output \int_bckgndId_reg[1]_13 ;
  output ap_enable_reg_pp0_iter11_reg_16;
  output ap_enable_reg_pp0_iter11_reg_17;
  output [0:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [14:0]\int_ZplateHorContStart_reg[14]_0 ;
  output \int_height_reg[6]_0 ;
  output icmp_ln519_fu_800_p2;
  output cmp51_i_fu_900_p2;
  output icmp_fu_916_p2;
  output cmp6_i_fu_830_p2;
  output \fid_in[0] ;
  output \int_field_id_reg[10]_0 ;
  output [1:0]\int_field_id_reg[1]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output \int_field_id_reg[0]_0 ;
  output [11:0]\int_width_reg[9]_0 ;
  output \cmp18187_reg_358_reg[0] ;
  output [10:0]\int_width_reg[13]_0 ;
  output [6:0]\int_motionSpeed_reg[6]_0 ;
  output [7:0]\int_motionSpeed_reg[7]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_start;
  output [7:0]\int_boxColorB_reg[7]_0 ;
  output [15:0]\int_bck_motion_en_reg[15]_0 ;
  output [7:0]\int_boxColorG_reg[7]_0 ;
  output [7:0]\int_boxColorR_reg[7]_0 ;
  output [15:0]\int_boxSize_reg[15]_0 ;
  output [7:0]\int_maskId_reg[7]_0 ;
  output [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [15:0]\int_crossHairY_reg[15]_0 ;
  output [7:0]\int_ovrlayId_reg[7]_0 ;
  output [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output [15:0]\int_crossHairX_reg[15]_0 ;
  output interrupt;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output ap_enable_reg_pp0_iter11_reg_18;
  output \rampVal_loc_1_fu_476_reg[5] ;
  output ap_enable_reg_pp0_iter11_reg_19;
  output \int_bckgndId_reg[1]_14 ;
  output \int_bckgndId_reg[0]_20 ;
  output \int_bckgndId_reg[0]_21 ;
  output \int_bckgndId_reg[1]_15 ;
  output \int_bckgndId_reg[0]_22 ;
  output \int_colorFormat_reg[0]_0 ;
  output [0:0]\int_colorFormat_reg[0]_1 ;
  output \int_colorFormat_reg[0]_2 ;
  output \int_colorFormat_reg[0]_3 ;
  output [0:0]\int_colorFormat_reg[0]_4 ;
  output \int_colorFormat_reg[0]_5 ;
  output \int_colorFormat_reg[0]_6 ;
  output \int_bckgndId_reg[1]_16 ;
  output \int_colorFormat_reg[0]_7 ;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input \empty_65_reg_808_reg[0]_0 ;
  input \empty_65_reg_808_reg[0]_1 ;
  input [13:0]x_4_reg_3544_pp0_iter8_reg;
  input \cmp106_reg_787_reg[0]_0 ;
  input \yCount_V_2_reg[9]_0 ;
  input \yCount_V_2_reg[9]_1 ;
  input \yCount_V_2_reg[9]_2 ;
  input [12:0]\vHatch_reg[0]_i_6_0 ;
  input \cmp57_reg_560_reg[0]_0 ;
  input [6:0]\yCount_V_2_reg[9]_3 ;
  input \yCount_V_2_reg[9]_4 ;
  input [0:0]S;
  input [0:0]\yCount_V_2_reg[9]_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  input or_ln1594_reg_1667;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  input [5:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_2_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[5] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[5]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[5]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[5]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[6]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ;
  input [4:0]O;
  input [0:0]\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ;
  input [4:0]zext_ln1259_fu_2452_p1;
  input \outpix_0_2_0_0_0_load376_fu_528[4]_i_6_0 ;
  input ap_enable_reg_pp0_iter11;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[6]_2 ;
  input [0:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_0;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  input cmp2_i210_reg_1516;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[5]_0 ;
  input \g_2_fu_524[0]_i_3 ;
  input \g_2_fu_524[0]_i_3_0 ;
  input bckgndYUV_full_n;
  input ap_enable_reg_pp0_iter12;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln1028_reg_3575;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_7 ;
  input [1:0]q0_reg;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_7_0 ;
  input icmp_ln1286_reg_3601_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter5;
  input [0:0]conv_i_i276_reg_1561;
  input \outpix_0_2_0_0_0_load376_fu_528[4]_i_3 ;
  input [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[6]_4 ;
  input [1:0]\outpix_0_0_0_0_0_load368_fu_520_reg[5]_3 ;
  input icmp_ln1028_reg_3575_pp0_iter8_reg;
  input ap_enable_reg_pp0_iter9;
  input [0:0]\xBar_V_reg[0]_0 ;
  input [0:0]\xBar_V_reg[0]_1 ;
  input [0:0]\xBar_V_reg[0]_2 ;
  input [4:0]r_reg_3613_pp0_iter10_reg;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ;
  input [4:0]select_ln314_reg_3680_pp0_iter10_reg;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_2_1 ;
  input [0:0]conv_i6_i224_reg_1536;
  input [2:0]\outpix_0_2_0_0_0_load376_fu_528[5]_i_4 ;
  input ap_enable_reg_pp0_iter10;
  input icmp_ln1051_reg_3609_pp0_iter9_reg;
  input [0:0]conv_i_i_cast_cast_reg_3534;
  input [0:0]grp_tpgPatternCheckerBoard_fu_1198_ap_return_0;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_13_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[6]_i_9_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_17_0 ;
  input trunc_ln521_reg_3552_pp0_iter10_reg;
  input \outpix_0_0_0_0_0_load368_fu_520[6]_i_4_0 ;
  input [0:0]\phi_mul_fu_464_reg[15] ;
  input \rampStart_reg[0] ;
  input \rampStart_reg[0]_0 ;
  input \rampStart_reg[0]_1 ;
  input [6:0]\ap_CS_fsm[4]_i_2_0 ;
  input fid_in;
  input ap_condition_pp0_exit_iter0_state2;
  input ap_enable_reg_pp0_iter0;
  input fid_INST_0_i_4;
  input \cmp18187_reg_358_reg[0]_0 ;
  input [0:0]\cmp18187_reg_358_reg[0]_1 ;
  input [6:0]\rampStart_reg[7] ;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input [0:0]auto_restart_status_reg_0;
  input ap_rst_n;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_RREADY;
  input [15:0]s_axi_CTRL_WDATA;
  input ap_done;
  input [0:0]\select_ln1100_reg_1592_reg[0] ;
  input \conv_i_i260_reg_1556_reg[7] ;
  input \icmp_ln976_reg_362_reg[0] ;
  input ap_enable_reg_pp0_iter8;
  input grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [4:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:15]ZplateHorContStart;
  wire and_ln1759_fu_509_p2;
  wire [6:0]\ap_CS_fsm[4]_i_2_0 ;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm[4]_i_5_n_3 ;
  wire \ap_CS_fsm[4]_i_7_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_1;
  wire ap_enable_reg_pp0_iter11_reg_10;
  wire ap_enable_reg_pp0_iter11_reg_11;
  wire ap_enable_reg_pp0_iter11_reg_12;
  wire ap_enable_reg_pp0_iter11_reg_13;
  wire ap_enable_reg_pp0_iter11_reg_14;
  wire ap_enable_reg_pp0_iter11_reg_15;
  wire ap_enable_reg_pp0_iter11_reg_16;
  wire ap_enable_reg_pp0_iter11_reg_17;
  wire ap_enable_reg_pp0_iter11_reg_18;
  wire ap_enable_reg_pp0_iter11_reg_19;
  wire ap_enable_reg_pp0_iter11_reg_2;
  wire ap_enable_reg_pp0_iter11_reg_3;
  wire ap_enable_reg_pp0_iter11_reg_4;
  wire ap_enable_reg_pp0_iter11_reg_5;
  wire ap_enable_reg_pp0_iter11_reg_6;
  wire ap_enable_reg_pp0_iter11_reg_7;
  wire ap_enable_reg_pp0_iter11_reg_8;
  wire ap_enable_reg_pp0_iter11_reg_9;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire [0:0]auto_restart_status_reg_0;
  wire auto_restart_status_reg_n_3;
  wire \b_reg_3624_pp0_iter10_reg_reg[7]__0 ;
  wire \barWidth_reg_1566[10]_i_2_n_3 ;
  wire \barWidth_reg_1566[4]_i_2_n_3 ;
  wire \barWidth_reg_1566[7]_i_2_n_3 ;
  wire \barWidth_reg_1566[9]_i_2_n_3 ;
  wire [7:2]bckgndId;
  wire bckgndYUV_full_n;
  wire [15:8]boxColorB;
  wire [15:8]boxColorG;
  wire [15:8]boxColorR;
  wire \cmp106_reg_787[0]_i_3_n_3 ;
  wire \cmp106_reg_787_reg[0] ;
  wire \cmp106_reg_787_reg[0]_0 ;
  wire \cmp18187_reg_358[0]_i_2_n_3 ;
  wire \cmp18187_reg_358_reg[0] ;
  wire \cmp18187_reg_358_reg[0]_0 ;
  wire [0:0]\cmp18187_reg_358_reg[0]_1 ;
  wire cmp2_i210_reg_1516;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire cmp51_i_fu_900_p2;
  wire \cmp57_reg_560[0]_i_3_n_3 ;
  wire \cmp57_reg_560_reg[0] ;
  wire \cmp57_reg_560_reg[0]_0 ;
  wire cmp6_i_fu_830_p2;
  wire cmp71_fu_364_p2;
  wire \cmp71_reg_553[0]_i_2_n_3 ;
  wire [0:0]conv_i6_i224_reg_1536;
  wire \conv_i_i260_reg_1556_reg[7] ;
  wire [0:0]conv_i_i276_reg_1561;
  wire [0:0]conv_i_i_cast_cast_reg_3534;
  wire \conv_i_i_cast_cast_reg_3534_reg[7] ;
  wire \d_read_reg_22[4]_i_2_n_3 ;
  wire \d_read_reg_22[5]_i_2_n_3 ;
  wire \d_read_reg_22[5]_i_3_n_3 ;
  wire \d_read_reg_22[8]_i_2_n_3 ;
  wire \d_read_reg_22[8]_i_3_n_3 ;
  wire \d_read_reg_22[9]_i_2_n_3 ;
  wire \d_read_reg_22[9]_i_3_n_3 ;
  wire [7:0]dpDynamicRange;
  wire [7:0]dpYUVCoef;
  wire \empty_65_reg_808_reg[0] ;
  wire \empty_65_reg_808_reg[0]_0 ;
  wire \empty_65_reg_808_reg[0]_1 ;
  wire fid_INST_0_i_12_n_3;
  wire fid_INST_0_i_13_n_3;
  wire fid_INST_0_i_4;
  wire fid_in;
  wire \fid_in[0] ;
  wire [15:2]field_id;
  wire \g_2_fu_524[0]_i_3 ;
  wire \g_2_fu_524[0]_i_3_0 ;
  wire \g_2_fu_524[5]_i_8_n_3 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[5]_0 ;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1198_ap_return_0;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_0;
  wire [13:13]\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/add_ln1399_fu_238_p2 ;
  wire icmp_fu_916_p2;
  wire icmp_ln1028_reg_3575;
  wire icmp_ln1028_reg_3575_pp0_iter8_reg;
  wire \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ;
  wire icmp_ln1051_reg_3609_pp0_iter9_reg;
  wire icmp_ln1286_reg_3601_pp0_iter4_reg;
  wire \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ;
  wire icmp_ln519_fu_800_p2;
  wire \icmp_ln519_reg_1421[0]_i_2_n_3 ;
  wire \icmp_ln519_reg_1421[0]_i_3_n_3 ;
  wire \icmp_ln519_reg_1421[0]_i_4_n_3 ;
  wire \icmp_ln976_reg_362_reg[0] ;
  wire \icmp_reg_1577[0]_i_2_n_3 ;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateHorContStart0;
  wire \int_ZplateHorContStart[15]_i_1_n_3 ;
  wire [14:0]\int_ZplateHorContStart_reg[14]_0 ;
  wire [0:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire int_auto_restart_i_2_n_3;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_3 ;
  wire \int_bck_motion_en[15]_i_3_n_3 ;
  wire [15:0]\int_bck_motion_en_reg[15]_0 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_3 ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \int_bckgndId_reg[0]_1 ;
  wire \int_bckgndId_reg[0]_10 ;
  wire \int_bckgndId_reg[0]_11 ;
  wire \int_bckgndId_reg[0]_12 ;
  wire \int_bckgndId_reg[0]_13 ;
  wire \int_bckgndId_reg[0]_14 ;
  wire \int_bckgndId_reg[0]_15 ;
  wire \int_bckgndId_reg[0]_16 ;
  wire \int_bckgndId_reg[0]_17 ;
  wire \int_bckgndId_reg[0]_18 ;
  wire \int_bckgndId_reg[0]_19 ;
  wire \int_bckgndId_reg[0]_2 ;
  wire \int_bckgndId_reg[0]_20 ;
  wire \int_bckgndId_reg[0]_21 ;
  wire \int_bckgndId_reg[0]_22 ;
  wire \int_bckgndId_reg[0]_3 ;
  wire \int_bckgndId_reg[0]_4 ;
  wire \int_bckgndId_reg[0]_5 ;
  wire \int_bckgndId_reg[0]_6 ;
  wire \int_bckgndId_reg[0]_7 ;
  wire \int_bckgndId_reg[0]_8 ;
  wire \int_bckgndId_reg[0]_9 ;
  wire \int_bckgndId_reg[1]_0 ;
  wire [1:0]\int_bckgndId_reg[1]_1 ;
  wire \int_bckgndId_reg[1]_10 ;
  wire \int_bckgndId_reg[1]_11 ;
  wire \int_bckgndId_reg[1]_12 ;
  wire \int_bckgndId_reg[1]_13 ;
  wire \int_bckgndId_reg[1]_14 ;
  wire \int_bckgndId_reg[1]_15 ;
  wire \int_bckgndId_reg[1]_16 ;
  wire \int_bckgndId_reg[1]_2 ;
  wire \int_bckgndId_reg[1]_3 ;
  wire \int_bckgndId_reg[1]_4 ;
  wire \int_bckgndId_reg[1]_5 ;
  wire \int_bckgndId_reg[1]_6 ;
  wire \int_bckgndId_reg[1]_7 ;
  wire \int_bckgndId_reg[1]_8 ;
  wire \int_bckgndId_reg[1]_9 ;
  wire \int_bckgndId_reg[2]_0 ;
  wire \int_bckgndId_reg[3]_0 ;
  wire \int_bckgndId_reg[3]_1 ;
  wire \int_bckgndId_reg[5]_0 ;
  wire \int_bckgndId_reg[5]_1 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorB_reg[7]_0 ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorG_reg[7]_0 ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorR_reg[7]_0 ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_3 ;
  wire [15:0]\int_boxSize_reg[15]_0 ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_3 ;
  wire \int_colorFormat_reg[0]_0 ;
  wire [0:0]\int_colorFormat_reg[0]_1 ;
  wire \int_colorFormat_reg[0]_2 ;
  wire \int_colorFormat_reg[0]_3 ;
  wire [0:0]\int_colorFormat_reg[0]_4 ;
  wire \int_colorFormat_reg[0]_5 ;
  wire \int_colorFormat_reg[0]_6 ;
  wire \int_colorFormat_reg[0]_7 ;
  wire \int_colorFormat_reg[5]_0 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_3 ;
  wire [15:0]\int_crossHairX_reg[15]_0 ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_3 ;
  wire [15:0]\int_crossHairY_reg[15]_0 ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_3 ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_3 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_3 ;
  wire \int_field_id_reg[0]_0 ;
  wire \int_field_id_reg[10]_0 ;
  wire [1:0]\int_field_id_reg[1]_0 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_i_3_n_3;
  wire int_gie_reg_n_3;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_3 ;
  wire [15:0]\int_height_reg[15]_0 ;
  wire \int_height_reg[3]_0 ;
  wire [1:0]\int_height_reg[4]_0 ;
  wire \int_height_reg[6]_0 ;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_3 ;
  wire [7:0]\int_maskId_reg[7]_0 ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_3 ;
  wire [6:0]\int_motionSpeed_reg[6]_0 ;
  wire [7:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_3 ;
  wire [7:0]\int_ovrlayId_reg[7]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done0__7;
  wire int_task_ap_done_i_1_n_3;
  wire int_task_ap_done_i_3_n_3;
  wire int_task_ap_done_i_4_n_3;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_3 ;
  wire [10:0]\int_width_reg[13]_0 ;
  wire [15:0]\int_width_reg[15]_0 ;
  wire [11:0]\int_width_reg[9]_0 ;
  wire internal_full_n_reg;
  wire interrupt;
  wire or_ln1594_reg_1667;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_6_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_10_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_13_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_13_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_15_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_2_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_3_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_2_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_2_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_6_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_2_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_3_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_9_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_15_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_16_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_2_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_3_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_4_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_4_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_8_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_9_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_9_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_11_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_12_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_17_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_21_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_23_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5]_2 ;
  wire [1:0]\outpix_0_0_0_0_0_load368_fu_520_reg[5]_3 ;
  wire [5:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[6]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[6]_2 ;
  wire [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[6]_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_7_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_9_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_7 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_7_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_6_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_6_n_3 ;
  wire [2:0]\outpix_0_2_0_0_0_load376_fu_528[5]_i_4 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_6_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_16_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_6_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_8_n_3 ;
  wire [0:0]\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_9_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  wire p_0_in;
  wire [7:2]p_21_in;
  wire p_60_in;
  wire [0:0]\phi_mul_fu_464_reg[15] ;
  wire [1:0]q0_reg;
  wire \q0_reg[1]_0 ;
  wire [2:0]\q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[7] ;
  wire q0_reg_0_sn_1;
  wire q0_reg_1_sn_1;
  wire \rSerie_V_reg[21] ;
  wire \rSerie_V_reg[22] ;
  wire \rSerie_V_reg[25] ;
  wire [4:0]r_reg_3613_pp0_iter10_reg;
  wire \r_reg_3613_pp0_iter10_reg_reg[2]__0 ;
  wire \r_reg_3613_pp0_iter10_reg_reg[7]__0 ;
  wire \rampStart_reg[0] ;
  wire \rampStart_reg[0]_0 ;
  wire \rampStart_reg[0]_1 ;
  wire [6:0]\rampStart_reg[7] ;
  wire \rampVal_loc_1_fu_476_reg[1] ;
  wire \rampVal_loc_1_fu_476_reg[5] ;
  wire [15:0]rdata;
  wire \rdata[0]_i_10_n_3 ;
  wire \rdata[0]_i_11_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[0]_i_8_n_3 ;
  wire \rdata[0]_i_9_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[10]_i_4_n_3 ;
  wire \rdata[10]_i_5_n_3 ;
  wire \rdata[10]_i_6_n_3 ;
  wire \rdata[10]_i_7_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[11]_i_4_n_3 ;
  wire \rdata[11]_i_5_n_3 ;
  wire \rdata[11]_i_6_n_3 ;
  wire \rdata[11]_i_7_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[12]_i_4_n_3 ;
  wire \rdata[12]_i_5_n_3 ;
  wire \rdata[12]_i_6_n_3 ;
  wire \rdata[12]_i_7_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[13]_i_4_n_3 ;
  wire \rdata[13]_i_5_n_3 ;
  wire \rdata[13]_i_6_n_3 ;
  wire \rdata[13]_i_7_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[14]_i_4_n_3 ;
  wire \rdata[14]_i_5_n_3 ;
  wire \rdata[14]_i_6_n_3 ;
  wire \rdata[14]_i_7_n_3 ;
  wire \rdata[15]_i_10_n_3 ;
  wire \rdata[15]_i_11_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[15]_i_4_n_3 ;
  wire \rdata[15]_i_5_n_3 ;
  wire \rdata[15]_i_6_n_3 ;
  wire \rdata[15]_i_7_n_3 ;
  wire \rdata[15]_i_8_n_3 ;
  wire \rdata[15]_i_9_n_3 ;
  wire \rdata[1]_i_10_n_3 ;
  wire \rdata[1]_i_11_n_3 ;
  wire \rdata[1]_i_12_n_3 ;
  wire \rdata[1]_i_13_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[1]_i_8_n_3 ;
  wire \rdata[1]_i_9_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[2]_i_5_n_3 ;
  wire \rdata[2]_i_6_n_3 ;
  wire \rdata[2]_i_7_n_3 ;
  wire \rdata[2]_i_8_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[3]_i_5_n_3 ;
  wire \rdata[3]_i_6_n_3 ;
  wire \rdata[3]_i_7_n_3 ;
  wire \rdata[3]_i_8_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[4]_i_4_n_3 ;
  wire \rdata[4]_i_5_n_3 ;
  wire \rdata[4]_i_6_n_3 ;
  wire \rdata[4]_i_7_n_3 ;
  wire \rdata[4]_i_8_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_3_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[5]_i_5_n_3 ;
  wire \rdata[5]_i_6_n_3 ;
  wire \rdata[5]_i_7_n_3 ;
  wire \rdata[5]_i_8_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[6]_i_4_n_3 ;
  wire \rdata[6]_i_5_n_3 ;
  wire \rdata[6]_i_6_n_3 ;
  wire \rdata[6]_i_7_n_3 ;
  wire \rdata[6]_i_8_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[7]_i_5_n_3 ;
  wire \rdata[7]_i_6_n_3 ;
  wire \rdata[7]_i_7_n_3 ;
  wire \rdata[7]_i_8_n_3 ;
  wire \rdata[7]_i_9_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[8]_i_4_n_3 ;
  wire \rdata[8]_i_5_n_3 ;
  wire \rdata[8]_i_6_n_3 ;
  wire \rdata[8]_i_7_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata[9]_i_4_n_3 ;
  wire \rdata[9]_i_5_n_3 ;
  wire \rdata[9]_i_6_n_3 ;
  wire \rdata[9]_i_7_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire sel_tmp2_fu_527_p2;
  wire \sel_tmp2_reg_815[0]_i_2_n_3 ;
  wire [0:0]\select_ln1100_reg_1592_reg[0] ;
  wire [4:0]select_ln314_reg_3680_pp0_iter10_reg;
  wire \sub_reg_343[11]_i_2_n_3 ;
  wire \tpgBackground_U0/cmp46_reg_552[0]_i_3_n_3 ;
  wire \tpgBackground_U0/cmp57_reg_560[0]_i_2_n_3 ;
  wire trunc_ln521_reg_3552_pp0_iter10_reg;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  wire \vHatch[0]_i_10_n_3 ;
  wire \vHatch[0]_i_12_n_3 ;
  wire \vHatch[0]_i_13_n_3 ;
  wire \vHatch[0]_i_14_n_3 ;
  wire \vHatch[0]_i_15_n_3 ;
  wire \vHatch[0]_i_16_n_3 ;
  wire \vHatch[0]_i_17_n_3 ;
  wire \vHatch[0]_i_18_n_3 ;
  wire \vHatch[0]_i_19_n_3 ;
  wire \vHatch[0]_i_21_n_3 ;
  wire \vHatch[0]_i_22_n_3 ;
  wire \vHatch[0]_i_23_n_3 ;
  wire \vHatch[0]_i_27_n_3 ;
  wire \vHatch[0]_i_28_n_3 ;
  wire \vHatch[0]_i_29_n_3 ;
  wire \vHatch[0]_i_30_n_3 ;
  wire \vHatch[0]_i_31_n_3 ;
  wire \vHatch[0]_i_32_n_3 ;
  wire \vHatch[0]_i_33_n_3 ;
  wire \vHatch[0]_i_34_n_3 ;
  wire \vHatch[0]_i_35_n_3 ;
  wire \vHatch[0]_i_36_n_3 ;
  wire \vHatch[0]_i_37_n_3 ;
  wire \vHatch[0]_i_38_n_3 ;
  wire \vHatch[0]_i_7_n_3 ;
  wire \vHatch[0]_i_9_n_3 ;
  wire [12:0]\vHatch_reg[0]_i_6_0 ;
  wire \vHatch_reg[0]_i_6_n_10 ;
  wire \vHatch_reg[0]_i_6_n_6 ;
  wire \vHatch_reg[0]_i_6_n_7 ;
  wire \vHatch_reg[0]_i_6_n_8 ;
  wire \vHatch_reg[0]_i_6_n_9 ;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;
  wire [0:0]\xBar_V_reg[0] ;
  wire [0:0]\xBar_V_reg[0]_0 ;
  wire [0:0]\xBar_V_reg[0]_1 ;
  wire [0:0]\xBar_V_reg[0]_2 ;
  wire \xCount_V_2[9]_i_10_n_3 ;
  wire \xCount_V_2[9]_i_11_n_3 ;
  wire \xCount_V_2[9]_i_12_n_3 ;
  wire \xCount_V_2[9]_i_13_n_3 ;
  wire \xCount_V_2[9]_i_14_n_3 ;
  wire \xCount_V_2[9]_i_30_n_3 ;
  wire \xCount_V_2[9]_i_31_n_3 ;
  wire \xCount_V_2[9]_i_32_n_3 ;
  wire \xCount_V_2[9]_i_33_n_3 ;
  wire \xCount_V_2[9]_i_34_n_3 ;
  wire \xCount_V_2[9]_i_35_n_3 ;
  wire \xCount_V_2[9]_i_36_n_3 ;
  wire \xCount_V_2[9]_i_46_n_3 ;
  wire \xCount_V_2[9]_i_47_n_3 ;
  wire \xCount_V_2_reg[9]_i_4_n_10 ;
  wire \xCount_V_2_reg[9]_i_4_n_6 ;
  wire \xCount_V_2_reg[9]_i_4_n_7 ;
  wire \xCount_V_2_reg[9]_i_4_n_8 ;
  wire \xCount_V_2_reg[9]_i_4_n_9 ;
  wire [13:0]x_4_reg_3544_pp0_iter8_reg;
  wire [0:0]\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  wire \yCount_V_2_reg[6] ;
  wire \yCount_V_2_reg[9] ;
  wire \yCount_V_2_reg[9]_0 ;
  wire \yCount_V_2_reg[9]_1 ;
  wire \yCount_V_2_reg[9]_2 ;
  wire [6:0]\yCount_V_2_reg[9]_3 ;
  wire \yCount_V_2_reg[9]_4 ;
  wire [0:0]\yCount_V_2_reg[9]_5 ;
  wire [4:0]zext_ln1259_fu_2452_p1;
  wire [7:6]\NLW_vHatch_reg[0]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_vHatch_reg[0]_i_6_O_UNCONNECTED ;
  wire [7:6]\NLW_xCount_V_2_reg[9]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_xCount_V_2_reg[9]_i_4_O_UNCONNECTED ;

  assign q0_reg_0_sp_1 = q0_reg_0_sn_1;
  assign q0_reg_1_sp_1 = q0_reg_1_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(s_axi_CTRL_BREADY),
        .I4(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_2
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(\rampStart_reg[7] [6]),
        .O(\int_motionSpeed_reg[6]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_3
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(\rampStart_reg[7] [5]),
        .O(\int_motionSpeed_reg[6]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(\rampStart_reg[7] [4]),
        .O(\int_motionSpeed_reg[6]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_5
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(\rampStart_reg[7] [3]),
        .O(\int_motionSpeed_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_6
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(\rampStart_reg[7] [2]),
        .O(\int_motionSpeed_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_7
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(\rampStart_reg[7] [1]),
        .O(\int_motionSpeed_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_8
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(\rampStart_reg[7] [0]),
        .O(\int_motionSpeed_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \and_ln1759_reg_801[0]_i_2 
       (.I0(x_4_reg_3544_pp0_iter8_reg[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\int_colorFormat_reg[5]_0 ),
        .O(and_ln1759_fu_509_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln1759_reg_801[0]_i_3 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\int_colorFormat_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(auto_restart_status_reg_0),
        .I1(ap_start),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_3 ),
        .I1(\rampStart_reg[0] ),
        .I2(\ap_CS_fsm[4]_i_5_n_3 ),
        .I3(\rampStart_reg[0]_0 ),
        .I4(\ap_CS_fsm[4]_i_7_n_3 ),
        .I5(\rampStart_reg[0]_1 ),
        .O(\int_height_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\ap_CS_fsm[4]_i_2_0 [3]),
        .I2(\ap_CS_fsm[4]_i_2_0 [4]),
        .I3(\int_height_reg[15]_0 [7]),
        .I4(\int_height_reg[15]_0 [8]),
        .I5(\ap_CS_fsm[4]_i_2_0 [5]),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\ap_CS_fsm[4]_i_2_0 [0]),
        .I2(\int_height_reg[15]_0 [2]),
        .I3(\ap_CS_fsm[4]_i_2_0 [2]),
        .I4(\int_height_reg[15]_0 [1]),
        .I5(\ap_CS_fsm[4]_i_2_0 [1]),
        .O(\ap_CS_fsm[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(\int_height_reg[15]_0 [15]),
        .I1(\ap_CS_fsm[4]_i_2_0 [6]),
        .O(\ap_CS_fsm[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h000088B8)) 
    \ap_phi_reg_pp0_iter1_empty_142_reg_261[0]_i_2 
       (.I0(fid_in),
        .I1(\int_field_id_reg[10]_0 ),
        .I2(\int_field_id_reg[1]_0 [1]),
        .I3(\int_field_id_reg[1]_0 [0]),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .O(\fid_in[0] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_21_in[7]),
        .I1(ap_start),
        .I2(auto_restart_status_reg_0),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000200020000)) 
    \b_reg_3624[7]_i_1 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(\empty_65_reg_808_reg[0]_1 ),
        .I4(q0_reg[1]),
        .I5(q0_reg[0]),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    \b_reg_3624[7]_i_2 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(bckgndYUV_full_n),
        .O(p_60_in));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \b_reg_3624[7]_i_4 
       (.I0(bckgndId[5]),
        .I1(bckgndId[4]),
        .I2(bckgndId[6]),
        .I3(bckgndId[7]),
        .I4(bckgndId[2]),
        .I5(bckgndId[3]),
        .O(\int_bckgndId_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \barWidth_reg_1566[0]_i_1 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \barWidth_reg_1566[10]_i_1 
       (.I0(\int_width_reg[15]_0 [13]),
        .I1(\int_width_reg[15]_0 [11]),
        .I2(\barWidth_reg_1566[10]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(\int_width_reg[15]_0 [10]),
        .I5(\int_width_reg[15]_0 [12]),
        .O(\int_width_reg[13]_0 [10]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \barWidth_reg_1566[10]_i_2 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\barWidth_reg_1566[7]_i_2_n_3 ),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\int_width_reg[15]_0 [8]),
        .O(\barWidth_reg_1566[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \barWidth_reg_1566[1]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h6666666AAAAAAAAA)) 
    \barWidth_reg_1566[2]_i_1 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [3]),
        .I2(\int_width_reg[15]_0 [2]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(\int_width_reg[15]_0 [1]),
        .I5(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[13]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \barWidth_reg_1566[3]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\int_width_reg[15]_0 [3]),
        .I3(\barWidth_reg_1566[4]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \barWidth_reg_1566[4]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\int_width_reg[15]_0 [3]),
        .I3(\barWidth_reg_1566[4]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [4]),
        .I5(\int_width_reg[15]_0 [6]),
        .O(\int_width_reg[13]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \barWidth_reg_1566[4]_i_2 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(\barWidth_reg_1566[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \barWidth_reg_1566[5]_i_1 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\barWidth_reg_1566[7]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[13]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \barWidth_reg_1566[6]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\barWidth_reg_1566[7]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \barWidth_reg_1566[7]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\int_width_reg[15]_0 [7]),
        .I3(\barWidth_reg_1566[7]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [6]),
        .I5(\int_width_reg[15]_0 [8]),
        .O(\int_width_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'h5557FFFFFFFFFFFF)) 
    \barWidth_reg_1566[7]_i_2 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(\int_width_reg[15]_0 [3]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\barWidth_reg_1566[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \barWidth_reg_1566[8]_i_1 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\barWidth_reg_1566[9]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(\int_width_reg[15]_0 [10]),
        .O(\int_width_reg[13]_0 [8]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \barWidth_reg_1566[9]_i_1 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_width_reg[15]_0 [10]),
        .I2(\int_width_reg[15]_0 [9]),
        .I3(\barWidth_reg_1566[9]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [8]),
        .I5(\int_width_reg[15]_0 [11]),
        .O(\int_width_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \barWidth_reg_1566[9]_i_2 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\barWidth_reg_1566[4]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(\int_width_reg[15]_0 [5]),
        .I5(\int_width_reg[15]_0 [7]),
        .O(\barWidth_reg_1566[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \cmp106_reg_787[0]_i_1 
       (.I0(\cmp106_reg_787_reg[0]_0 ),
        .I1(\empty_65_reg_808_reg[0]_1 ),
        .I2(\cmp106_reg_787[0]_i_3_n_3 ),
        .I3(dpYUVCoef[3]),
        .I4(dpYUVCoef[2]),
        .I5(dpYUVCoef[4]),
        .O(\cmp106_reg_787_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp106_reg_787[0]_i_3 
       (.I0(\empty_65_reg_808_reg[0]_1 ),
        .I1(dpYUVCoef[1]),
        .I2(dpYUVCoef[0]),
        .I3(dpYUVCoef[5]),
        .I4(dpYUVCoef[7]),
        .I5(dpYUVCoef[6]),
        .O(\cmp106_reg_787[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \cmp18187_reg_358[0]_i_1 
       (.I0(\cmp18187_reg_358_reg[0]_0 ),
        .I1(\int_width_reg[15]_0 [10]),
        .I2(\int_width_reg[15]_0 [8]),
        .I3(\cmp18187_reg_358[0]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [9]),
        .I5(\cmp18187_reg_358_reg[0]_1 ),
        .O(\cmp18187_reg_358_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \cmp18187_reg_358[0]_i_2 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\int_width_reg[15]_0 [3]),
        .I3(\barWidth_reg_1566[4]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [4]),
        .I5(\int_width_reg[15]_0 [6]),
        .O(\cmp18187_reg_358[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cmp2_i210_reg_1516[0]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .O(\int_colorFormat_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmp51_i_reg_1572[0]_i_1 
       (.I0(icmp_fu_916_p2),
        .I1(Q[0]),
        .O(cmp51_i_fu_900_p2));
  LUT6 #(
    .INIT(64'h888888888888888B)) 
    \cmp57_reg_560[0]_i_1 
       (.I0(\cmp57_reg_560_reg[0]_0 ),
        .I1(\empty_65_reg_808_reg[0]_1 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\tpgBackground_U0/cmp57_reg_560[0]_i_2_n_3 ),
        .I5(\cmp57_reg_560[0]_i_3_n_3 ),
        .O(\cmp57_reg_560_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp57_reg_560[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\cmp57_reg_560[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmp6_i_reg_1531[0]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .O(cmp6_i_fu_830_p2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \cmp71_reg_553[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\cmp71_reg_553[0]_i_2_n_3 ),
        .O(cmp71_fu_364_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp71_reg_553[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmp71_reg_553[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \conv_i4_i213_reg_1582[7]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .I2(\select_ln1100_reg_1592_reg[0] ),
        .I3(icmp_ln519_fu_800_p2),
        .O(\int_colorFormat_reg[0]_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \conv_i6_i224_reg_1536[7]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .O(\int_colorFormat_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \conv_i_i260_reg_1556[7]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .I2(\select_ln1100_reg_1592_reg[0] ),
        .I3(icmp_ln519_fu_800_p2),
        .I4(\conv_i_i260_reg_1556_reg[7] ),
        .O(\int_colorFormat_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFF1F0010)) 
    \conv_i_i276_reg_1561[6]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .I2(\select_ln1100_reg_1592_reg[0] ),
        .I3(icmp_ln519_fu_800_p2),
        .I4(conv_i_i276_reg_1561),
        .O(\int_colorFormat_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [2]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\int_width_reg[15]_0 [3]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [0]),
        .I5(\int_width_reg[15]_0 [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\d_read_reg_22[4]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\int_width_reg[15]_0 [4]),
        .I3(\d_read_reg_22[4]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [5]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\int_width_reg[15]_0 [5]),
        .I3(\d_read_reg_22[4]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [4]),
        .I5(\int_width_reg[15]_0 [6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \d_read_reg_22[4]_i_2 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [3]),
        .O(\d_read_reg_22[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\d_read_reg_22[5]_i_2_n_3 ),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\int_width_reg[15]_0 [8]),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\d_read_reg_22[5]_i_3_n_3 ),
        .I5(\int_width_reg[15]_0 [7]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h777777777777777E)) 
    \d_read_reg_22[5]_i_2 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\int_width_reg[15]_0 [3]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [0]),
        .I5(\int_width_reg[15]_0 [2]),
        .O(\d_read_reg_22[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \d_read_reg_22[5]_i_3 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [2]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [3]),
        .I5(\int_width_reg[15]_0 [4]),
        .O(\d_read_reg_22[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6CC9)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\d_read_reg_22[8]_i_2_n_3 ),
        .I1(\int_width_reg[15]_0 [10]),
        .I2(\int_width_reg[15]_0 [9]),
        .I3(\d_read_reg_22[8]_i_3_n_3 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\d_read_reg_22[8]_i_2_n_3 ),
        .I1(\int_width_reg[15]_0 [11]),
        .I2(\int_width_reg[15]_0 [10]),
        .I3(\d_read_reg_22[8]_i_3_n_3 ),
        .I4(\int_width_reg[15]_0 [9]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\d_read_reg_22[8]_i_2_n_3 ),
        .I1(\int_width_reg[15]_0 [12]),
        .I2(\int_width_reg[15]_0 [11]),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(\d_read_reg_22[8]_i_3_n_3 ),
        .I5(\int_width_reg[15]_0 [10]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \d_read_reg_22[8]_i_2 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\int_width_reg[15]_0 [5]),
        .I3(\d_read_reg_22[4]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [4]),
        .I5(\int_width_reg[15]_0 [6]),
        .O(\d_read_reg_22[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \d_read_reg_22[8]_i_3 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\int_width_reg[15]_0 [4]),
        .I3(\d_read_reg_22[4]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [5]),
        .I5(\int_width_reg[15]_0 [7]),
        .O(\d_read_reg_22[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\d_read_reg_22[9]_i_2_n_3 ),
        .I1(\int_width_reg[15]_0 [13]),
        .I2(\int_width_reg[15]_0 [12]),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(\d_read_reg_22[9]_i_3_n_3 ),
        .I5(\int_width_reg[15]_0 [11]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFE)) 
    \d_read_reg_22[9]_i_2 
       (.I0(\d_read_reg_22[5]_i_2_n_3 ),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\int_width_reg[15]_0 [8]),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\d_read_reg_22[5]_i_3_n_3 ),
        .I5(\int_width_reg[15]_0 [7]),
        .O(\d_read_reg_22[9]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \d_read_reg_22[9]_i_3 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\d_read_reg_22[5]_i_3_n_3 ),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\int_width_reg[15]_0 [8]),
        .O(\d_read_reg_22[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAAA0030)) 
    \empty_65_reg_808[0]_i_1 
       (.I0(\empty_65_reg_808_reg[0]_0 ),
        .I1(sel_tmp2_fu_527_p2),
        .I2(\int_colorFormat_reg[5]_0 ),
        .I3(Q[0]),
        .I4(\empty_65_reg_808_reg[0]_1 ),
        .I5(Q[1]),
        .O(\empty_65_reg_808_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    fid_INST_0_i_11
       (.I0(\int_field_id_reg[10]_0 ),
        .I1(\int_field_id_reg[1]_0 [0]),
        .I2(fid_INST_0_i_4),
        .O(\int_field_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    fid_INST_0_i_12
       (.I0(field_id[14]),
        .I1(field_id[13]),
        .I2(field_id[2]),
        .I3(field_id[7]),
        .I4(field_id[3]),
        .I5(field_id[4]),
        .O(fid_INST_0_i_12_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    fid_INST_0_i_13
       (.I0(field_id[12]),
        .I1(field_id[11]),
        .I2(field_id[9]),
        .I3(field_id[6]),
        .O(fid_INST_0_i_13_n_3));
  LUT5 #(
    .INIT(32'h00000400)) 
    fid_INST_0_i_3
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\int_field_id_reg[1]_0 [0]),
        .I3(\int_field_id_reg[1]_0 [1]),
        .I4(\int_field_id_reg[10]_0 ),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    fid_INST_0_i_6
       (.I0(fid_INST_0_i_12_n_3),
        .I1(fid_INST_0_i_13_n_3),
        .I2(field_id[10]),
        .I3(field_id[8]),
        .I4(field_id[15]),
        .I5(field_id[5]),
        .O(\int_field_id_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h5577555555745555)) 
    \g_2_fu_524[0]_i_8 
       (.I0(\int_bckgndId_reg[0]_12 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\empty_65_reg_808_reg[0]_1 ),
        .I4(\g_2_fu_524[0]_i_3 ),
        .I5(\g_2_fu_524[0]_i_3_0 ),
        .O(\int_bckgndId_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \g_2_fu_524[1]_i_8 
       (.I0(\int_bckgndId_reg[0]_16 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[5]_i_4 [0]),
        .O(\rampVal_loc_1_fu_476_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000028)) 
    \g_2_fu_524[3]_i_21 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[5]_0 ),
        .I4(\empty_65_reg_808_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter11_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \g_2_fu_524[4]_i_17 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .O(ap_enable_reg_pp0_iter11_reg_19));
  LUT6 #(
    .INIT(64'hAAAAFFFEAAAAAAAA)) 
    \g_2_fu_524[5]_i_2 
       (.I0(\int_bckgndId_reg[0]_10 ),
        .I1(\g_2_fu_524_reg[5] ),
        .I2(\empty_65_reg_808_reg[0]_1 ),
        .I3(\g_2_fu_524[5]_i_8_n_3 ),
        .I4(\g_2_fu_524_reg[5]_0 ),
        .I5(\int_bckgndId_reg[0]_11 ),
        .O(\int_bckgndId_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \g_2_fu_524[5]_i_8 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(cmp2_i210_reg_1516),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(\g_2_fu_524[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000055030000)) 
    \g_2_fu_524[6]_i_17 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(\empty_65_reg_808_reg[0]_1 ),
        .O(\int_bckgndId_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00140000)) 
    \g_2_fu_524[6]_i_21 
       (.I0(\empty_65_reg_808_reg[0]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \g_2_fu_524[6]_i_22 
       (.I0(\int_bckgndId_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFDDF)) 
    \g_2_fu_524[6]_i_23 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[5]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_16));
  LUT6 #(
    .INIT(64'h1000000010000050)) 
    \g_2_fu_524[6]_i_27 
       (.I0(\empty_65_reg_808_reg[0]_1 ),
        .I1(\int_bckgndId_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(\int_bckgndId_reg[5]_1 ),
        .O(ap_enable_reg_pp0_iter11_reg_18));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \g_2_fu_524[6]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\empty_65_reg_808_reg[0]_1 ),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(cmp2_i210_reg_1516),
        .O(\int_bckgndId_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \g_2_fu_524[7]_i_11 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(cmp2_i210_reg_1516),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(\empty_65_reg_808_reg[0]_1 ),
        .O(\int_bckgndId_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \g_2_fu_524[7]_i_12 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(\empty_65_reg_808_reg[0]_1 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(cmp2_i210_reg_1516),
        .I5(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[0]_13 ));
  LUT6 #(
    .INIT(64'h0000000100000501)) 
    \g_2_fu_524[7]_i_16 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[3]_i_7 ),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\empty_65_reg_808_reg[0]_1 ),
        .I5(\int_bckgndId_reg[3]_0 ),
        .O(\int_bckgndId_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \g_2_fu_524[7]_i_17 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\empty_65_reg_808_reg[0]_1 ),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter11),
        .I5(cmp2_i210_reg_1516),
        .O(\int_bckgndId_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \hBarSel_4_loc_1_fu_504[2]_i_3 
       (.I0(icmp_ln1028_reg_3575_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[2]_0 ),
        .O(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \hdata_flag_1_fu_500[0]_i_2 
       (.I0(\int_bckgndId_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(ap_enable_reg_pp0_iter11_reg_14));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln519_reg_1421[0]_i_1 
       (.I0(\icmp_ln519_reg_1421[0]_i_2_n_3 ),
        .I1(\int_height_reg[15]_0 [12]),
        .I2(\int_height_reg[15]_0 [13]),
        .I3(\int_height_reg[15]_0 [7]),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\icmp_ln519_reg_1421[0]_i_3_n_3 ),
        .O(icmp_ln519_fu_800_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln519_reg_1421[0]_i_2 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\int_height_reg[15]_0 [11]),
        .I2(\int_height_reg[15]_0 [14]),
        .I3(\int_height_reg[15]_0 [10]),
        .O(\icmp_ln519_reg_1421[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln519_reg_1421[0]_i_3 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [15]),
        .I2(\int_height_reg[15]_0 [5]),
        .I3(\int_height_reg[15]_0 [8]),
        .I4(\icmp_ln519_reg_1421[0]_i_4_n_3 ),
        .O(\icmp_ln519_reg_1421[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln519_reg_1421[0]_i_4 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\int_height_reg[15]_0 [2]),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\int_height_reg[15]_0 [0]),
        .O(\icmp_ln519_reg_1421[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h11F0)) 
    \icmp_ln976_reg_362[0]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .I2(\icmp_ln976_reg_362_reg[0] ),
        .I3(\cmp18187_reg_358_reg[0]_1 ),
        .O(\int_colorFormat_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1577[0]_i_1 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\icmp_reg_1577[0]_i_2_n_3 ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(icmp_fu_916_p2));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_1577[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\icmp_reg_1577[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[0]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateHorContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[10]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateHorContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[11]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateHorContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[12]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateHorContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[13]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateHorContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[14]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateHorContStart0[14]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_ZplateHorContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_ZplateHorContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[15]_i_2 
       (.I0(ZplateHorContStart),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateHorContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[1]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateHorContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[2]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateHorContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[3]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateHorContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[4]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateHorContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[5]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateHorContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[6]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateHorContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[7]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateHorContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[8]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateHorContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateHorContStart[9]_i_1 
       (.I0(\int_ZplateHorContStart_reg[14]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateHorContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[0]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[10]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[11]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[12]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[13]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[14]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[15]),
        .Q(ZplateHorContStart),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[1]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[2]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[3]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[4]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[5]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[6]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[7]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[8]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[9]),
        .Q(\int_ZplateHorContStart_reg[14]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_ZplateVerContStart0[14]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_ZplateVerContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(auto_restart_status_reg_0),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_21_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0__7),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(int_ap_start1),
        .I3(s_axi_CTRL_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\int_ier[1]_i_2_n_3 ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(int_auto_restart_i_2_n_3),
        .I5(p_21_in[7]),
        .O(int_auto_restart_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    int_auto_restart_i_2
       (.I0(\int_ier[1]_i_2_n_3 ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[6] ),
        .O(int_auto_restart_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_21_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_bck_motion_en[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_bck_motion_en0[15]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_bck_motion_en[15]_i_3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[2] ),
        .O(\int_bck_motion_en[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_bck_motion_en0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(\int_bck_motion_en_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[0]),
        .Q(\int_bck_motion_en_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[10]),
        .Q(\int_bck_motion_en_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[11]),
        .Q(\int_bck_motion_en_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[12]),
        .Q(\int_bck_motion_en_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[13]),
        .Q(\int_bck_motion_en_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[14]),
        .Q(\int_bck_motion_en_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[15]),
        .Q(\int_bck_motion_en_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[1]),
        .Q(\int_bck_motion_en_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[2]),
        .Q(\int_bck_motion_en_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[3]),
        .Q(\int_bck_motion_en_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[4]),
        .Q(\int_bck_motion_en_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[5]),
        .Q(\int_bck_motion_en_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[6]),
        .Q(\int_bck_motion_en_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[7]),
        .Q(\int_bck_motion_en_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[8]),
        .Q(\int_bck_motion_en_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[9]),
        .Q(\int_bck_motion_en_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[0]_i_1 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[1]_i_1 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[2]_i_1 
       (.I0(bckgndId[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[3]_i_1 
       (.I0(bckgndId[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[4]_i_1 
       (.I0(bckgndId[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[5]_i_1 
       (.I0(bckgndId[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[6]_i_1 
       (.I0(bckgndId[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_bckgndId0[6]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_bckgndId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bckgndId[7]_i_2 
       (.I0(bckgndId[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[0]),
        .Q(\int_bckgndId_reg[1]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[1]),
        .Q(\int_bckgndId_reg[1]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[2]),
        .Q(bckgndId[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[3]),
        .Q(bckgndId[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[4]),
        .Q(bckgndId[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[5]),
        .Q(bckgndId[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[6]),
        .Q(bckgndId[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[7]),
        .Q(bckgndId[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[0]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[10]_i_1 
       (.I0(boxColorB[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[11]_i_1 
       (.I0(boxColorB[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[12]_i_1 
       (.I0(boxColorB[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[13]_i_1 
       (.I0(boxColorB[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[14]_i_1 
       (.I0(boxColorB[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_boxColorB[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[15]_i_2 
       (.I0(boxColorB[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[1]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[2]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[3]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[4]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[5]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[6]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[7]_i_1 
       (.I0(\int_boxColorB_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[8]_i_1 
       (.I0(boxColorB[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorB[9]_i_1 
       (.I0(boxColorB[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[10]),
        .Q(boxColorB[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[11]),
        .Q(boxColorB[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[12]),
        .Q(boxColorB[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[13]),
        .Q(boxColorB[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[14]),
        .Q(boxColorB[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[15]),
        .Q(boxColorB[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[8]),
        .Q(boxColorB[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[9]),
        .Q(boxColorB[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[0]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[10]_i_1 
       (.I0(boxColorG[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[11]_i_1 
       (.I0(boxColorG[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[12]_i_1 
       (.I0(boxColorG[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[13]_i_1 
       (.I0(boxColorG[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[14]_i_1 
       (.I0(boxColorG[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_boxColorG[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_boxColorG[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[15]_i_2 
       (.I0(boxColorG[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[1]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[2]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[3]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[4]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[5]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[6]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[7]_i_1 
       (.I0(\int_boxColorG_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[8]_i_1 
       (.I0(boxColorG[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorG[9]_i_1 
       (.I0(boxColorG[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[0]),
        .Q(\int_boxColorG_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[10]),
        .Q(boxColorG[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[11]),
        .Q(boxColorG[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[12]),
        .Q(boxColorG[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[13]),
        .Q(boxColorG[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[14]),
        .Q(boxColorG[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[15]),
        .Q(boxColorG[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[1]),
        .Q(\int_boxColorG_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[2]),
        .Q(\int_boxColorG_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[3]),
        .Q(\int_boxColorG_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[4]),
        .Q(\int_boxColorG_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[5]),
        .Q(\int_boxColorG_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[6]),
        .Q(\int_boxColorG_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[7]),
        .Q(\int_boxColorG_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[8]),
        .Q(boxColorG[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[9]),
        .Q(boxColorG[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[0]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[10]_i_1 
       (.I0(boxColorR[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[11]_i_1 
       (.I0(boxColorR[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[12]_i_1 
       (.I0(boxColorR[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[13]_i_1 
       (.I0(boxColorR[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[14]_i_1 
       (.I0(boxColorR[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_boxColorR[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[15]_i_2 
       (.I0(boxColorR[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[1]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[2]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[3]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[4]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[5]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[6]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[7]_i_1 
       (.I0(\int_boxColorR_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[8]_i_1 
       (.I0(boxColorR[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxColorR[9]_i_1 
       (.I0(boxColorR[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[10]),
        .Q(boxColorR[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[11]),
        .Q(boxColorR[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[12]),
        .Q(boxColorR[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[13]),
        .Q(boxColorR[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[14]),
        .Q(boxColorR[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[15]),
        .Q(boxColorR[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[8]),
        .Q(boxColorR[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[9]),
        .Q(boxColorR[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[0]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[10]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[11]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[12]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[13]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[14]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_boxSize0[14]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_boxSize[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[15]_i_2 
       (.I0(\int_boxSize_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[1]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[2]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[3]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[4]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[5]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[6]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[7]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[8]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_boxSize[9]_i_1 
       (.I0(\int_boxSize_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[15]),
        .Q(\int_boxSize_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[3]_i_1 
       (.I0(Q[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_colorFormat0[6]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_colorFormat[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_colorFormat[7]_i_2 
       (.I0(Q[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[0]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[10]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[11]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[12]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[13]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[14]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_crossHairX0[14]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_crossHairX[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[15]_i_2 
       (.I0(\int_crossHairX_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[1]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[2]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[3]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[4]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[5]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[6]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[7]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[8]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairX[9]_i_1 
       (.I0(\int_crossHairX_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[10]),
        .Q(\int_crossHairX_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[11]),
        .Q(\int_crossHairX_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[12]),
        .Q(\int_crossHairX_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[13]),
        .Q(\int_crossHairX_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[14]),
        .Q(\int_crossHairX_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[3]),
        .Q(\int_crossHairX_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[4]),
        .Q(\int_crossHairX_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[5]),
        .Q(\int_crossHairX_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[6]),
        .Q(\int_crossHairX_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[7]),
        .Q(\int_crossHairX_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[8]),
        .Q(\int_crossHairX_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[9]),
        .Q(\int_crossHairX_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[0]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[10]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[11]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[12]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[13]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[14]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_crossHairY0[14]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_crossHairY[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[15]_i_2 
       (.I0(\int_crossHairY_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[1]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[2]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[3]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[4]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[5]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[6]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[7]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[8]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_crossHairY[9]_i_1 
       (.I0(\int_crossHairY_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[0]),
        .Q(\int_crossHairY_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[10]),
        .Q(\int_crossHairY_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[11]),
        .Q(\int_crossHairY_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[12]),
        .Q(\int_crossHairY_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[13]),
        .Q(\int_crossHairY_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[14]),
        .Q(\int_crossHairY_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[15]),
        .Q(\int_crossHairY_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[1]),
        .Q(\int_crossHairY_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[2]),
        .Q(\int_crossHairY_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[6]),
        .Q(\int_crossHairY_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[7]),
        .Q(\int_crossHairY_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[8]),
        .Q(\int_crossHairY_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[9]),
        .Q(\int_crossHairY_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(dpDynamicRange[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(dpDynamicRange[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(dpDynamicRange[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(dpDynamicRange[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(dpDynamicRange[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(dpDynamicRange[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(dpDynamicRange[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_dpDynamicRange[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(dpDynamicRange[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[0]),
        .Q(dpDynamicRange[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[1]),
        .Q(dpDynamicRange[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[2]),
        .Q(dpDynamicRange[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[3]),
        .Q(dpDynamicRange[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[4]),
        .Q(dpDynamicRange[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[5]),
        .Q(dpDynamicRange[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[6]),
        .Q(dpDynamicRange[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[7]),
        .Q(dpDynamicRange[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(dpYUVCoef[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(dpYUVCoef[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(dpYUVCoef[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(dpYUVCoef[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(dpYUVCoef[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(dpYUVCoef[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(dpYUVCoef[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_dpYUVCoef[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(dpYUVCoef[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[0]),
        .Q(dpYUVCoef[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[1]),
        .Q(dpYUVCoef[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[2]),
        .Q(dpYUVCoef[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[3]),
        .Q(dpYUVCoef[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[4]),
        .Q(dpYUVCoef[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[5]),
        .Q(dpYUVCoef[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[6]),
        .Q(dpYUVCoef[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[7]),
        .Q(dpYUVCoef[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[0]_i_1 
       (.I0(\int_field_id_reg[1]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[10]_i_1 
       (.I0(field_id[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[11]_i_1 
       (.I0(field_id[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[12]_i_1 
       (.I0(field_id[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[13]_i_1 
       (.I0(field_id[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[14]_i_1 
       (.I0(field_id[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_field_id[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_field_id[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[15]_i_2 
       (.I0(field_id[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[1]_i_1 
       (.I0(\int_field_id_reg[1]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[2]_i_1 
       (.I0(field_id[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[3]_i_1 
       (.I0(field_id[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[4]_i_1 
       (.I0(field_id[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[5]_i_1 
       (.I0(field_id[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[6]_i_1 
       (.I0(field_id[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[7]_i_1 
       (.I0(field_id[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[8]_i_1 
       (.I0(field_id[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_field_id[9]_i_1 
       (.I0(field_id[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[0]),
        .Q(\int_field_id_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[10]),
        .Q(field_id[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[11]),
        .Q(field_id[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[12]),
        .Q(field_id[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[13]),
        .Q(field_id[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[14]),
        .Q(field_id[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[15]),
        .Q(field_id[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[1]),
        .Q(\int_field_id_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[2]),
        .Q(field_id[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[3]),
        .Q(field_id[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[4]),
        .Q(field_id[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[5]),
        .Q(field_id[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[6]),
        .Q(field_id[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[7]),
        .Q(field_id[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[8]),
        .Q(field_id[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[9]),
        .Q(field_id[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(int_gie_i_3_n_3),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h10)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .O(int_gie_i_2_n_3));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_3_[7] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[1] ),
        .O(int_gie_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[0]_i_1 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[10]_i_1 
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[11]_i_1 
       (.I0(\int_height_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[12]_i_1 
       (.I0(\int_height_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[13]_i_1 
       (.I0(\int_height_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[14]_i_1 
       (.I0(\int_height_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_height0[14]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_height[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[15]_i_2 
       (.I0(\int_height_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[1]_i_1 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[2]_i_1 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[3]_i_1 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[4]_i_1 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[5]_i_1 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[6]_i_1 
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[7]_i_1 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[8]_i_1 
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[9]_i_1 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\int_ier[1]_i_2_n_3 ),
        .O(int_ier10_out));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(int_gie_i_3_n_3),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[0]_i_1 
       (.I0(\int_maskId_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[1]_i_1 
       (.I0(\int_maskId_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[2]_i_1 
       (.I0(\int_maskId_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[3]_i_1 
       (.I0(\int_maskId_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[4]_i_1 
       (.I0(\int_maskId_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[5]_i_1 
       (.I0(\int_maskId_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[6]_i_1 
       (.I0(\int_maskId_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_maskId0[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_maskId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_maskId[7]_i_2 
       (.I0(\int_maskId_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[0]),
        .Q(\int_maskId_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[1]),
        .Q(\int_maskId_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[2]),
        .Q(\int_maskId_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[3]),
        .Q(\int_maskId_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[4]),
        .Q(\int_maskId_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[5]),
        .Q(\int_maskId_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[6]),
        .Q(\int_maskId_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[7]),
        .Q(\int_maskId_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[0]_i_1 
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[1]_i_1 
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[2]_i_1 
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[3]_i_1 
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[4]_i_1 
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[5]_i_1 
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[6]_i_1 
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_motionSpeed0[6]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_motionSpeed[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_motionSpeed[7]_i_2 
       (.I0(\int_motionSpeed_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[7]),
        .Q(\int_motionSpeed_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[0]_i_1 
       (.I0(\int_ovrlayId_reg[7]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_ovrlayId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[1]_i_1 
       (.I0(\int_ovrlayId_reg[7]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[2]_i_1 
       (.I0(\int_ovrlayId_reg[7]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[3]_i_1 
       (.I0(\int_ovrlayId_reg[7]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[4]_i_1 
       (.I0(\int_ovrlayId_reg[7]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[5]_i_1 
       (.I0(\int_ovrlayId_reg[7]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[6]_i_1 
       (.I0(\int_ovrlayId_reg[7]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_ovrlayId0[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_ovrlayId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_ovrlayId[7]_i_2 
       (.I0(\int_ovrlayId_reg[7]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[0]),
        .Q(\int_ovrlayId_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[1]),
        .Q(\int_ovrlayId_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[2]),
        .Q(\int_ovrlayId_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[3]),
        .Q(\int_ovrlayId_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[4]),
        .Q(\int_ovrlayId_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[5]),
        .Q(\int_ovrlayId_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[6]),
        .Q(\int_ovrlayId_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[7]),
        .Q(\int_ovrlayId_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_3),
        .I2(p_21_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0__7),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_3),
        .I1(\rdata[1]_i_9_n_3 ),
        .I2(int_task_ap_done_i_4_n_3),
        .I3(ar_hs),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(int_task_ap_done0__7));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(int_task_ap_done_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(int_task_ap_done_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[0]_i_1 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[10]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[11]_i_1 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[12]_i_1 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[13]_i_1 
       (.I0(\int_width_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[14]_i_1 
       (.I0(\int_width_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_width0[14]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(\int_width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[15]_i_2 
       (.I0(\int_width_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[1]_i_1 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[2]_i_1 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[3]_i_1 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[4]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[5]_i_1 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[6]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[7]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[8]_i_1 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[9]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_2 
       (.I0(q0_reg_1_sn_1),
        .I1(\int_bckgndId_reg[0]_1 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [0]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter11_reg_6),
        .O(\rSerie_V_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_23 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[5]_0 ),
        .O(\int_bckgndId_reg[0]_18 ));
  LUT6 #(
    .INIT(64'h00000000FF22F022)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_3 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[1]_i_6_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[1] ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter11_reg_6),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[5]_i_3_n_3 ),
        .O(\rSerie_V_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_4 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_11_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[5]_3 [0]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .O(\q0_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_6 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ),
        .I1(\int_bckgndId_reg[0]_2 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [1]),
        .I3(ap_enable_reg_pp0_iter11_reg_7),
        .I4(\q0_reg[1]_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF000400040004)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_6 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_9 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_3 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_12));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_8 
       (.I0(ap_enable_reg_pp0_iter11_reg_6),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .I2(r_reg_3613_pp0_iter10_reg[0]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ),
        .I4(\g_2_fu_524[5]_i_8_n_3 ),
        .I5(select_ln314_reg_3680_pp0_iter10_reg[0]),
        .O(\r_reg_3613_pp0_iter10_reg_reg[2]__0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFD0000)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[3]_i_2_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_n_3 ),
        .I2(\int_bckgndId_reg[0]_3 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[3] ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ),
        .O(\q0_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF45004545)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_10 
       (.I0(q0_reg_1_sn_1),
        .I1(\int_bckgndId_reg[0]_1 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [2]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ),
        .I4(\int_bckgndId_reg[0]_2 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[3]_i_13_n_3 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[3]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_11 
       (.I0(conv_i_i_cast_cast_reg_3534),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\conv_i_i_cast_cast_reg_3534_reg[7] ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_13 
       (.I0(ap_enable_reg_pp0_iter11_reg_6),
        .I1(\g_2_fu_524[5]_i_8_n_3 ),
        .I2(select_ln314_reg_3680_pp0_iter10_reg[1]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_15_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .I5(r_reg_3613_pp0_iter10_reg[1]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[3]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFEFCFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_15 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[3]_i_13_0 ),
        .I1(\int_bckgndId_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_2 
       (.I0(\int_bckgndId_reg[0]_16 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[5]_i_4 [1]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA88A8AAAAAAAA)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_3 
       (.I0(\int_bckgndId_reg[1]_0 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[6]_i_8_n_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_8),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_3 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[3]_i_10_n_3 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_4 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[3]_0 ),
        .O(\int_bckgndId_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_7 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[3]_1 ),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_14 
       (.I0(\int_bckgndId_reg[5]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[1]_15 ));
  LUT6 #(
    .INIT(64'h0000D0DD00000000)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_2 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[4]_i_6_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[4] ),
        .I3(ap_enable_reg_pp0_iter11_reg_8),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ),
        .I5(\int_bckgndId_reg[1]_0 ),
        .O(\rSerie_V_reg[25] ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[4]_i_2_0 ),
        .I1(\int_bckgndId_reg[0]_2 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [3]),
        .I3(\int_bckgndId_reg[0]_1 ),
        .I4(q0_reg_1_sn_1),
        .O(\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 
       (.I0(ap_enable_reg_pp0_iter11_reg_6),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[4]_i_2_1 ),
        .I2(select_ln314_reg_3680_pp0_iter10_reg[2]),
        .I3(\g_2_fu_524[5]_i_8_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .I5(r_reg_3613_pp0_iter10_reg[2]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551000)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_2_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[5]_i_3_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[5] ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_n_3 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[5]_0 ),
        .O(\q0_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'h0C000C000C000C44)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_10 
       (.I0(cmp2_i210_reg_1516),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[3]_1 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(\int_bckgndId_reg[3]_0 ),
        .O(\cmp2_i210_reg_1516_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_11 
       (.I0(bckgndId[3]),
        .I1(bckgndId[5]),
        .I2(bckgndId[4]),
        .I3(bckgndId[6]),
        .I4(bckgndId[7]),
        .I5(bckgndId[2]),
        .O(\int_bckgndId_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h4040404C)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_15 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[5]_0 ),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_18 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[5]_1 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h23300000)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_19 
       (.I0(grp_tpgPatternCheckerBoard_fu_1198_ap_return_0),
        .I1(\int_bckgndId_reg[5]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2AAA0000FFFFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_2 
       (.I0(\rampVal_loc_1_fu_476_reg[5] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_3 [1]),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[5]_i_9_n_3 ),
        .I3(\int_bckgndId_reg[1]_9 ),
        .I4(\cmp2_i210_reg_1516_reg[0]_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_25 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[5]_0 ),
        .O(\int_bckgndId_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h11FD0000)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_3 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 
       (.I0(ap_enable_reg_pp0_iter11_reg_6),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[5]_1 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[5]_2 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [4]),
        .I4(ap_enable_reg_pp0_iter11_reg_7),
        .I5(\q0_reg[1]_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_6 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_11_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[5]_3 [1]),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_8 
       (.I0(\int_bckgndId_reg[0]_16 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[5]_i_4 [2]),
        .O(\rampVal_loc_1_fu_476_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(ap_enable_reg_pp0_iter11),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFB000)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[6]_i_2_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[6]_i_3_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[6]_i_4_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 ),
        .O(\q0_reg[1]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00008CC0)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_10 
       (.I0(grp_tpgPatternCheckerBoard_fu_1198_ap_return_0),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[5]_0 ),
        .O(q0_reg_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFEFF3EFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_11 
       (.I0(\int_bckgndId_reg[5]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\int_bckgndId_reg[5]_0 ),
        .O(\int_bckgndId_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_13 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[3]_1 ),
        .O(\int_bckgndId_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_15 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[6]_i_4_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFEFCFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_16 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[6]_i_9_0 ),
        .I1(\int_bckgndId_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_18 
       (.I0(\int_bckgndId_reg[5]_1 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(ap_enable_reg_pp0_iter11_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_19 
       (.I0(\int_bckgndId_reg[5]_1 ),
        .I1(trunc_ln521_reg_3552_pp0_iter10_reg),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DFF5D5D)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_2 
       (.I0(\int_bckgndId_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter11_reg_8),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_2 ),
        .I3(\int_bckgndId_reg[0]_4 ),
        .I4(grp_tpgPatternTartanColorBars_fu_1248_ap_return_0),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[6]_i_8_n_3 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_24 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .O(\int_bckgndId_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hBABBBABBAAAABABB)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_3 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[6]_i_9_n_3 ),
        .I1(q0_reg_1_sn_1),
        .I2(\int_bckgndId_reg[0]_1 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [5]),
        .I4(\int_bckgndId_reg[0]_2 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_1 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_4 
       (.I0(\int_bckgndId_reg[0]_3 ),
        .I1(\int_bckgndId_reg[1]_9 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_3 [2]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_4 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[6]_i_15_n_3 ),
        .I5(\int_bckgndId_reg[1]_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_7 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_8 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_9 
       (.I0(ap_enable_reg_pp0_iter11_reg_6),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[6]_i_16_n_3 ),
        .I2(select_ln314_reg_3680_pp0_iter10_reg[3]),
        .I3(\g_2_fu_524[5]_i_8_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .I5(r_reg_3613_pp0_iter10_reg[3]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_10 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[5]_1 ),
        .O(\int_bckgndId_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0400000004000800)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_11 
       (.I0(bckgndId[2]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_21_n_3 ),
        .I2(bckgndId[3]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(\int_bckgndId_reg[1]_1 [0]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBF3F3BBBBFFF3)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_12 
       (.I0(\int_bckgndId_reg[3]_1 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(conv_i6_i224_reg_1536),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_13 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(cmp2_i210_reg_1516),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_10));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_17 
       (.I0(ap_enable_reg_pp0_iter11_reg_6),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_23_n_3 ),
        .I2(r_reg_3613_pp0_iter10_reg[4]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .I4(\g_2_fu_524[5]_i_8_n_3 ),
        .I5(select_ln314_reg_3680_pp0_iter10_reg[4]),
        .O(\r_reg_3613_pp0_iter10_reg_reg[7]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_19 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[2]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_8));
  LUT4 #(
    .INIT(16'h0001)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_21 
       (.I0(bckgndId[5]),
        .I1(bckgndId[4]),
        .I2(bckgndId[6]),
        .I3(bckgndId[7]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFECFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_23 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_17_0 ),
        .I1(\int_bckgndId_reg[5]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_24 
       (.I0(cmp2_i210_reg_1516),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h3F002200)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[5]_1 ),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\int_bckgndId_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_4 
       (.I0(\int_bckgndId_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter11_reg_1));
  LUT2 #(
    .INIT(4'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_3_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_11_n_3 ),
        .O(\int_bckgndId_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008088)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_6 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_3_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_12_n_3 ),
        .I2(ap_enable_reg_pp0_iter11_reg_10),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .O(\q0_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[3]_1 ),
        .O(\int_bckgndId_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEFAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[0] ),
        .I2(ap_enable_reg_pp0_iter11_reg_1),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[0]_i_7_n_3 ),
        .O(ap_enable_reg_pp0_iter11_reg_9));
  LUT5 #(
    .INIT(32'h00000045)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_3 
       (.I0(\int_bckgndId_reg[0]_5 ),
        .I1(ap_enable_reg_pp0_iter11_reg_10),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[0]_2 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[0]_3 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_9_n_3 ),
        .O(q0_reg_0_sn_1));
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_7 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(zext_ln1259_fu_2452_p1[0]),
        .I2(O[0]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ),
        .I4(\int_bckgndId_reg[1]_7 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h07000200)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(conv_i_i_cast_cast_reg_3534),
        .O(\outpix_0_2_0_0_0_load376_fu_528[0]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h00002022)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_3 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_8_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter11_reg_8),
        .I4(\int_bckgndId_reg[0]_5 ),
        .O(\int_bckgndId_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_11 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[3]_i_7_0 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(bckgndId[2]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(bckgndId[3]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_21_n_3 ),
        .O(\int_bckgndId_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_12 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[3]_i_7 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(bckgndId[2]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(bckgndId[3]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_21_n_3 ),
        .O(\int_bckgndId_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h00002022)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_3 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_8_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .I3(ap_enable_reg_pp0_iter11_reg_8),
        .I4(\int_bckgndId_reg[0]_5 ),
        .O(\int_bckgndId_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hAAAAAAEF)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .I2(ap_enable_reg_pp0_iter11_reg_1),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[4]_i_6_n_3 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT6 #(
    .INIT(64'hBBBABBBAFFFFBBBA)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_6 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_16_n_3 ),
        .I1(\g_2_fu_524[5]_i_8_n_3 ),
        .I2(O[1]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ),
        .I4(zext_ln1259_fu_2452_p1[1]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hAAAAFBAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(ap_enable_reg_pp0_iter11_reg_1),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[5] ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[5]_i_6_n_3 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_2));
  LUT6 #(
    .INIT(64'h0000000020222222)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_3 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_8_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ),
        .I3(cmp2_i210_reg_1516),
        .I4(ap_enable_reg_pp0_iter11_reg_8),
        .I5(\int_bckgndId_reg[0]_5 ),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000AB00ABAB)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_6 
       (.I0(\g_2_fu_524[5]_i_8_n_3 ),
        .I1(O[2]),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .I4(zext_ln1259_fu_2452_p1[2]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_16_n_3 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_16 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[4]_i_6_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(ap_enable_reg_pp0_iter11),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_18 
       (.I0(\int_bckgndId_reg[5]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[6] ),
        .I2(ap_enable_reg_pp0_iter11_reg_1),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_6_n_3 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_3));
  LUT5 #(
    .INIT(32'h00002022)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_8_n_3 ),
        .I1(\int_bckgndId_reg[0]_5 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I3(ap_enable_reg_pp0_iter11_reg_8),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .O(\int_bckgndId_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_6 
       (.I0(\g_2_fu_524[5]_i_8_n_3 ),
        .I1(O[3]),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ),
        .I3(zext_ln1259_fu_2452_p1[3]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_24_n_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_16_n_3 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hEEFFEFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_8 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[3]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(conv_i_i_cast_cast_reg_3534),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(conv_i_i276_reg_1561),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[4]_i_3 ),
        .O(\int_bckgndId_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_11 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[5]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_16 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter11_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_20 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_21 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[5]_1 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_22 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[5]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter11),
        .O(\int_bckgndId_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_23 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(zext_ln1259_fu_2452_p1[4]),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 ),
        .I3(O[4]),
        .I4(\int_bckgndId_reg[1]_7 ),
        .O(\b_reg_3624_pp0_iter10_reg_reg[7]__0 ));
  LUT6 #(
    .INIT(64'hABABAAABAAAAAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_n_3 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7] ),
        .I3(ap_enable_reg_pp0_iter11_reg_5),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ),
        .O(ap_enable_reg_pp0_iter11_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h4C)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_8 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(\int_bckgndId_reg[3]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_0));
  LUT6 #(
    .INIT(64'h8A888888AAAAAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_9 
       (.I0(ap_enable_reg_pp0_iter11_reg_1),
        .I1(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ),
        .I2(or_ln1594_reg_1667),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ),
        .I4(\int_bckgndId_reg[0]_0 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_4 
       (.I0(ZplateHorContStart),
        .I1(\phi_mul_fu_464_reg[15] ),
        .O(\int_ZplateHorContStart_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \rSerie_V[27]_i_3 
       (.I0(bckgndId[5]),
        .I1(bckgndId[7]),
        .I2(bckgndId[6]),
        .I3(bckgndId[4]),
        .I4(bckgndId[2]),
        .I5(bckgndId[3]),
        .O(\int_bckgndId_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \rampVal_2_flag_1_fu_488[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\int_bckgndId_reg[5]_1 ),
        .O(\int_bckgndId_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rampVal_loc_1_fu_476[7]_i_3 
       (.I0(\int_bckgndId_reg[3]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .O(\int_bckgndId_reg[1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \rampVal_loc_1_fu_476[7]_i_4 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[3]_1 ),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(icmp_ln1051_reg_3609_pp0_iter9_reg),
        .O(\int_bckgndId_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rampVal_loc_1_fu_476[7]_i_6 
       (.I0(bckgndId[3]),
        .I1(bckgndId[2]),
        .I2(bckgndId[7]),
        .I3(bckgndId[6]),
        .I4(bckgndId[4]),
        .I5(bckgndId[5]),
        .O(\int_bckgndId_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hEEEFEEEAAAAAAAAA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\int_isr_reg_n_3_[0] ),
        .I2(\rdata[1]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(int_gie_reg_n_3),
        .I5(\rdata[0]_i_3_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_10 
       (.I0(\int_ier_reg_n_3_[0] ),
        .I1(\int_crossHairX_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(ap_start),
        .I5(Q[0]),
        .O(\rdata[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_11 
       (.I0(\int_ovrlayId_reg[7]_0 [0]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(\rdata[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[15]_i_5_n_3 ),
        .I1(\rdata[15]_i_9_n_3 ),
        .I2(\rdata[0]_i_4_n_3 ),
        .I3(\rdata[0]_i_5_n_3 ),
        .I4(\rdata[0]_i_6_n_3 ),
        .I5(\rdata[0]_i_7_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[1]_i_9_n_3 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_5 
       (.I0(\rdata[0]_i_8_n_3 ),
        .I1(\rdata[0]_i_9_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[0]_i_10_n_3 ),
        .I5(\rdata[0]_i_11_n_3 ),
        .O(\rdata[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[0]_i_6 
       (.I0(\int_boxColorB_reg[7]_0 [0]),
        .I1(\int_field_id_reg[1]_0 [0]),
        .I2(\int_bck_motion_en_reg[15]_0 [0]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_7 
       (.I0(\int_boxColorG_reg[7]_0 [0]),
        .I1(dpYUVCoef[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [0]),
        .I5(dpDynamicRange[0]),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_8 
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [0]),
        .I5(\int_crossHairY_reg[15]_0 [0]),
        .O(\rdata[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_9 
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(\int_boxSize_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [0]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .O(\rdata[0]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(\rdata[10]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[10]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [10]),
        .I3(\rdata[10]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[10]_i_5_n_3 ),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[10]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[10]),
        .I3(boxColorG[10]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[10]_i_6_n_3 ),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[10]_i_4 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [10]),
        .I5(\int_crossHairY_reg[15]_0 [10]),
        .O(\rdata[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[10]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I4(\int_boxSize_reg[15]_0 [10]),
        .I5(\rdata[10]_i_7_n_3 ),
        .O(\rdata[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[10]_i_6 
       (.I0(boxColorB[10]),
        .I1(field_id[10]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[10]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(\rdata[11]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[11]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [11]),
        .I3(\rdata[11]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[11]_i_5_n_3 ),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[11]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[11]),
        .I3(boxColorG[11]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[11]_i_6_n_3 ),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[11]_i_4 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [11]),
        .I5(\int_crossHairY_reg[15]_0 [11]),
        .O(\rdata[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[11]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I4(\int_boxSize_reg[15]_0 [11]),
        .I5(\rdata[11]_i_7_n_3 ),
        .O(\rdata[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[11]_i_6 
       (.I0(boxColorB[11]),
        .I1(field_id[11]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[11]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[11]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(\rdata[12]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[12]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [12]),
        .I3(\rdata[12]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[12]_i_5_n_3 ),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[12]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[12]),
        .I3(boxColorG[12]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[12]_i_6_n_3 ),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[12]_i_4 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [12]),
        .I5(\int_crossHairY_reg[15]_0 [12]),
        .O(\rdata[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[12]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I4(\int_boxSize_reg[15]_0 [12]),
        .I5(\rdata[12]_i_7_n_3 ),
        .O(\rdata[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[12]_i_6 
       (.I0(boxColorB[12]),
        .I1(field_id[12]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[12]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(\rdata[13]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[13]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [13]),
        .I3(\rdata[13]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[13]_i_5_n_3 ),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[13]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[13]),
        .I3(boxColorG[13]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[13]_i_6_n_3 ),
        .O(\rdata[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[13]_i_4 
       (.I0(\int_width_reg[15]_0 [13]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [13]),
        .I5(\int_crossHairY_reg[15]_0 [13]),
        .O(\rdata[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[13]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I4(\int_boxSize_reg[15]_0 [13]),
        .I5(\rdata[13]_i_7_n_3 ),
        .O(\rdata[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[13]_i_6 
       (.I0(boxColorB[13]),
        .I1(field_id[13]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[13]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[13]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(\rdata[14]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[14]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [14]),
        .I3(\rdata[14]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[14]_i_5_n_3 ),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[14]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[14]),
        .I3(boxColorG[14]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[14]_i_6_n_3 ),
        .O(\rdata[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[14]_i_4 
       (.I0(\int_width_reg[15]_0 [14]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [14]),
        .I5(\int_crossHairY_reg[15]_0 [14]),
        .O(\rdata[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[14]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [14]),
        .I4(\int_boxSize_reg[15]_0 [14]),
        .I5(\rdata[14]_i_7_n_3 ),
        .O(\rdata[14]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[14]_i_6 
       (.I0(boxColorB[14]),
        .I1(field_id[14]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[14]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[14]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[15]_i_10 
       (.I0(boxColorB[15]),
        .I1(field_id[15]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[15]_i_11 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[15]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_3 ),
        .I1(\rdata[15]_i_4_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [15]),
        .I3(\rdata[15]_i_7_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[15]_i_8_n_3 ),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[15]_i_4 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[15]),
        .I3(boxColorG[15]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[15]_i_10_n_3 ),
        .O(\rdata[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[15]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_6 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[15]_i_7 
       (.I0(\int_width_reg[15]_0 [15]),
        .I1(ZplateHorContStart),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [15]),
        .I5(\int_crossHairY_reg[15]_0 [15]),
        .O(\rdata[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[15]_i_8 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [15]),
        .I4(\int_boxSize_reg[15]_0 [15]),
        .I5(\rdata[15]_i_11_n_3 ),
        .O(\rdata[15]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rdata[15]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h88888888F8F8F888)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[15]_i_5_n_3 ),
        .I2(\rdata[1]_i_3_n_3 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[1]_i_4_n_3 ),
        .I5(\rdata[1]_i_5_n_3 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_10 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [1]),
        .I5(\int_crossHairY_reg[15]_0 [1]),
        .O(\rdata[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_11 
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(\int_boxSize_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [1]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .O(\rdata[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_12 
       (.I0(p_0_in),
        .I1(\int_crossHairX_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(int_task_ap_done),
        .I5(Q[1]),
        .O(\rdata[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_13 
       (.I0(\int_ovrlayId_reg[7]_0 [1]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(\rdata[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_6_n_3 ),
        .I1(\rdata[1]_i_7_n_3 ),
        .I2(\rdata[1]_i_8_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\rdata[1]_i_9_n_3 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\int_isr_reg_n_3_[1] ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[1]_i_6 
       (.I0(\int_boxColorG_reg[7]_0 [1]),
        .I1(dpYUVCoef[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [1]),
        .I5(dpDynamicRange[1]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[1]_i_7 
       (.I0(\int_boxColorB_reg[7]_0 [1]),
        .I1(\int_field_id_reg[1]_0 [1]),
        .I2(\int_bck_motion_en_reg[15]_0 [1]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[1]_i_8 
       (.I0(\rdata[1]_i_10_n_3 ),
        .I1(\rdata[1]_i_11_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[1]_i_12_n_3 ),
        .I5(\rdata[1]_i_13_n_3 ),
        .O(\rdata[1]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_9 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_3 ),
        .I1(\rdata[2]_i_3_n_3 ),
        .I2(\rdata[2]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [2]),
        .I1(dpYUVCoef[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [2]),
        .I5(dpDynamicRange[2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[2]_i_3 
       (.I0(\int_boxColorB_reg[7]_0 [2]),
        .I1(field_id[2]),
        .I2(\int_bck_motion_en_reg[15]_0 [2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[2]_i_4 
       (.I0(\rdata[2]_i_5_n_3 ),
        .I1(\rdata[2]_i_6_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[2]_i_7_n_3 ),
        .I5(\rdata[2]_i_8_n_3 ),
        .O(\rdata[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_5 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [2]),
        .I5(\int_crossHairY_reg[15]_0 [2]),
        .O(\rdata[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_6 
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(\int_boxSize_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [2]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .O(\rdata[2]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[2]_i_7 
       (.I0(p_21_in[2]),
        .I1(Q[2]),
        .I2(\int_crossHairX_reg[15]_0 [2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[2]_i_8 
       (.I0(\int_ovrlayId_reg[7]_0 [2]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[2]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(\rdata[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(\rdata[3]_i_3_n_3 ),
        .I2(\rdata[3]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [3]),
        .I1(dpYUVCoef[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [3]),
        .I5(dpDynamicRange[3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[3]_i_3 
       (.I0(\int_boxColorB_reg[7]_0 [3]),
        .I1(field_id[3]),
        .I2(\int_bck_motion_en_reg[15]_0 [3]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[3]_i_4 
       (.I0(\rdata[3]_i_5_n_3 ),
        .I1(\rdata[3]_i_6_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[3]_i_7_n_3 ),
        .I5(\rdata[3]_i_8_n_3 ),
        .O(\rdata[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_5 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [3]),
        .I5(\int_crossHairY_reg[15]_0 [3]),
        .O(\rdata[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_6 
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(\int_boxSize_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [3]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .O(\rdata[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[3]_i_7 
       (.I0(int_ap_ready),
        .I1(Q[3]),
        .I2(\int_crossHairX_reg[15]_0 [3]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[3]_i_8 
       (.I0(\int_ovrlayId_reg[7]_0 [3]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(\rdata[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_3 ),
        .I1(\rdata[4]_i_3_n_3 ),
        .I2(\rdata[4]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [4]),
        .I1(dpYUVCoef[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [4]),
        .I5(dpDynamicRange[4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[4]_i_3 
       (.I0(\int_boxColorB_reg[7]_0 [4]),
        .I1(field_id[4]),
        .I2(\int_bck_motion_en_reg[15]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF00EEEEF0F0CCCC)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_5_n_3 ),
        .I1(\rdata[4]_i_6_n_3 ),
        .I2(\rdata[4]_i_7_n_3 ),
        .I3(\rdata[4]_i_8_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_5 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\int_crossHairY_reg[15]_0 [4]),
        .O(\rdata[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \rdata[4]_i_6 
       (.I0(\int_crossHairX_reg[15]_0 [4]),
        .I1(Q[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_7 
       (.I0(\int_ovrlayId_reg[7]_0 [4]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[4]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(\rdata[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[4]_i_8 
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(\int_boxSize_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [4]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .O(\rdata[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_3 ),
        .I1(\rdata[5]_i_3_n_3 ),
        .I2(\rdata[5]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [5]),
        .I1(dpYUVCoef[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [5]),
        .I5(dpDynamicRange[5]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[5]_i_3 
       (.I0(\int_boxColorB_reg[7]_0 [5]),
        .I1(field_id[5]),
        .I2(\int_bck_motion_en_reg[15]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF00EEEEF0F0CCCC)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_5_n_3 ),
        .I1(\rdata[5]_i_6_n_3 ),
        .I2(\rdata[5]_i_7_n_3 ),
        .I3(\rdata[5]_i_8_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_5 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [5]),
        .I5(\int_crossHairY_reg[15]_0 [5]),
        .O(\rdata[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \rdata[5]_i_6 
       (.I0(\int_crossHairX_reg[15]_0 [5]),
        .I1(Q[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_7 
       (.I0(\int_ovrlayId_reg[7]_0 [5]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[5]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(\rdata[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[5]_i_8 
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(\int_boxSize_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [5]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .O(\rdata[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(\rdata[6]_i_3_n_3 ),
        .I2(\rdata[6]_i_4_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [6]),
        .I1(dpYUVCoef[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [6]),
        .I5(dpDynamicRange[6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[6]_i_3 
       (.I0(\int_boxColorB_reg[7]_0 [6]),
        .I1(field_id[6]),
        .I2(\int_bck_motion_en_reg[15]_0 [6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF00EEEEF0F0CCCC)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_5_n_3 ),
        .I1(\rdata[6]_i_6_n_3 ),
        .I2(\rdata[6]_i_7_n_3 ),
        .I3(\rdata[6]_i_8_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_5 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [6]),
        .I5(\int_crossHairY_reg[15]_0 [6]),
        .O(\rdata[6]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \rdata[6]_i_6 
       (.I0(\int_crossHairX_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_7 
       (.I0(\int_ovrlayId_reg[7]_0 [6]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[6]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(\rdata[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[6]_i_8 
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(\int_boxSize_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [6]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .O(\rdata[6]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rdata[7]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_3_n_3 ),
        .I1(\rdata[7]_i_4_n_3 ),
        .I2(\rdata[7]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_3 
       (.I0(\int_boxColorG_reg[7]_0 [7]),
        .I1(dpYUVCoef[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxColorR_reg[7]_0 [7]),
        .I5(dpDynamicRange[7]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[7]_i_4 
       (.I0(\int_boxColorB_reg[7]_0 [7]),
        .I1(field_id[7]),
        .I2(\int_bck_motion_en_reg[15]_0 [7]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[7]_i_5 
       (.I0(\rdata[7]_i_6_n_3 ),
        .I1(\rdata[7]_i_7_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[7]_i_8_n_3 ),
        .I5(\rdata[7]_i_9_n_3 ),
        .O(\rdata[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_6 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [7]),
        .I5(\int_crossHairY_reg[15]_0 [7]),
        .O(\rdata[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_7 
       (.I0(\int_motionSpeed_reg[7]_0 [7]),
        .I1(\int_boxSize_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_maskId_reg[7]_0 [7]),
        .I5(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .O(\rdata[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[7]_i_8 
       (.I0(p_21_in[7]),
        .I1(Q[7]),
        .I2(\int_crossHairX_reg[15]_0 [7]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[7]_i_9 
       (.I0(\int_ovrlayId_reg[7]_0 [7]),
        .I1(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(bckgndId[7]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(\rdata[7]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(\rdata[8]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[8]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [8]),
        .I3(\rdata[8]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[8]_i_5_n_3 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[8]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[8]),
        .I3(boxColorG[8]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[8]_i_6_n_3 ),
        .O(\rdata[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[8]_i_4 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [8]),
        .I5(\int_crossHairY_reg[15]_0 [8]),
        .O(\rdata[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[8]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [8]),
        .I4(\int_boxSize_reg[15]_0 [8]),
        .I5(\rdata[8]_i_7_n_3 ),
        .O(\rdata[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[8]_i_6 
       (.I0(boxColorB[8]),
        .I1(field_id[8]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[8]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_3 ),
        .I1(\rdata[9]_i_3_n_3 ),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rdata[9]_i_2 
       (.I0(\rdata[15]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_crossHairX_reg[15]_0 [9]),
        .I3(\rdata[9]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[9]_i_5_n_3 ),
        .O(\rdata[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(boxColorR[9]),
        .I3(boxColorG[9]),
        .I4(\rdata[15]_i_9_n_3 ),
        .I5(\rdata[9]_i_6_n_3 ),
        .O(\rdata[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[9]_i_4 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_ZplateHorContStart_reg[14]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_height_reg[15]_0 [9]),
        .I5(\int_crossHairY_reg[15]_0 [9]),
        .O(\rdata[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \rdata[9]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [9]),
        .I4(\int_boxSize_reg[15]_0 [9]),
        .I5(\rdata[9]_i_7_n_3 ),
        .O(\rdata[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[9]_i_6 
       (.I0(boxColorB[9]),
        .I1(field_id[9]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \rdata[9]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_7_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_3 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sel_tmp2_reg_815[0]_i_1 
       (.I0(dpDynamicRange[1]),
        .I1(dpDynamicRange[3]),
        .I2(dpDynamicRange[4]),
        .I3(dpDynamicRange[6]),
        .I4(\sel_tmp2_reg_815[0]_i_2_n_3 ),
        .O(sel_tmp2_fu_527_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sel_tmp2_reg_815[0]_i_2 
       (.I0(dpDynamicRange[2]),
        .I1(dpDynamicRange[0]),
        .I2(dpDynamicRange[7]),
        .I3(dpDynamicRange[5]),
        .O(\sel_tmp2_reg_815[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \select_ln1100_reg_1592[1]_i_1 
       (.I0(Q[0]),
        .I1(icmp_fu_916_p2),
        .I2(\select_ln1100_reg_1592_reg[0] ),
        .I3(icmp_ln519_fu_800_p2),
        .O(\int_colorFormat_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_343[0]_i_1 
       (.I0(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_reg_343[10]_i_1 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\sub_reg_343[11]_i_2_n_3 ),
        .I4(\int_width_reg[15]_0 [7]),
        .I5(\int_width_reg[15]_0 [9]),
        .O(\int_width_reg[9]_0 [10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_reg_343[11]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\sub_reg_343[11]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\int_width_reg[15]_0 [8]),
        .I5(\int_width_reg[15]_0 [10]),
        .O(\int_width_reg[9]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_reg_343[11]_i_2 
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_width_reg[15]_0 [3]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(\int_width_reg[15]_0 [2]),
        .I5(\int_width_reg[15]_0 [4]),
        .O(\sub_reg_343[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_reg_343[1]_i_1 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_reg_343[2]_i_1 
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [2]),
        .O(\int_width_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_343[3]_i_1 
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [1]),
        .I3(\int_width_reg[15]_0 [3]),
        .O(\int_width_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_reg_343[4]_i_1 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[9]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_reg_343[5]_i_1 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [2]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [3]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\int_width_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \sub_reg_343[6]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\barWidth_reg_1566[4]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(\int_width_reg[15]_0 [5]),
        .O(\int_width_reg[9]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \sub_reg_343[7]_i_1 
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_width_reg[15]_0 [4]),
        .I2(\barWidth_reg_1566[4]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(\int_width_reg[15]_0 [5]),
        .I5(\int_width_reg[15]_0 [7]),
        .O(\int_width_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_reg_343[8]_i_1 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\sub_reg_343[11]_i_2_n_3 ),
        .I2(\int_width_reg[15]_0 [6]),
        .I3(\int_width_reg[15]_0 [8]),
        .O(\int_width_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_reg_343[9]_i_1 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\sub_reg_343[11]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\int_width_reg[15]_0 [8]),
        .O(\int_width_reg[9]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \tpgBackground_U0/cmp46_reg_552[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[7]),
        .I4(\empty_65_reg_808_reg[0]_1 ),
        .I5(\tpgBackground_U0/cmp46_reg_552[0]_i_3_n_3 ),
        .O(\int_colorFormat_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tpgBackground_U0/cmp46_reg_552[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\tpgBackground_U0/cmp46_reg_552[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tpgBackground_U0/cmp57_reg_560[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\tpgBackground_U0/cmp57_reg_560[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF000000800080)) 
    \tpgBackground_U0/grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_i_1 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(\int_bckgndId_reg[5]_0 ),
        .I4(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg),
        .I5(\empty_65_reg_808_reg[0]_1 ),
        .O(\int_bckgndId_reg[1]_16 ));
  LUT6 #(
    .INIT(64'hF0F00000F0800000)) 
    \vHatch[0]_i_1 
       (.I0(\yCount_V_2_reg[9] ),
        .I1(\yCount_V_2_reg[6] ),
        .I2(\yCount_V_2_reg[9]_0 ),
        .I3(CO),
        .I4(\yCount_V_2_reg[9]_1 ),
        .I5(\yCount_V_2_reg[9]_2 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h1842842184214218)) 
    \vHatch[0]_i_10 
       (.I0(\yCount_V_2_reg[9]_3 [1]),
        .I1(\yCount_V_2_reg[9]_3 [2]),
        .I2(\vHatch[0]_i_22_n_3 ),
        .I3(\int_height_reg[15]_0 [9]),
        .I4(\int_height_reg[15]_0 [8]),
        .I5(\vHatch[0]_i_23_n_3 ),
        .O(\vHatch[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \vHatch[0]_i_12 
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\int_height_reg[15]_0 [7]),
        .I2(\int_height_reg[15]_0 [5]),
        .I3(\vHatch[0]_i_21_n_3 ),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\int_height_reg[15]_0 [6]),
        .O(\vHatch[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \vHatch[0]_i_13 
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\int_height_reg[15]_0 [4]),
        .I3(\vHatch[0]_i_21_n_3 ),
        .I4(\int_height_reg[15]_0 [5]),
        .I5(\int_height_reg[15]_0 [7]),
        .O(\vHatch[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h1842842184214218)) 
    \vHatch[0]_i_14 
       (.I0(\yCount_V_2_reg[9]_3 [4]),
        .I1(\yCount_V_2_reg[9]_3 [5]),
        .I2(\vHatch[0]_i_27_n_3 ),
        .I3(\int_height_reg[15]_0 [12]),
        .I4(\int_height_reg[15]_0 [11]),
        .I5(\vHatch[0]_i_28_n_3 ),
        .O(\vHatch[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9994)) 
    \vHatch[0]_i_15 
       (.I0(\vHatch_reg[0]_i_6_0 [12]),
        .I1(\int_height_reg[15]_0 [15]),
        .I2(\vHatch[0]_i_29_n_3 ),
        .I3(\int_height_reg[15]_0 [14]),
        .O(\vHatch[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \vHatch[0]_i_16 
       (.I0(\vHatch[0]_i_30_n_3 ),
        .I1(\int_height_reg[15]_0 [14]),
        .I2(\vHatch[0]_i_31_n_3 ),
        .I3(\int_height_reg[15]_0 [13]),
        .I4(\vHatch_reg[0]_i_6_0 [11]),
        .I5(\vHatch_reg[0]_i_6_0 [10]),
        .O(\vHatch[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \vHatch[0]_i_17 
       (.I0(\vHatch[0]_i_32_n_3 ),
        .I1(\int_height_reg[15]_0 [11]),
        .I2(\vHatch[0]_i_33_n_3 ),
        .I3(\int_height_reg[15]_0 [10]),
        .I4(\vHatch_reg[0]_i_6_0 [8]),
        .I5(\vHatch_reg[0]_i_6_0 [7]),
        .O(\vHatch[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAAA9555600000000)) 
    \vHatch[0]_i_18 
       (.I0(\vHatch_reg[0]_i_6_0 [3]),
        .I1(\int_height_reg[15]_0 [5]),
        .I2(\vHatch[0]_i_21_n_3 ),
        .I3(\int_height_reg[15]_0 [4]),
        .I4(\int_height_reg[15]_0 [6]),
        .I5(\vHatch[0]_i_34_n_3 ),
        .O(\vHatch[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \vHatch[0]_i_19 
       (.I0(\vHatch[0]_i_35_n_3 ),
        .I1(\int_height_reg[15]_0 [5]),
        .I2(\vHatch[0]_i_21_n_3 ),
        .I3(\int_height_reg[15]_0 [4]),
        .I4(\vHatch_reg[0]_i_6_0 [2]),
        .I5(\vHatch_reg[0]_i_6_0 [1]),
        .O(\vHatch[0]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vHatch[0]_i_21 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [3]),
        .O(\vHatch[0]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \vHatch[0]_i_22 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\int_height_reg[15]_0 [4]),
        .I3(\vHatch[0]_i_21_n_3 ),
        .I4(\int_height_reg[15]_0 [5]),
        .O(\vHatch[0]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vHatch[0]_i_23 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\int_height_reg[15]_0 [5]),
        .I2(\vHatch[0]_i_21_n_3 ),
        .I3(\int_height_reg[15]_0 [4]),
        .I4(\int_height_reg[15]_0 [6]),
        .O(\vHatch[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \vHatch[0]_i_24 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\vHatch[0]_i_21_n_3 ),
        .I2(\int_height_reg[15]_0 [5]),
        .I3(\int_height_reg[15]_0 [6]),
        .O(\int_height_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \vHatch[0]_i_25 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [2]),
        .I4(\int_height_reg[15]_0 [4]),
        .O(\int_height_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \vHatch[0]_i_26 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [3]),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\int_height_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'hBFFE)) 
    \vHatch[0]_i_27 
       (.I0(\vHatch[0]_i_12_n_3 ),
        .I1(\int_height_reg[15]_0 [10]),
        .I2(\int_height_reg[15]_0 [9]),
        .I3(\vHatch[0]_i_13_n_3 ),
        .O(\vHatch[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \vHatch[0]_i_28 
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\int_height_reg[15]_0 [8]),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\vHatch[0]_i_36_n_3 ),
        .I4(\int_height_reg[15]_0 [7]),
        .I5(\int_height_reg[15]_0 [9]),
        .O(\vHatch[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vHatch[0]_i_29 
       (.I0(\int_height_reg[15]_0 [12]),
        .I1(\int_height_reg[15]_0 [10]),
        .I2(\vHatch[0]_i_37_n_3 ),
        .I3(\int_height_reg[15]_0 [9]),
        .I4(\int_height_reg[15]_0 [11]),
        .I5(\int_height_reg[15]_0 [13]),
        .O(\vHatch[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h8600000000000000)) 
    \vHatch[0]_i_3 
       (.I0(\vHatch[0]_i_7_n_3 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/add_ln1399_fu_238_p2 ),
        .I2(\yCount_V_2_reg[9]_3 [6]),
        .I3(\vHatch[0]_i_9_n_3 ),
        .I4(\vHatch[0]_i_10_n_3 ),
        .I5(\yCount_V_2_reg[9]_4 ),
        .O(\yCount_V_2_reg[9] ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \vHatch[0]_i_30 
       (.I0(\int_height_reg[15]_0 [12]),
        .I1(\int_height_reg[15]_0 [10]),
        .I2(\vHatch[0]_i_37_n_3 ),
        .I3(\int_height_reg[15]_0 [9]),
        .I4(\int_height_reg[15]_0 [11]),
        .I5(\vHatch_reg[0]_i_6_0 [9]),
        .O(\vHatch[0]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vHatch[0]_i_31 
       (.I0(\int_height_reg[15]_0 [11]),
        .I1(\int_height_reg[15]_0 [9]),
        .I2(\vHatch[0]_i_37_n_3 ),
        .I3(\int_height_reg[15]_0 [10]),
        .I4(\int_height_reg[15]_0 [12]),
        .O(\vHatch[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \vHatch[0]_i_32 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\int_height_reg[15]_0 [7]),
        .I2(\vHatch[0]_i_38_n_3 ),
        .I3(\int_height_reg[15]_0 [6]),
        .I4(\int_height_reg[15]_0 [8]),
        .I5(\vHatch_reg[0]_i_6_0 [6]),
        .O(\vHatch[0]_i_32_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vHatch[0]_i_33 
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\vHatch[0]_i_38_n_3 ),
        .I3(\int_height_reg[15]_0 [7]),
        .I4(\int_height_reg[15]_0 [9]),
        .O(\vHatch[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    \vHatch[0]_i_34 
       (.I0(\vHatch_reg[0]_i_6_0 [4]),
        .I1(\vHatch_reg[0]_i_6_0 [5]),
        .I2(\int_height_reg[15]_0 [7]),
        .I3(\vHatch[0]_i_38_n_3 ),
        .I4(\int_height_reg[15]_0 [6]),
        .I5(\int_height_reg[15]_0 [8]),
        .O(\vHatch[0]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \vHatch[0]_i_35 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [2]),
        .I4(\vHatch_reg[0]_i_6_0 [0]),
        .O(\vHatch[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \vHatch[0]_i_36 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\int_height_reg[15]_0 [2]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [1]),
        .I4(\int_height_reg[15]_0 [3]),
        .I5(\int_height_reg[15]_0 [4]),
        .O(\vHatch[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vHatch[0]_i_37 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\int_height_reg[15]_0 [5]),
        .I2(\vHatch[0]_i_21_n_3 ),
        .I3(\int_height_reg[15]_0 [4]),
        .I4(\int_height_reg[15]_0 [6]),
        .I5(\int_height_reg[15]_0 [8]),
        .O(\vHatch[0]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vHatch[0]_i_38 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\int_height_reg[15]_0 [2]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [1]),
        .I4(\int_height_reg[15]_0 [3]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\vHatch[0]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h69A5A59600000000)) 
    \vHatch[0]_i_4 
       (.I0(\yCount_V_2_reg[9]_3 [3]),
        .I1(\vHatch[0]_i_12_n_3 ),
        .I2(\int_height_reg[15]_0 [10]),
        .I3(\int_height_reg[15]_0 [9]),
        .I4(\vHatch[0]_i_13_n_3 ),
        .I5(\vHatch[0]_i_14_n_3 ),
        .O(\yCount_V_2_reg[6] ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFE)) 
    \vHatch[0]_i_7 
       (.I0(\vHatch[0]_i_12_n_3 ),
        .I1(\int_height_reg[15]_0 [12]),
        .I2(\int_height_reg[15]_0 [11]),
        .I3(\int_height_reg[15]_0 [9]),
        .I4(\vHatch[0]_i_13_n_3 ),
        .I5(\int_height_reg[15]_0 [10]),
        .O(\vHatch[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \vHatch[0]_i_8 
       (.I0(\int_height_reg[15]_0 [11]),
        .I1(\int_height_reg[15]_0 [9]),
        .I2(\vHatch[0]_i_13_n_3 ),
        .I3(\int_height_reg[15]_0 [10]),
        .I4(\int_height_reg[15]_0 [12]),
        .I5(\int_height_reg[15]_0 [13]),
        .O(\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/add_ln1399_fu_238_p2 ));
  LUT6 #(
    .INIT(64'hFFFE00010001FFFE)) 
    \vHatch[0]_i_9 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\vHatch[0]_i_21_n_3 ),
        .I2(\int_height_reg[15]_0 [4]),
        .I3(\int_height_reg[15]_0 [6]),
        .I4(\int_height_reg[15]_0 [7]),
        .I5(\yCount_V_2_reg[9]_3 [0]),
        .O(\vHatch[0]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \vHatch_reg[0]_i_6 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_vHatch_reg[0]_i_6_CO_UNCONNECTED [7:6],CO,\vHatch_reg[0]_i_6_n_6 ,\vHatch_reg[0]_i_6_n_7 ,\vHatch_reg[0]_i_6_n_8 ,\vHatch_reg[0]_i_6_n_9 ,\vHatch_reg[0]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_vHatch_reg[0]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\vHatch[0]_i_15_n_3 ,\vHatch[0]_i_16_n_3 ,\vHatch[0]_i_17_n_3 ,\vHatch[0]_i_18_n_3 ,\vHatch[0]_i_19_n_3 ,\yCount_V_2_reg[9]_5 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \xBar_V[0]_i_1 
       (.I0(\xBar_V_reg[0]_0 ),
        .I1(\int_bckgndId_reg[1]_10 ),
        .I2(\xBar_V_reg[0]_1 ),
        .O(\xBar_V_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \xBar_V[10]_i_2 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(\empty_65_reg_808_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln1028_reg_3575),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \xBar_V[10]_i_4 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .O(\int_bckgndId_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \xBar_V[10]_i_5 
       (.I0(bckgndId[2]),
        .I1(bckgndId[5]),
        .I2(bckgndId[4]),
        .I3(bckgndId[6]),
        .I4(bckgndId[7]),
        .I5(bckgndId[3]),
        .O(\int_bckgndId_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \xBar_V[10]_i_7 
       (.I0(\xBar_V_reg[0]_2 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1028_reg_3575),
        .I3(\int_bckgndId_reg[2]_0 ),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \xBar_V[6]_i_2 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(icmp_ln1028_reg_3575),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\xBar_V_reg[0]_2 ),
        .O(\int_bckgndId_reg[1]_10 ));
  LUT4 #(
    .INIT(16'h9994)) 
    \xCount_V_2[9]_i_10 
       (.I0(x_4_reg_3544_pp0_iter8_reg[13]),
        .I1(\int_width_reg[15]_0 [15]),
        .I2(\xCount_V_2[9]_i_30_n_3 ),
        .I3(\int_width_reg[15]_0 [14]),
        .O(\xCount_V_2[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \xCount_V_2[9]_i_11 
       (.I0(\xCount_V_2[9]_i_31_n_3 ),
        .I1(\int_width_reg[15]_0 [14]),
        .I2(\xCount_V_2[9]_i_32_n_3 ),
        .I3(\int_width_reg[15]_0 [13]),
        .I4(x_4_reg_3544_pp0_iter8_reg[12]),
        .I5(x_4_reg_3544_pp0_iter8_reg[11]),
        .O(\xCount_V_2[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \xCount_V_2[9]_i_12 
       (.I0(\xCount_V_2[9]_i_33_n_3 ),
        .I1(\int_width_reg[15]_0 [11]),
        .I2(\xCount_V_2[9]_i_34_n_3 ),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(x_4_reg_3544_pp0_iter8_reg[9]),
        .I5(x_4_reg_3544_pp0_iter8_reg[8]),
        .O(\xCount_V_2[9]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAAA9555600000000)) 
    \xCount_V_2[9]_i_13 
       (.I0(x_4_reg_3544_pp0_iter8_reg[4]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\d_read_reg_22[4]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(\int_width_reg[15]_0 [6]),
        .I5(\xCount_V_2[9]_i_35_n_3 ),
        .O(\xCount_V_2[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \xCount_V_2[9]_i_14 
       (.I0(\xCount_V_2[9]_i_36_n_3 ),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\d_read_reg_22[4]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(x_4_reg_3544_pp0_iter8_reg[3]),
        .I5(x_4_reg_3544_pp0_iter8_reg[2]),
        .O(\xCount_V_2[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_2[9]_i_30 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_width_reg[15]_0 [10]),
        .I2(\xCount_V_2[9]_i_46_n_3 ),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(\int_width_reg[15]_0 [11]),
        .I5(\int_width_reg[15]_0 [13]),
        .O(\xCount_V_2[9]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \xCount_V_2[9]_i_31 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_width_reg[15]_0 [10]),
        .I2(\xCount_V_2[9]_i_46_n_3 ),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(\int_width_reg[15]_0 [11]),
        .I5(x_4_reg_3544_pp0_iter8_reg[10]),
        .O(\xCount_V_2[9]_i_31_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_2[9]_i_32 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(\int_width_reg[15]_0 [9]),
        .I2(\xCount_V_2[9]_i_46_n_3 ),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(\int_width_reg[15]_0 [12]),
        .O(\xCount_V_2[9]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \xCount_V_2[9]_i_33 
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_width_reg[15]_0 [7]),
        .I2(\xCount_V_2[9]_i_47_n_3 ),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(\int_width_reg[15]_0 [8]),
        .I5(x_4_reg_3544_pp0_iter8_reg[7]),
        .O(\xCount_V_2[9]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_2[9]_i_34 
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_width_reg[15]_0 [6]),
        .I2(\xCount_V_2[9]_i_47_n_3 ),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(\int_width_reg[15]_0 [9]),
        .O(\xCount_V_2[9]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    \xCount_V_2[9]_i_35 
       (.I0(x_4_reg_3544_pp0_iter8_reg[5]),
        .I1(x_4_reg_3544_pp0_iter8_reg[6]),
        .I2(\int_width_reg[15]_0 [7]),
        .I3(\xCount_V_2[9]_i_47_n_3 ),
        .I4(\int_width_reg[15]_0 [6]),
        .I5(\int_width_reg[15]_0 [8]),
        .O(\xCount_V_2[9]_i_35_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \xCount_V_2[9]_i_36 
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_width_reg[15]_0 [1]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(x_4_reg_3544_pp0_iter8_reg[1]),
        .O(\xCount_V_2[9]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_2[9]_i_46 
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_width_reg[15]_0 [5]),
        .I2(\d_read_reg_22[4]_i_2_n_3 ),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(\int_width_reg[15]_0 [6]),
        .I5(\int_width_reg[15]_0 [8]),
        .O(\xCount_V_2[9]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_2[9]_i_47 
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_width_reg[15]_0 [2]),
        .I2(\int_width_reg[15]_0 [0]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(\int_width_reg[15]_0 [3]),
        .I5(\int_width_reg[15]_0 [5]),
        .O(\xCount_V_2[9]_i_47_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_2_reg[9]_i_4 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_2_reg[9]_i_4_CO_UNCONNECTED [7:6],\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ,\xCount_V_2_reg[9]_i_4_n_6 ,\xCount_V_2_reg[9]_i_4_n_7 ,\xCount_V_2_reg[9]_i_4_n_8 ,\xCount_V_2_reg[9]_i_4_n_9 ,\xCount_V_2_reg[9]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\xCount_V_2[9]_i_10_n_3 ,\xCount_V_2[9]_i_11_n_3 ,\xCount_V_2[9]_i_12_n_3 ,\xCount_V_2[9]_i_13_n_3 ,\xCount_V_2[9]_i_14_n_3 ,S}));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFFF4F)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_3 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[2]_0 ),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_5 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(icmp_ln1286_reg_3601_pp0_iter4_reg),
        .I4(ap_enable_reg_pp0_iter5),
        .O(\int_bckgndId_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \zonePlateVAddr_loc_1_fu_472[7]_i_2 
       (.I0(icmp_ln1286_reg_3601_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
   (grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln937_reg_492_reg[0] ,
    \icmp_ln976_reg_362_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST,
    \cmp18187_reg_358_reg[0]_0 ,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    fid,
    Q,
    \empty_143_reg_338_reg[9]_0 ,
    ap_sync_MultiPixStream2AXIvideo_U0_ap_ready,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg,
    ap_done_reg_reg_0,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0,
    \icmp_ln976_reg_362_reg[0]_1 ,
    ap_clk,
    \icmp_ln976_reg_362_reg[0]_2 ,
    \cmp18187_reg_358_reg[0]_1 ,
    ap_rst_n_inv,
    ap_rst_n,
    shiftReg_ce,
    \mOutPtr_reg[4] ,
    \fid[0] ,
    ap_done_reg_reg_1,
    m_axis_video_TREADY_int_regslice,
    ovrlayYUV_empty_n,
    \fid[0]_0 ,
    \fid[0]_1 ,
    fid_in,
    \fid[0]_2 ,
    ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg,
    \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_reg,
    ap_done_reg_reg_2,
    O15,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_1,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_2,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done,
    \empty_143_reg_338_reg[10]_0 ,
    out,
    \sub_reg_343_reg[11]_0 ,
    \trunc_ln883_reg_333_reg[10]_0 );
  output grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  output ap_enable_reg_pp0_iter0_reg;
  output \icmp_ln937_reg_492_reg[0] ;
  output \icmp_ln976_reg_362_reg[0]_0 ;
  output grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  output \cmp18187_reg_358_reg[0]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output fid;
  output [1:0]Q;
  output \empty_143_reg_338_reg[9]_0 ;
  output ap_sync_MultiPixStream2AXIvideo_U0_ap_ready;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg;
  output ap_done_reg_reg_0;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0;
  output [23:0]\icmp_ln976_reg_362_reg[0]_1 ;
  input ap_clk;
  input \icmp_ln976_reg_362_reg[0]_2 ;
  input \cmp18187_reg_358_reg[0]_1 ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input shiftReg_ce;
  input \mOutPtr_reg[4] ;
  input \fid[0] ;
  input [0:0]ap_done_reg_reg_1;
  input m_axis_video_TREADY_int_regslice;
  input ovrlayYUV_empty_n;
  input [1:0]\fid[0]_0 ;
  input \fid[0]_1 ;
  input fid_in;
  input \fid[0]_2 ;
  input ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  input \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_reg;
  input ap_done_reg_reg_2;
  input O15;
  input [0:0]ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_1;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_2;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done;
  input [10:0]\empty_143_reg_338_reg[10]_0 ;
  input [23:0]out;
  input [11:0]\sub_reg_343_reg[11]_0 ;
  input [10:0]\trunc_ln883_reg_333_reg[10]_0 ;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire O15;
  wire [1:0]Q;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_3_n_3 ;
  wire \ap_CS_fsm[3]_i_4_n_3 ;
  wire \ap_CS_fsm[3]_i_5_n_3 ;
  wire \ap_CS_fsm[3]_i_6_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_3;
  wire ap_done_reg_reg_0;
  wire [0:0]ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_enable_reg_pp0_iter0_reg;
  wire \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_MultiPixStream2AXIvideo_U0_ap_ready;
  wire ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0;
  wire [0:0]ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_1;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_2;
  wire \cmp18187_reg_358_reg[0]_0 ;
  wire \cmp18187_reg_358_reg[0]_1 ;
  wire [0:0]counter;
  wire [0:0]counter_loc_0_fu_94;
  wire \counter_loc_0_fu_94[0]_i_1_n_3 ;
  wire [0:0]counter_loc_1_loc_fu_102;
  wire [10:0]empty_143_reg_338;
  wire [10:0]\empty_143_reg_338_reg[10]_0 ;
  wire \empty_143_reg_338_reg[9]_0 ;
  wire empty_fu_90;
  wire \empty_fu_90[0]_i_1_n_3 ;
  wire fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_3 ;
  wire \fid[0] ;
  wire [1:0]\fid[0]_0 ;
  wire \fid[0]_1 ;
  wire \fid[0]_2 ;
  wire fid_in;
  wire fid_preg;
  wire \fid_preg[0]_i_1_n_3 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_14;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_15;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_16;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_17;
  wire grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  wire [10:0]i_2_fu_248_p2;
  wire [10:0]i_2_reg_370;
  wire \i_2_reg_370[10]_i_2_n_3 ;
  wire [10:0]i_fu_82;
  wire \icmp_ln937_reg_492_reg[0] ;
  wire \icmp_ln976_reg_362_reg[0]_0 ;
  wire [23:0]\icmp_ln976_reg_362_reg[0]_1 ;
  wire \icmp_ln976_reg_362_reg[0]_2 ;
  wire \mOutPtr_reg[4] ;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire ovrlayYUV_empty_n;
  wire p_load_reg_378;
  wire \p_load_reg_378[0]_i_1_n_3 ;
  wire p_phi_loc_fu_98;
  wire shiftReg_ce;
  wire sof_fu_86;
  wire \sof_fu_86[0]_i_1_n_3 ;
  wire [11:0]sub_reg_343;
  wire [11:0]\sub_reg_343_reg[11]_0 ;
  wire [10:0]trunc_ln883_reg_333;
  wire [10:0]\trunc_ln883_reg_333_reg[10]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFAFAFABA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_ready),
        .I1(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(ap_done_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[3]_i_3_n_3 ),
        .I1(\ap_CS_fsm[3]_i_4_n_3 ),
        .I2(\ap_CS_fsm[3]_i_5_n_3 ),
        .I3(\ap_CS_fsm[3]_i_6_n_3 ),
        .I4(ap_CS_fsm_state2),
        .O(MultiPixStream2AXIvideo_U0_ap_ready));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(Q[0]),
        .I4(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3_n_3 ),
        .I1(\ap_CS_fsm[3]_i_4_n_3 ),
        .I2(\ap_CS_fsm[3]_i_5_n_3 ),
        .I3(\ap_CS_fsm[3]_i_6_n_3 ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(trunc_ln883_reg_333[9]),
        .I1(i_fu_82[9]),
        .I2(trunc_ln883_reg_333[10]),
        .I3(i_fu_82[10]),
        .O(\ap_CS_fsm[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(trunc_ln883_reg_333[4]),
        .I1(i_fu_82[4]),
        .I2(i_fu_82[3]),
        .I3(trunc_ln883_reg_333[3]),
        .I4(i_fu_82[5]),
        .I5(trunc_ln883_reg_333[5]),
        .O(\ap_CS_fsm[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(trunc_ln883_reg_333[0]),
        .I1(i_fu_82[0]),
        .I2(i_fu_82[1]),
        .I3(trunc_ln883_reg_333[1]),
        .I4(i_fu_82[2]),
        .I5(trunc_ln883_reg_333[2]),
        .O(\ap_CS_fsm[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(trunc_ln883_reg_333[6]),
        .I1(i_fu_82[6]),
        .I2(i_fu_82[8]),
        .I3(trunc_ln883_reg_333[8]),
        .I4(i_fu_82[7]),
        .I5(trunc_ln883_reg_333[7]),
        .O(\ap_CS_fsm[3]_i_6_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00E0E0E000E000E0)) 
    ap_done_reg_i_1__0
       (.I0(ap_done_reg),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_done_reg_reg_1),
        .I4(ap_done_reg_reg_2),
        .I5(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_reg),
        .O(ap_done_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready_i_1
       (.I0(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .O(ap_sync_MultiPixStream2AXIvideo_U0_ap_ready));
  LUT5 #(
    .INIT(32'hA200FFFF)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_reg),
        .I2(ap_done_reg_reg_2),
        .I3(ap_done_reg_reg_1),
        .I4(ap_rst_n),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_i_2
       (.I0(MultiPixStream2AXIvideo_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done),
        .O(ap_done_reg_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEFEFEAA)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_i_1
       (.I0(ap_done_reg_reg_2),
        .I1(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(O15),
        .I4(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_1),
        .I5(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_2),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0));
  FDRE \cmp18187_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp18187_reg_358_reg[0]_1 ),
        .Q(\cmp18187_reg_358_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFACAFAFA0ACA0A0)) 
    \counter_loc_0_fu_94[0]_i_1 
       (.I0(counter),
        .I1(counter_loc_1_loc_fu_102),
        .I2(ap_NS_fsm13_out),
        .I3(\cmp18187_reg_358_reg[0]_0 ),
        .I4(ap_CS_fsm_state4),
        .I5(counter_loc_0_fu_94),
        .O(\counter_loc_0_fu_94[0]_i_1_n_3 ));
  FDRE \counter_loc_0_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\counter_loc_0_fu_94[0]_i_1_n_3 ),
        .Q(counter_loc_0_fu_94),
        .R(1'b0));
  FDRE \counter_loc_1_loc_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_16),
        .Q(counter_loc_1_loc_fu_102),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_17),
        .Q(counter),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [0]),
        .Q(empty_143_reg_338[0]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [10]),
        .Q(empty_143_reg_338[10]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [1]),
        .Q(empty_143_reg_338[1]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [2]),
        .Q(empty_143_reg_338[2]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [3]),
        .Q(empty_143_reg_338[3]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [4]),
        .Q(empty_143_reg_338[4]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [5]),
        .Q(empty_143_reg_338[5]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [6]),
        .Q(empty_143_reg_338[6]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [7]),
        .Q(empty_143_reg_338[7]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [8]),
        .Q(empty_143_reg_338[8]),
        .R(1'b0));
  FDRE \empty_143_reg_338_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_143_reg_338_reg[10]_0 [9]),
        .Q(empty_143_reg_338[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFACAFAFA0ACA0A0)) 
    \empty_fu_90[0]_i_1 
       (.I0(fidStored),
        .I1(p_phi_loc_fu_98),
        .I2(ap_NS_fsm13_out),
        .I3(\cmp18187_reg_358_reg[0]_0 ),
        .I4(ap_CS_fsm_state4),
        .I5(empty_fu_90),
        .O(\empty_fu_90[0]_i_1_n_3 ));
  FDRE \empty_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_fu_90[0]_i_1_n_3 ),
        .Q(empty_fu_90),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fidStored[0]_i_1 
       (.I0(empty_fu_90),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(fidStored),
        .O(\fidStored[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_3 ),
        .Q(fidStored),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    fid_INST_0_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(ap_done_reg),
        .O(ap_NS_fsm13_out));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \fid_preg[0]_i_1 
       (.I0(fidStored),
        .I1(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(fid_preg),
        .O(\fid_preg[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fid_preg[0]_i_1_n_3 ),
        .Q(fid_preg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143
       (.\B_V_data_1_payload_A_reg[0] (\icmp_ln976_reg_362_reg[0]_0 ),
        .D(ap_NS_fsm[3:2]),
        .E(E),
        .Q(Q[1]),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2]_0 (ap_done_reg_reg_1),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm[3]_i_2_n_3 ),
        .\ap_CS_fsm_reg[3]_1 (\cmp18187_reg_358_reg[0]_0 ),
        .ap_NS_fsm13_out(ap_NS_fsm13_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg),
        .\ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0]_0 (\ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp18187_reg_358_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_15),
        .counter(counter),
        .counter_loc_0_fu_94(counter_loc_0_fu_94),
        .\counter_loc_1_fu_128_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_16),
        .\counter_loc_1_fu_128_reg[0]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_17),
        .counter_loc_1_loc_fu_102(counter_loc_1_loc_fu_102),
        .\empty_143_reg_338_reg[9] (\empty_143_reg_338_reg[9]_0 ),
        .fid(fid),
        .fidStored(fidStored),
        .\fid[0] (\fid[0] ),
        .\fid[0]_0 (\fid[0]_0 ),
        .\fid[0]_1 (\fid[0]_1 ),
        .\fid[0]_2 (\fid[0]_2 ),
        .fid_INST_0_i_9_0(empty_143_reg_338),
        .fid_in(fid_in),
        .fid_preg(fid_preg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .\icmp_ln937_reg_492_reg[0]_0 (\icmp_ln937_reg_492_reg[0] ),
        .\icmp_ln976_reg_362_reg[0] (\icmp_ln976_reg_362_reg[0]_1 ),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .p_load_reg_378(p_load_reg_378),
        .p_phi_loc_fu_98(p_phi_loc_fu_98),
        .\p_phi_reg_250_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_14),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_86(sof_fu_86),
        .\tmp_19_reg_496_reg[0]_0 (sub_reg_343));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_15),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_370[0]_i_1 
       (.I0(i_fu_82[0]),
        .O(i_2_fu_248_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_370[10]_i_1 
       (.I0(i_fu_82[10]),
        .I1(i_fu_82[8]),
        .I2(i_fu_82[6]),
        .I3(\i_2_reg_370[10]_i_2_n_3 ),
        .I4(i_fu_82[7]),
        .I5(i_fu_82[9]),
        .O(i_2_fu_248_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_370[10]_i_2 
       (.I0(i_fu_82[5]),
        .I1(i_fu_82[3]),
        .I2(i_fu_82[0]),
        .I3(i_fu_82[1]),
        .I4(i_fu_82[2]),
        .I5(i_fu_82[4]),
        .O(\i_2_reg_370[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_370[1]_i_1 
       (.I0(i_fu_82[0]),
        .I1(i_fu_82[1]),
        .O(i_2_fu_248_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_370[2]_i_1 
       (.I0(i_fu_82[2]),
        .I1(i_fu_82[1]),
        .I2(i_fu_82[0]),
        .O(i_2_fu_248_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_370[3]_i_1 
       (.I0(i_fu_82[3]),
        .I1(i_fu_82[0]),
        .I2(i_fu_82[1]),
        .I3(i_fu_82[2]),
        .O(i_2_fu_248_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_370[4]_i_1 
       (.I0(i_fu_82[4]),
        .I1(i_fu_82[2]),
        .I2(i_fu_82[1]),
        .I3(i_fu_82[0]),
        .I4(i_fu_82[3]),
        .O(i_2_fu_248_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_370[5]_i_1 
       (.I0(i_fu_82[5]),
        .I1(i_fu_82[3]),
        .I2(i_fu_82[0]),
        .I3(i_fu_82[1]),
        .I4(i_fu_82[2]),
        .I5(i_fu_82[4]),
        .O(i_2_fu_248_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_370[6]_i_1 
       (.I0(i_fu_82[6]),
        .I1(\i_2_reg_370[10]_i_2_n_3 ),
        .O(i_2_fu_248_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_370[7]_i_1 
       (.I0(i_fu_82[7]),
        .I1(\i_2_reg_370[10]_i_2_n_3 ),
        .I2(i_fu_82[6]),
        .O(i_2_fu_248_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_370[8]_i_1 
       (.I0(i_fu_82[8]),
        .I1(i_fu_82[6]),
        .I2(\i_2_reg_370[10]_i_2_n_3 ),
        .I3(i_fu_82[7]),
        .O(i_2_fu_248_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_370[9]_i_1 
       (.I0(i_fu_82[9]),
        .I1(i_fu_82[7]),
        .I2(\i_2_reg_370[10]_i_2_n_3 ),
        .I3(i_fu_82[6]),
        .I4(i_fu_82[8]),
        .O(i_2_fu_248_p2[9]));
  FDRE \i_2_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[0]),
        .Q(i_2_reg_370[0]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[10]),
        .Q(i_2_reg_370[10]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[1]),
        .Q(i_2_reg_370[1]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[2]),
        .Q(i_2_reg_370[2]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[3]),
        .Q(i_2_reg_370[3]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[4]),
        .Q(i_2_reg_370[4]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[5]),
        .Q(i_2_reg_370[5]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[6]),
        .Q(i_2_reg_370[6]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[7]),
        .Q(i_2_reg_370[7]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[8]),
        .Q(i_2_reg_370[8]),
        .R(1'b0));
  FDRE \i_2_reg_370_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_248_p2[9]),
        .Q(i_2_reg_370[9]),
        .R(1'b0));
  FDRE \i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[0]),
        .Q(i_fu_82[0]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[10]),
        .Q(i_fu_82[10]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[1]),
        .Q(i_fu_82[1]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[2]),
        .Q(i_fu_82[2]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[3]),
        .Q(i_fu_82[3]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[4]),
        .Q(i_fu_82[4]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[5]),
        .Q(i_fu_82[5]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[6]),
        .Q(i_fu_82[6]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[7]),
        .Q(i_fu_82[7]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[8]),
        .Q(i_fu_82[8]),
        .R(ap_NS_fsm13_out));
  FDRE \i_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_370[9]),
        .Q(i_fu_82[9]),
        .R(ap_NS_fsm13_out));
  FDRE \icmp_ln976_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln976_reg_362_reg[0]_2 ),
        .Q(\icmp_ln976_reg_362_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE10)) 
    \p_load_reg_378[0]_i_1 
       (.I0(\cmp18187_reg_358_reg[0]_0 ),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(empty_fu_90),
        .I3(p_load_reg_378),
        .O(\p_load_reg_378[0]_i_1_n_3 ));
  FDRE \p_load_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_load_reg_378[0]_i_1_n_3 ),
        .Q(p_load_reg_378),
        .R(1'b0));
  FDRE \p_phi_loc_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_n_14),
        .Q(p_phi_loc_fu_98),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \sof_fu_86[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\cmp18187_reg_358_reg[0]_0 ),
        .I2(sof_fu_86),
        .I3(ap_NS_fsm13_out),
        .O(\sof_fu_86[0]_i_1_n_3 ));
  FDRE \sof_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_86[0]_i_1_n_3 ),
        .Q(sof_fu_86),
        .R(1'b0));
  FDRE \sub_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [0]),
        .Q(sub_reg_343[0]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [10]),
        .Q(sub_reg_343[10]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [11]),
        .Q(sub_reg_343[11]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [1]),
        .Q(sub_reg_343[1]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [2]),
        .Q(sub_reg_343[2]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [3]),
        .Q(sub_reg_343[3]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [4]),
        .Q(sub_reg_343[4]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [5]),
        .Q(sub_reg_343[5]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [6]),
        .Q(sub_reg_343[6]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [7]),
        .Q(sub_reg_343[7]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [8]),
        .Q(sub_reg_343[8]),
        .R(1'b0));
  FDRE \sub_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\sub_reg_343_reg[11]_0 [9]),
        .Q(sub_reg_343[9]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [0]),
        .Q(trunc_ln883_reg_333[0]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [10]),
        .Q(trunc_ln883_reg_333[10]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [1]),
        .Q(trunc_ln883_reg_333[1]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [2]),
        .Q(trunc_ln883_reg_333[2]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [3]),
        .Q(trunc_ln883_reg_333[3]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [4]),
        .Q(trunc_ln883_reg_333[4]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [5]),
        .Q(trunc_ln883_reg_333[5]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [6]),
        .Q(trunc_ln883_reg_333[6]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [7]),
        .Q(trunc_ln883_reg_333[7]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [8]),
        .Q(trunc_ln883_reg_333[8]),
        .R(1'b0));
  FDRE \trunc_ln883_reg_333_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln883_reg_333_reg[10]_0 [9]),
        .Q(trunc_ln883_reg_333[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2
   (grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER,
    ap_enable_reg_pp0_iter0_reg_0,
    \icmp_ln937_reg_492_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    fid,
    \empty_143_reg_338_reg[9] ,
    D,
    \p_phi_reg_250_reg[0]_0 ,
    \cmp18187_reg_358_reg[0] ,
    \counter_loc_1_fu_128_reg[0]_0 ,
    \counter_loc_1_fu_128_reg[0]_1 ,
    \icmp_ln976_reg_362_reg[0] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    p_load_reg_378,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg,
    sof_fu_86,
    counter_loc_0_fu_94,
    \mOutPtr_reg[4] ,
    fidStored,
    ap_NS_fsm13_out,
    fid_preg,
    \fid[0] ,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    m_axis_video_TREADY_int_regslice,
    ovrlayYUV_empty_n,
    \fid[0]_0 ,
    \fid[0]_1 ,
    fid_in,
    \fid[0]_2 ,
    fid_INST_0_i_9_0,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \tmp_19_reg_496_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0]_0 ,
    p_phi_loc_fu_98,
    counter_loc_1_loc_fu_102,
    counter,
    ap_rst_n_inv,
    out,
    \B_V_data_1_payload_A_reg[0] );
  output grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \icmp_ln937_reg_492_reg[0]_0 ;
  output grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output fid;
  output \empty_143_reg_338_reg[9] ;
  output [1:0]D;
  output \p_phi_reg_250_reg[0]_0 ;
  output \cmp18187_reg_358_reg[0] ;
  output \counter_loc_1_fu_128_reg[0]_0 ;
  output \counter_loc_1_fu_128_reg[0]_1 ;
  output [23:0]\icmp_ln976_reg_362_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input p_load_reg_378;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg;
  input sof_fu_86;
  input [0:0]counter_loc_0_fu_94;
  input \mOutPtr_reg[4] ;
  input fidStored;
  input ap_NS_fsm13_out;
  input fid_preg;
  input \fid[0] ;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input ovrlayYUV_empty_n;
  input [1:0]\fid[0]_0 ;
  input \fid[0]_1 ;
  input fid_in;
  input \fid[0]_2 ;
  input [10:0]fid_INST_0_i_9_0;
  input \ap_CS_fsm_reg[3]_0 ;
  input \ap_CS_fsm_reg[3]_1 ;
  input [11:0]\tmp_19_reg_496_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0]_0 ;
  input p_phi_loc_fu_98;
  input [0:0]counter_loc_1_loc_fu_102;
  input [0:0]counter;
  input ap_rst_n_inv;
  input [23:0]out;
  input \B_V_data_1_payload_A_reg[0] ;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_1__1_n_3 ;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_phi_reg_pp0_iter1_empty_142_reg_261;
  wire \ap_phi_reg_pp0_iter1_empty_142_reg_261[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cmp18187_reg_358_reg[0] ;
  wire [0:0]counter;
  wire \counter[0]_i_2_n_3 ;
  wire [0:0]counter_loc_0_fu_94;
  wire \counter_loc_1_fu_128[0]_i_1_n_3 ;
  wire [0:0]counter_loc_1_fu_128_reg;
  wire \counter_loc_1_fu_128_reg[0]_0 ;
  wire \counter_loc_1_fu_128_reg[0]_1 ;
  wire [0:0]counter_loc_1_loc_fu_102;
  wire \empty_143_reg_338_reg[9] ;
  wire fid;
  wire fidStored;
  wire \fid[0] ;
  wire [1:0]\fid[0]_0 ;
  wire \fid[0]_1 ;
  wire \fid[0]_2 ;
  wire fid_INST_0_i_10_n_3;
  wire fid_INST_0_i_14_n_3;
  wire fid_INST_0_i_15_n_3;
  wire fid_INST_0_i_16_n_3;
  wire fid_INST_0_i_17_n_3;
  wire fid_INST_0_i_2_n_3;
  wire fid_INST_0_i_4_n_3;
  wire fid_INST_0_i_5_n_3;
  wire fid_INST_0_i_8_n_3;
  wire [10:0]fid_INST_0_i_9_0;
  wire fid_in;
  wire fid_preg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_p_phi_out_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  wire \icmp_ln937_reg_492[0]_i_1_n_3 ;
  wire \icmp_ln937_reg_492_reg[0]_0 ;
  wire [23:0]\icmp_ln976_reg_362_reg[0] ;
  wire \j_fu_124[0]_i_1_n_3 ;
  wire \j_fu_124[10]_i_1_n_3 ;
  wire \j_fu_124[10]_i_2_n_3 ;
  wire \j_fu_124[1]_i_1_n_3 ;
  wire \j_fu_124[2]_i_1_n_3 ;
  wire \j_fu_124[3]_i_1_n_3 ;
  wire \j_fu_124[4]_i_1_n_3 ;
  wire \j_fu_124[5]_i_1_n_3 ;
  wire \j_fu_124[6]_i_1_n_3 ;
  wire \j_fu_124[7]_i_1_n_3 ;
  wire \j_fu_124[7]_i_2_n_3 ;
  wire \j_fu_124[8]_i_1_n_3 ;
  wire \j_fu_124[8]_i_2_n_3 ;
  wire \j_fu_124[9]_i_2_n_3 ;
  wire [10:0]j_fu_124_reg;
  wire \mOutPtr_reg[4] ;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire ovrlayYUV_empty_n;
  wire p_8_in;
  wire p_load_reg_378;
  wire p_phi_loc_fu_98;
  wire p_phi_reg_250;
  wire \p_phi_reg_250[0]_i_1_n_3 ;
  wire \p_phi_reg_250[0]_i_2_n_3 ;
  wire \p_phi_reg_250_reg[0]_0 ;
  wire shiftReg_ce;
  wire sof_fu_86;
  wire tmp_18_reg_238;
  wire \tmp_18_reg_238[0]_i_2_n_3 ;
  wire \tmp_19_reg_496[0]_i_1_n_3 ;
  wire \tmp_19_reg_496[0]_i_2_n_3 ;
  wire \tmp_19_reg_496[0]_i_3_n_3 ;
  wire \tmp_19_reg_496[0]_i_4_n_3 ;
  wire \tmp_19_reg_496[0]_i_5_n_3 ;
  wire [11:0]\tmp_19_reg_496_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(out[8]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[0]),
        .O(\icmp_ln976_reg_362_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(out[18]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[10]),
        .O(\icmp_ln976_reg_362_reg[0] [10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(out[19]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[11]),
        .O(\icmp_ln976_reg_362_reg[0] [11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(out[20]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[12]),
        .O(\icmp_ln976_reg_362_reg[0] [12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(out[21]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[13]),
        .O(\icmp_ln976_reg_362_reg[0] [13]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(out[22]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[14]),
        .O(\icmp_ln976_reg_362_reg[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(out[23]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[15]),
        .O(\icmp_ln976_reg_362_reg[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(out[0]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[16]),
        .O(\icmp_ln976_reg_362_reg[0] [16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(out[1]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[17]),
        .O(\icmp_ln976_reg_362_reg[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(out[2]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[18]),
        .O(\icmp_ln976_reg_362_reg[0] [18]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(out[3]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[19]),
        .O(\icmp_ln976_reg_362_reg[0] [19]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(out[9]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[1]),
        .O(\icmp_ln976_reg_362_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(out[4]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[20]),
        .O(\icmp_ln976_reg_362_reg[0] [20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(out[5]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[21]),
        .O(\icmp_ln976_reg_362_reg[0] [21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(out[6]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[22]),
        .O(\icmp_ln976_reg_362_reg[0] [22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(out[7]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[23]),
        .O(\icmp_ln976_reg_362_reg[0] [23]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(out[10]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[2]),
        .O(\icmp_ln976_reg_362_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(out[11]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[3]),
        .O(\icmp_ln976_reg_362_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(out[12]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[4]),
        .O(\icmp_ln976_reg_362_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(out[13]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[5]),
        .O(\icmp_ln976_reg_362_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(out[14]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[6]),
        .O(\icmp_ln976_reg_362_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(out[15]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[7]),
        .O(\icmp_ln976_reg_362_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(out[16]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[8]),
        .O(\icmp_ln976_reg_362_reg[0] [8]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(out[17]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(out[9]),
        .O(\icmp_ln976_reg_362_reg[0] [9]));
  LUT4 #(
    .INIT(16'h0800)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\mOutPtr_reg[4] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln937_reg_492_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8888888B888B888B)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_p_phi_out_ap_vld),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(\ap_CS_fsm[1]_i_2_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\empty_143_reg_338_reg[9] ),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\empty_143_reg_338_reg[9] ),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(\ap_CS_fsm[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h1F111F1F11111111)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(Q),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(ovrlayYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln937_reg_492_reg[0]_0 ),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F444F444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(Q),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_3_[0] ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__1_n_3 ),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_p_phi_out_ap_vld),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_p_phi_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(\ap_CS_fsm[1]_i_2_n_3 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm110_out),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(\ap_CS_fsm[1]_i_2_n_3 ),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_phi_reg_pp0_iter1_empty_142_reg_261[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0]_0 ),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_phi_reg_pp0_iter1_empty_142_reg_261),
        .O(\ap_phi_reg_pp0_iter1_empty_142_reg_261[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_empty_142_reg_261[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter1_empty_142_reg_261),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \counter[0]_i_1 
       (.I0(counter_loc_1_fu_128_reg),
        .I1(\counter[0]_i_2_n_3 ),
        .I2(Q),
        .I3(counter),
        .O(\counter_loc_1_fu_128_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h51550000)) 
    \counter[0]_i_2 
       (.I0(fid_INST_0_i_5_n_3),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln937_reg_492_reg[0]_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .O(\counter[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    \counter_loc_1_fu_128[0]_i_1 
       (.I0(counter_loc_0_fu_94),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I3(counter_loc_1_fu_128_reg),
        .I4(\counter[0]_i_2_n_3 ),
        .O(\counter_loc_1_fu_128[0]_i_1_n_3 ));
  FDRE \counter_loc_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\counter_loc_1_fu_128[0]_i_1_n_3 ),
        .Q(counter_loc_1_fu_128_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \counter_loc_1_loc_fu_102[0]_i_1 
       (.I0(counter_loc_1_fu_128_reg),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld),
        .I2(Q),
        .I3(counter_loc_1_loc_fu_102),
        .O(\counter_loc_1_fu_128_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    fid_INST_0
       (.I0(fidStored),
        .I1(ap_NS_fsm13_out),
        .I2(fid_preg),
        .I3(fid_INST_0_i_2_n_3),
        .I4(\fid[0] ),
        .I5(fid_INST_0_i_4_n_3),
        .O(fid));
  LUT3 #(
    .INIT(8'hBF)) 
    fid_INST_0_i_10
       (.I0(\empty_143_reg_338_reg[9] ),
        .I1(\fid[0]_1 ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .O(fid_INST_0_i_10_n_3));
  LUT4 #(
    .INIT(16'h6FF6)) 
    fid_INST_0_i_14
       (.I0(fid_INST_0_i_9_0[9]),
        .I1(j_fu_124_reg[9]),
        .I2(fid_INST_0_i_9_0[10]),
        .I3(j_fu_124_reg[10]),
        .O(fid_INST_0_i_14_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fid_INST_0_i_15
       (.I0(fid_INST_0_i_9_0[3]),
        .I1(j_fu_124_reg[3]),
        .I2(j_fu_124_reg[4]),
        .I3(fid_INST_0_i_9_0[4]),
        .I4(j_fu_124_reg[5]),
        .I5(fid_INST_0_i_9_0[5]),
        .O(fid_INST_0_i_15_n_3));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_16
       (.I0(fid_INST_0_i_9_0[0]),
        .I1(j_fu_124_reg[0]),
        .I2(j_fu_124_reg[1]),
        .I3(fid_INST_0_i_9_0[1]),
        .I4(j_fu_124_reg[2]),
        .I5(fid_INST_0_i_9_0[2]),
        .O(fid_INST_0_i_16_n_3));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_17
       (.I0(fid_INST_0_i_9_0[6]),
        .I1(j_fu_124_reg[6]),
        .I2(j_fu_124_reg[8]),
        .I3(fid_INST_0_i_9_0[8]),
        .I4(j_fu_124_reg[7]),
        .I5(fid_INST_0_i_9_0[7]),
        .O(fid_INST_0_i_17_n_3));
  LUT6 #(
    .INIT(64'h00FEFEFEFFFFFFFF)) 
    fid_INST_0_i_2
       (.I0(fid_INST_0_i_5_n_3),
        .I1(\fid[0]_1 ),
        .I2(\fid[0]_0 [0]),
        .I3(p_8_in),
        .I4(fid_INST_0_i_8_n_3),
        .I5(Q),
        .O(fid_INST_0_i_2_n_3));
  LUT6 #(
    .INIT(64'h444F4F4444444444)) 
    fid_INST_0_i_4
       (.I0(fid_INST_0_i_10_n_3),
        .I1(fid_in),
        .I2(\fid[0]_2 ),
        .I3(\fid[0]_0 [1]),
        .I4(counter_loc_1_fu_128_reg),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(fid_INST_0_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    fid_INST_0_i_5
       (.I0(\empty_143_reg_338_reg[9] ),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(fid_INST_0_i_5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fid_INST_0_i_7
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h0000FF0020202020)) 
    fid_INST_0_i_8
       (.I0(\fid[0]_0 [0]),
        .I1(\icmp_ln937_reg_492_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(\empty_143_reg_338_reg[9] ),
        .I5(\fid[0]_1 ),
        .O(fid_INST_0_i_8_n_3));
  LUT4 #(
    .INIT(16'h0004)) 
    fid_INST_0_i_9
       (.I0(fid_INST_0_i_14_n_3),
        .I1(fid_INST_0_i_15_n_3),
        .I2(fid_INST_0_i_16_n_3),
        .I3(fid_INST_0_i_17_n_3),
        .O(\empty_143_reg_338_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h1F11)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_counter_loc_1_out_ap_vld),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .O(\cmp18187_reg_358_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln937_reg_492[0]_i_1 
       (.I0(\empty_143_reg_338_reg[9] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(\icmp_ln937_reg_492_reg[0]_0 ),
        .O(\icmp_ln937_reg_492[0]_i_1_n_3 ));
  FDRE \icmp_ln937_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln937_reg_492[0]_i_1_n_3 ),
        .Q(\icmp_ln937_reg_492_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_fu_124[0]_i_1 
       (.I0(j_fu_124_reg[0]),
        .I1(fid_INST_0_i_5_n_3),
        .O(\j_fu_124[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000F078F078F078)) 
    \j_fu_124[10]_i_1 
       (.I0(\j_fu_124[10]_i_2_n_3 ),
        .I1(j_fu_124_reg[9]),
        .I2(j_fu_124_reg[10]),
        .I3(fid_INST_0_i_5_n_3),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_3_[0] ),
        .O(\j_fu_124[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \j_fu_124[10]_i_2 
       (.I0(j_fu_124_reg[8]),
        .I1(j_fu_124_reg[7]),
        .I2(\j_fu_124[8]_i_2_n_3 ),
        .I3(j_fu_124_reg[6]),
        .O(\j_fu_124[10]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \j_fu_124[1]_i_1 
       (.I0(j_fu_124_reg[1]),
        .I1(j_fu_124_reg[0]),
        .I2(fid_INST_0_i_5_n_3),
        .O(\j_fu_124[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000F708F708F708)) 
    \j_fu_124[2]_i_1 
       (.I0(j_fu_124_reg[1]),
        .I1(j_fu_124_reg[0]),
        .I2(fid_INST_0_i_5_n_3),
        .I3(j_fu_124_reg[2]),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .O(\j_fu_124[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_fu_124[3]_i_1 
       (.I0(j_fu_124_reg[3]),
        .I1(j_fu_124_reg[2]),
        .I2(fid_INST_0_i_5_n_3),
        .I3(j_fu_124_reg[0]),
        .I4(j_fu_124_reg[1]),
        .O(\j_fu_124[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \j_fu_124[4]_i_1 
       (.I0(j_fu_124_reg[4]),
        .I1(j_fu_124_reg[3]),
        .I2(j_fu_124_reg[1]),
        .I3(j_fu_124_reg[0]),
        .I4(fid_INST_0_i_5_n_3),
        .I5(j_fu_124_reg[2]),
        .O(\j_fu_124[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_fu_124[5]_i_1 
       (.I0(j_fu_124_reg[5]),
        .I1(\j_fu_124[7]_i_2_n_3 ),
        .I2(j_fu_124_reg[3]),
        .I3(j_fu_124_reg[4]),
        .O(\j_fu_124[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \j_fu_124[6]_i_1 
       (.I0(j_fu_124_reg[6]),
        .I1(j_fu_124_reg[5]),
        .I2(j_fu_124_reg[4]),
        .I3(j_fu_124_reg[3]),
        .I4(\j_fu_124[7]_i_2_n_3 ),
        .O(\j_fu_124[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \j_fu_124[7]_i_1 
       (.I0(j_fu_124_reg[7]),
        .I1(j_fu_124_reg[6]),
        .I2(\j_fu_124[7]_i_2_n_3 ),
        .I3(j_fu_124_reg[3]),
        .I4(j_fu_124_reg[4]),
        .I5(j_fu_124_reg[5]),
        .O(\j_fu_124[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \j_fu_124[7]_i_2 
       (.I0(j_fu_124_reg[1]),
        .I1(j_fu_124_reg[0]),
        .I2(fid_INST_0_i_5_n_3),
        .I3(j_fu_124_reg[2]),
        .O(\j_fu_124[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFDF0020)) 
    \j_fu_124[8]_i_1 
       (.I0(j_fu_124_reg[6]),
        .I1(\j_fu_124[8]_i_2_n_3 ),
        .I2(j_fu_124_reg[7]),
        .I3(fid_INST_0_i_5_n_3),
        .I4(j_fu_124_reg[8]),
        .O(\j_fu_124[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_fu_124[8]_i_2 
       (.I0(j_fu_124_reg[3]),
        .I1(j_fu_124_reg[2]),
        .I2(j_fu_124_reg[1]),
        .I3(j_fu_124_reg[0]),
        .I4(j_fu_124_reg[4]),
        .I5(j_fu_124_reg[5]),
        .O(\j_fu_124[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_124[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .O(ap_NS_fsm110_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \j_fu_124[9]_i_2 
       (.I0(\j_fu_124[10]_i_2_n_3 ),
        .I1(j_fu_124_reg[9]),
        .I2(fid_INST_0_i_5_n_3),
        .O(\j_fu_124[9]_i_2_n_3 ));
  FDRE \j_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[0]_i_1_n_3 ),
        .Q(j_fu_124_reg[0]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[10]_i_1_n_3 ),
        .Q(j_fu_124_reg[10]),
        .R(1'b0));
  FDRE \j_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[1]_i_1_n_3 ),
        .Q(j_fu_124_reg[1]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[2]_i_1_n_3 ),
        .Q(j_fu_124_reg[2]),
        .R(1'b0));
  FDRE \j_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[3]_i_1_n_3 ),
        .Q(j_fu_124_reg[3]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[4]_i_1_n_3 ),
        .Q(j_fu_124_reg[4]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[5]_i_1_n_3 ),
        .Q(j_fu_124_reg[5]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[6]_i_1_n_3 ),
        .Q(j_fu_124_reg[6]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[7]_i_1_n_3 ),
        .Q(j_fu_124_reg[7]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[8]_i_1_n_3 ),
        .Q(j_fu_124_reg[8]),
        .R(ap_NS_fsm110_out));
  FDRE \j_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_124[9]_i_2_n_3 ),
        .Q(j_fu_124_reg[9]),
        .R(ap_NS_fsm110_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(shiftReg_ce),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(shiftReg_ce),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_phi_loc_fu_98[0]_i_1 
       (.I0(p_phi_reg_250),
        .I1(Q),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_p_phi_out_ap_vld),
        .I3(p_phi_loc_fu_98),
        .O(\p_phi_reg_250_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_phi_reg_250[0]_i_1 
       (.I0(p_load_reg_378),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I3(\p_phi_reg_250[0]_i_2_n_3 ),
        .O(\p_phi_reg_250[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAA8AAABAAABAAA8A)) 
    \p_phi_reg_250[0]_i_2 
       (.I0(ap_phi_reg_pp0_iter1_empty_142_reg_261),
        .I1(\icmp_ln937_reg_492_reg[0]_0 ),
        .I2(\fid[0]_0 [0]),
        .I3(\fid[0]_1 ),
        .I4(counter_loc_1_fu_128_reg),
        .I5(\fid[0]_0 [1]),
        .O(\p_phi_reg_250[0]_i_2_n_3 ));
  FDRE \p_phi_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(tmp_18_reg_238),
        .D(\p_phi_reg_250[0]_i_1_n_3 ),
        .Q(p_phi_reg_250),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \tmp_18_reg_238[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(tmp_18_reg_238));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp_18_reg_238[0]_i_2 
       (.I0(sof_fu_86),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .O(\tmp_18_reg_238[0]_i_2_n_3 ));
  FDRE \tmp_18_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(tmp_18_reg_238),
        .D(\tmp_18_reg_238[0]_i_2_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \tmp_19_reg_496[0]_i_1 
       (.I0(\tmp_19_reg_496[0]_i_2_n_3 ),
        .I1(\tmp_19_reg_496[0]_i_3_n_3 ),
        .I2(\tmp_19_reg_496[0]_i_4_n_3 ),
        .I3(p_8_in),
        .I4(\empty_143_reg_338_reg[9] ),
        .I5(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .O(\tmp_19_reg_496[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \tmp_19_reg_496[0]_i_2 
       (.I0(\tmp_19_reg_496_reg[0]_0 [11]),
        .I1(\tmp_19_reg_496_reg[0]_0 [10]),
        .I2(j_fu_124_reg[10]),
        .I3(j_fu_124_reg[9]),
        .I4(\tmp_19_reg_496_reg[0]_0 [9]),
        .I5(\tmp_19_reg_496[0]_i_5_n_3 ),
        .O(\tmp_19_reg_496[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_19_reg_496[0]_i_3 
       (.I0(\tmp_19_reg_496_reg[0]_0 [0]),
        .I1(j_fu_124_reg[0]),
        .I2(j_fu_124_reg[1]),
        .I3(\tmp_19_reg_496_reg[0]_0 [1]),
        .I4(j_fu_124_reg[2]),
        .I5(\tmp_19_reg_496_reg[0]_0 [2]),
        .O(\tmp_19_reg_496[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_19_reg_496[0]_i_4 
       (.I0(\tmp_19_reg_496_reg[0]_0 [3]),
        .I1(j_fu_124_reg[3]),
        .I2(j_fu_124_reg[5]),
        .I3(\tmp_19_reg_496_reg[0]_0 [5]),
        .I4(j_fu_124_reg[4]),
        .I5(\tmp_19_reg_496_reg[0]_0 [4]),
        .O(\tmp_19_reg_496[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_19_reg_496[0]_i_5 
       (.I0(\tmp_19_reg_496_reg[0]_0 [6]),
        .I1(j_fu_124_reg[6]),
        .I2(j_fu_124_reg[7]),
        .I3(\tmp_19_reg_496_reg[0]_0 [7]),
        .I4(j_fu_124_reg[8]),
        .I5(\tmp_19_reg_496_reg[0]_0 [8]),
        .O(\tmp_19_reg_496[0]_i_5_n_3 ));
  FDRE \tmp_19_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_19_reg_496[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (D,
    E,
    ap_clk,
    DSP_PREADD_INST,
    B);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input DSP_PREADD_INST;
  input [14:0]B;

  wire [14:0]B;
  wire [15:0]D;
  wire DSP_PREADD_INST;
  wire [0:0]E;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U
       (.D(D),
        .DSP_PREADD_INST({DSP_PREADD_INST,B}),
        .E(E),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0
   (D,
    E,
    ap_clk,
    DSP_PREADD_INST);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_PREADD_INST;

  wire [15:0]D;
  wire [15:0]DSP_PREADD_INST;
  wire [0:0]E;
  wire ap_clk;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DSP_PREADD_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(E),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],D,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_entry_proc
   (ap_done_reg,
    ap_sync_entry_proc_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg,
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg_0,
    \int_boxColorB_reg[7] ,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    \int_boxColorG_reg[7] ,
    \int_boxColorR_reg[7] ,
    D,
    \int_crossHairY_reg[15] ,
    \int_crossHairX_reg[15] ,
    \int_maskId_reg[7] ,
    \int_ovrlayId_reg[7] ,
    ap_sync_reg_channel_write_ovrlayId_c_channel,
    ap_sync_channel_write_boxColorG_c_channel,
    E,
    ap_sync_reg_channel_write_boxColorG_c_channel_reg,
    shiftReg_ce,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    ap_sync_reg_channel_write_crossHairY_c_channel_reg,
    ap_sync_channel_write_crossHairY_c_channel,
    ap_done_reg_reg_2,
    ap_sync_channel_write_maskId_c_channel,
    ap_done_reg_reg_3,
    ap_sync_channel_write_boxColorR_c_channel,
    ap_done_reg_reg_4,
    ap_sync_channel_write_boxSize_c_channel,
    ap_done_reg_reg_5,
    ap_done_reg_reg_6,
    ap_sync_reg_channel_write_ovrlayId_c_channel_reg,
    ap_sync_channel_write_ovrlayId_c_channel,
    ap_done_reg_reg_7,
    ap_sync_channel_write_boxColorB_c_channel,
    ap_done_reg_reg_8,
    ap_sync_channel_write_crossHairX_c_channel,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[2] ,
    ap_sync_reg_tpgBackground_U0_ap_ready,
    ap_clk,
    ap_sync_reg_entry_proc_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg,
    Q,
    O15,
    ap_sync_MultiPixStream2AXIvideo_U0_ap_ready,
    \ap_return_7_preg_reg[7]_0 ,
    \ap_return_6_preg_reg[7]_0 ,
    \ap_return_5_preg_reg[7]_0 ,
    \ap_return_4_preg_reg[15]_0 ,
    \ap_return_3_preg_reg[15]_0 ,
    \ap_return_2_preg_reg[15]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    \ap_return_0_preg_reg[7]_0 ,
    ap_rst_n,
    ap_sync_reg_channel_write_boxColorG_c_channel,
    boxColorG_c_channel_full_n,
    \mOutPtr_reg[1] ,
    boxColorG_c_channel_empty_n,
    crossHairY_c_channel_full_n,
    ap_sync_reg_channel_write_crossHairY_c_channel,
    crossHairY_c_channel_empty_n,
    maskId_c_channel_full_n,
    ap_sync_reg_channel_write_maskId_c_channel,
    boxColorR_c_channel_full_n,
    ap_sync_reg_channel_write_boxColorR_c_channel,
    boxSize_c_channel_full_n,
    ap_sync_reg_channel_write_boxSize_c_channel,
    ovrlayId_c_channel_full_n,
    O16,
    ovrlayId_c_channel_empty_n,
    boxColorB_c_channel_full_n,
    ap_sync_reg_channel_write_boxColorB_c_channel,
    crossHairX_c_channel_full_n,
    ap_sync_reg_channel_write_crossHairX_c_channel,
    ap_done,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n_inv);
  output ap_done_reg;
  output ap_sync_entry_proc_U0_ap_ready;
  output grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg;
  output grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg_0;
  output [7:0]\int_boxColorB_reg[7] ;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output [7:0]\int_boxColorG_reg[7] ;
  output [7:0]\int_boxColorR_reg[7] ;
  output [15:0]D;
  output [15:0]\int_crossHairY_reg[15] ;
  output [15:0]\int_crossHairX_reg[15] ;
  output [7:0]\int_maskId_reg[7] ;
  output [7:0]\int_ovrlayId_reg[7] ;
  output ap_sync_reg_channel_write_ovrlayId_c_channel;
  output ap_sync_channel_write_boxColorG_c_channel;
  output [0:0]E;
  output ap_sync_reg_channel_write_boxColorG_c_channel_reg;
  output shiftReg_ce;
  output [0:0]ap_done_reg_reg_0;
  output ap_done_reg_reg_1;
  output [0:0]ap_sync_reg_channel_write_crossHairY_c_channel_reg;
  output ap_sync_channel_write_crossHairY_c_channel;
  output [0:0]ap_done_reg_reg_2;
  output ap_sync_channel_write_maskId_c_channel;
  output [0:0]ap_done_reg_reg_3;
  output ap_sync_channel_write_boxColorR_c_channel;
  output [0:0]ap_done_reg_reg_4;
  output ap_sync_channel_write_boxSize_c_channel;
  output [0:0]ap_done_reg_reg_5;
  output ap_done_reg_reg_6;
  output [0:0]ap_sync_reg_channel_write_ovrlayId_c_channel_reg;
  output ap_sync_channel_write_ovrlayId_c_channel;
  output [0:0]ap_done_reg_reg_7;
  output ap_sync_channel_write_boxColorB_c_channel;
  output [0:0]ap_done_reg_reg_8;
  output ap_sync_channel_write_crossHairX_c_channel;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[2] ;
  output ap_sync_reg_tpgBackground_U0_ap_ready;
  input ap_clk;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  input [0:0]Q;
  input O15;
  input ap_sync_MultiPixStream2AXIvideo_U0_ap_ready;
  input [7:0]\ap_return_7_preg_reg[7]_0 ;
  input [7:0]\ap_return_6_preg_reg[7]_0 ;
  input [7:0]\ap_return_5_preg_reg[7]_0 ;
  input [15:0]\ap_return_4_preg_reg[15]_0 ;
  input [15:0]\ap_return_3_preg_reg[15]_0 ;
  input [15:0]\ap_return_2_preg_reg[15]_0 ;
  input [7:0]\ap_return_1_preg_reg[7]_0 ;
  input [7:0]\ap_return_0_preg_reg[7]_0 ;
  input ap_rst_n;
  input ap_sync_reg_channel_write_boxColorG_c_channel;
  input boxColorG_c_channel_full_n;
  input \mOutPtr_reg[1] ;
  input boxColorG_c_channel_empty_n;
  input crossHairY_c_channel_full_n;
  input ap_sync_reg_channel_write_crossHairY_c_channel;
  input crossHairY_c_channel_empty_n;
  input maskId_c_channel_full_n;
  input ap_sync_reg_channel_write_maskId_c_channel;
  input boxColorR_c_channel_full_n;
  input ap_sync_reg_channel_write_boxColorR_c_channel;
  input boxSize_c_channel_full_n;
  input ap_sync_reg_channel_write_boxSize_c_channel;
  input ovrlayId_c_channel_full_n;
  input O16;
  input ovrlayId_c_channel_empty_n;
  input boxColorB_c_channel_full_n;
  input ap_sync_reg_channel_write_boxColorB_c_channel;
  input crossHairX_c_channel_full_n;
  input ap_sync_reg_channel_write_crossHairX_c_channel;
  input ap_done;
  input [2:0]\ap_CS_fsm_reg[4]_0 ;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input ap_rst_n_inv;

  wire [15:0]D;
  wire [0:0]E;
  wire O15;
  wire O16;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire [2:0]\ap_CS_fsm_reg[4]_0 ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_3;
  wire [0:0]ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [0:0]ap_done_reg_reg_2;
  wire [0:0]ap_done_reg_reg_3;
  wire [0:0]ap_done_reg_reg_4;
  wire [0:0]ap_done_reg_reg_5;
  wire ap_done_reg_reg_6;
  wire [0:0]ap_done_reg_reg_7;
  wire [0:0]ap_done_reg_reg_8;
  wire [7:0]ap_return_0_preg;
  wire [7:0]\ap_return_0_preg_reg[7]_0 ;
  wire [7:0]ap_return_1_preg;
  wire [7:0]\ap_return_1_preg_reg[7]_0 ;
  wire [15:0]ap_return_2_preg;
  wire [15:0]\ap_return_2_preg_reg[15]_0 ;
  wire [15:0]ap_return_3_preg;
  wire [15:0]\ap_return_3_preg_reg[15]_0 ;
  wire [15:0]ap_return_4_preg;
  wire [15:0]\ap_return_4_preg_reg[15]_0 ;
  wire [7:0]ap_return_5_preg;
  wire [7:0]\ap_return_5_preg_reg[7]_0 ;
  wire [7:0]ap_return_6_preg;
  wire [7:0]\ap_return_6_preg_reg[7]_0 ;
  wire [7:0]ap_return_7_preg;
  wire [7:0]\ap_return_7_preg_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_MultiPixStream2AXIvideo_U0_ap_ready;
  wire ap_sync_channel_write_boxColorB_c_channel;
  wire ap_sync_channel_write_boxColorG_c_channel;
  wire ap_sync_channel_write_boxColorR_c_channel;
  wire ap_sync_channel_write_boxSize_c_channel;
  wire ap_sync_channel_write_crossHairX_c_channel;
  wire ap_sync_channel_write_crossHairY_c_channel;
  wire ap_sync_channel_write_maskId_c_channel;
  wire ap_sync_channel_write_ovrlayId_c_channel;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_boxColorB_c_channel;
  wire ap_sync_reg_channel_write_boxColorG_c_channel;
  wire ap_sync_reg_channel_write_boxColorG_c_channel_reg;
  wire ap_sync_reg_channel_write_boxColorR_c_channel;
  wire ap_sync_reg_channel_write_boxSize_c_channel;
  wire ap_sync_reg_channel_write_crossHairX_c_channel;
  wire ap_sync_reg_channel_write_crossHairY_c_channel;
  wire [0:0]ap_sync_reg_channel_write_crossHairY_c_channel_reg;
  wire ap_sync_reg_channel_write_maskId_c_channel;
  wire ap_sync_reg_channel_write_maskId_c_channel_i_3_n_3;
  wire ap_sync_reg_channel_write_maskId_c_channel_i_4_n_3;
  wire ap_sync_reg_channel_write_maskId_c_channel_i_5_n_3;
  wire ap_sync_reg_channel_write_maskId_c_channel_i_6_n_3;
  wire ap_sync_reg_channel_write_maskId_c_channel_i_7_n_3;
  wire ap_sync_reg_channel_write_maskId_c_channel_i_8_n_3;
  wire ap_sync_reg_channel_write_ovrlayId_c_channel;
  wire [0:0]ap_sync_reg_channel_write_ovrlayId_c_channel_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_tpgBackground_U0_ap_ready;
  wire boxColorB_c_channel_full_n;
  wire boxColorG_c_channel_empty_n;
  wire boxColorG_c_channel_full_n;
  wire boxColorR_c_channel_full_n;
  wire boxSize_c_channel_full_n;
  wire crossHairX_c_channel_full_n;
  wire crossHairY_c_channel_empty_n;
  wire crossHairY_c_channel_full_n;
  wire grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg_0;
  wire [7:0]\int_boxColorB_reg[7] ;
  wire [7:0]\int_boxColorG_reg[7] ;
  wire [7:0]\int_boxColorR_reg[7] ;
  wire [15:0]\int_crossHairX_reg[15] ;
  wire [15:0]\int_crossHairY_reg[15] ;
  wire [7:0]\int_maskId_reg[7] ;
  wire [7:0]\int_ovrlayId_reg[7] ;
  wire \mOutPtr_reg[1] ;
  wire maskId_c_channel_full_n;
  wire ovrlayId_c_channel_empty_n;
  wire ovrlayId_c_channel_full_n;
  wire shiftReg_ce;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\ap_return_7_preg_reg[7]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[0]),
        .O(\int_boxColorB_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[0]),
        .O(\int_boxColorG_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[0]),
        .O(\int_boxColorR_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\ap_return_4_preg_reg[15]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\ap_return_3_preg_reg[15]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[0]),
        .O(\int_crossHairY_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\ap_return_2_preg_reg[15]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[0]),
        .O(\int_crossHairX_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\ap_return_1_preg_reg[7]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[0]),
        .O(\int_maskId_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(\ap_return_0_preg_reg[7]_0 [0]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[0]),
        .O(\int_ovrlayId_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [10]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [10]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[10]),
        .O(\int_crossHairY_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [10]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[10]),
        .O(\int_crossHairX_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [11]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [11]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[11]),
        .O(\int_crossHairY_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [11]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[11]),
        .O(\int_crossHairX_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [12]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [12]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[12]),
        .O(\int_crossHairY_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [12]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[12]),
        .O(\int_crossHairX_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [13]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [13]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[13]),
        .O(\int_crossHairY_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [13]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[13]),
        .O(\int_crossHairX_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [14]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [14]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[14]),
        .O(\int_crossHairY_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [14]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[14]),
        .O(\int_crossHairX_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(ap_sync_reg_channel_write_crossHairY_c_channel),
        .I1(crossHairY_c_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(ap_sync_reg_channel_write_crossHairY_c_channel_reg));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(boxSize_c_channel_full_n),
        .I3(ap_sync_reg_channel_write_boxSize_c_channel),
        .O(ap_done_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(crossHairX_c_channel_full_n),
        .I3(ap_sync_reg_channel_write_crossHairX_c_channel),
        .O(ap_done_reg_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\ap_return_4_preg_reg[15]_0 [15]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [15]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[15]),
        .O(\int_crossHairY_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_2__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [15]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[15]),
        .O(\int_crossHairX_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\ap_return_7_preg_reg[7]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[1]),
        .O(\int_boxColorB_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[1]),
        .O(\int_boxColorG_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[1]),
        .O(\int_boxColorR_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\ap_return_4_preg_reg[15]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\ap_return_3_preg_reg[15]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[1]),
        .O(\int_crossHairY_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\ap_return_2_preg_reg[15]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[1]),
        .O(\int_crossHairX_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\ap_return_1_preg_reg[7]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[1]),
        .O(\int_maskId_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(\ap_return_0_preg_reg[7]_0 [1]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[1]),
        .O(\int_ovrlayId_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\ap_return_7_preg_reg[7]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[2]),
        .O(\int_boxColorB_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[2]),
        .O(\int_boxColorG_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[2]),
        .O(\int_boxColorR_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\ap_return_4_preg_reg[15]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\ap_return_3_preg_reg[15]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[2]),
        .O(\int_crossHairY_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\ap_return_2_preg_reg[15]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[2]),
        .O(\int_crossHairX_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\ap_return_1_preg_reg[7]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[2]),
        .O(\int_maskId_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(\ap_return_0_preg_reg[7]_0 [2]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[2]),
        .O(\int_ovrlayId_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\ap_return_7_preg_reg[7]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[3]),
        .O(\int_boxColorB_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[3]),
        .O(\int_boxColorG_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[3]),
        .O(\int_boxColorR_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\ap_return_4_preg_reg[15]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\ap_return_3_preg_reg[15]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[3]),
        .O(\int_crossHairY_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\ap_return_2_preg_reg[15]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[3]),
        .O(\int_crossHairX_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\ap_return_1_preg_reg[7]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[3]),
        .O(\int_maskId_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(\ap_return_0_preg_reg[7]_0 [3]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[3]),
        .O(\int_ovrlayId_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\ap_return_7_preg_reg[7]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[4]),
        .O(\int_boxColorB_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[4]),
        .O(\int_boxColorG_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[4]),
        .O(\int_boxColorR_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\ap_return_4_preg_reg[15]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\ap_return_3_preg_reg[15]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[4]),
        .O(\int_crossHairY_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\ap_return_2_preg_reg[15]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[4]),
        .O(\int_crossHairX_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\ap_return_1_preg_reg[7]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[4]),
        .O(\int_maskId_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(\ap_return_0_preg_reg[7]_0 [4]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[4]),
        .O(\int_ovrlayId_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\ap_return_7_preg_reg[7]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[5]),
        .O(\int_boxColorB_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[5]),
        .O(\int_boxColorG_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[5]),
        .O(\int_boxColorR_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\ap_return_4_preg_reg[15]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\ap_return_3_preg_reg[15]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[5]),
        .O(\int_crossHairY_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\ap_return_2_preg_reg[15]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[5]),
        .O(\int_crossHairX_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\ap_return_1_preg_reg[7]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[5]),
        .O(\int_maskId_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(\ap_return_0_preg_reg[7]_0 [5]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[5]),
        .O(\int_ovrlayId_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\ap_return_7_preg_reg[7]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[6]),
        .O(\int_boxColorB_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[6]),
        .O(\int_boxColorG_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[6]),
        .O(\int_boxColorR_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\ap_return_4_preg_reg[15]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\ap_return_3_preg_reg[15]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[6]),
        .O(\int_crossHairY_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\ap_return_2_preg_reg[15]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[6]),
        .O(\int_crossHairX_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\ap_return_1_preg_reg[7]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[6]),
        .O(\int_maskId_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(\ap_return_0_preg_reg[7]_0 [6]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[6]),
        .O(\int_ovrlayId_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[7]),
        .O(\int_crossHairY_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[7]),
        .O(\int_crossHairX_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(boxColorG_c_channel_full_n),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(ap_sync_reg_channel_write_boxColorG_c_channel),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(maskId_c_channel_full_n),
        .I3(ap_sync_reg_channel_write_maskId_c_channel),
        .O(ap_done_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(boxColorR_c_channel_full_n),
        .I3(ap_sync_reg_channel_write_boxColorR_c_channel),
        .O(ap_done_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(O16),
        .I1(ovrlayId_c_channel_full_n),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(ap_sync_reg_channel_write_ovrlayId_c_channel_reg));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(boxColorB_c_channel_full_n),
        .I3(ap_sync_reg_channel_write_boxColorB_c_channel),
        .O(ap_done_reg_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\ap_return_7_preg_reg[7]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_7_preg[7]),
        .O(\int_boxColorB_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\ap_return_6_preg_reg[7]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_6_preg[7]),
        .O(\int_boxColorG_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(\ap_return_5_preg_reg[7]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_5_preg[7]),
        .O(\int_boxColorR_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(\ap_return_1_preg_reg[7]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_1_preg[7]),
        .O(\int_maskId_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(\ap_return_0_preg_reg[7]_0 [7]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_0_preg[7]),
        .O(\int_ovrlayId_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [8]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [8]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[8]),
        .O(\int_crossHairY_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [8]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[8]),
        .O(\int_crossHairX_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\ap_return_4_preg_reg[15]_0 [9]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_4_preg[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\ap_return_3_preg_reg[15]_0 [9]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_3_preg[9]),
        .O(\int_crossHairY_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\ap_return_2_preg_reg[15]_0 [9]),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_return_2_preg[9]),
        .O(\int_crossHairX_reg[15] [9]));
  LUT5 #(
    .INIT(32'hFFFF20AA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[4]_0 [1]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\ap_CS_fsm_reg[4]_0 [0]),
        .O(\ap_CS_fsm_reg[4] [0]));
  LUT6 #(
    .INIT(64'hF444F4F444444444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done),
        .I1(\ap_CS_fsm_reg[4]_0 [2]),
        .I2(\ap_CS_fsm_reg[4]_0 [1]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ap_done_reg_i_1
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_maskId_c_channel_i_3_n_3),
        .O(ap_done_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I2(ap_done_reg),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_0_preg_reg[7]_0 [7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_1_preg_reg[7]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_2_preg_reg[15]_0 [9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_3_preg_reg[15]_0 [9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_4_preg_reg[15]_0 [9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_5_preg_reg[7]_0 [7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_6_preg_reg[7]_0 [7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .D(\ap_return_7_preg_reg[7]_0 [7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_boxColorB_c_channel_i_1
       (.I0(boxColorB_c_channel_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_boxColorB_c_channel),
        .O(ap_sync_channel_write_boxColorB_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_boxColorG_c_channel_i_1
       (.I0(ap_sync_reg_channel_write_boxColorG_c_channel),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(boxColorG_c_channel_full_n),
        .O(ap_sync_channel_write_boxColorG_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_boxColorR_c_channel_i_1
       (.I0(boxColorR_c_channel_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_boxColorR_c_channel),
        .O(ap_sync_channel_write_boxColorR_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_boxSize_c_channel_i_1
       (.I0(boxSize_c_channel_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_boxSize_c_channel),
        .O(ap_sync_channel_write_boxSize_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_crossHairX_c_channel_i_1
       (.I0(crossHairX_c_channel_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_crossHairX_c_channel),
        .O(ap_sync_channel_write_crossHairX_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_crossHairY_c_channel_i_1
       (.I0(ap_sync_reg_channel_write_crossHairY_c_channel),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(crossHairY_c_channel_full_n),
        .O(ap_sync_channel_write_crossHairY_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_1
       (.I0(ap_sync_reg_channel_write_maskId_c_channel_i_3_n_3),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(ap_sync_reg_channel_write_ovrlayId_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_2
       (.I0(maskId_c_channel_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_maskId_c_channel),
        .O(ap_sync_channel_write_maskId_c_channel));
  LUT6 #(
    .INIT(64'h00001110FFFFFFFF)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_3
       (.I0(ap_sync_reg_channel_write_maskId_c_channel_i_4_n_3),
        .I1(ap_sync_reg_channel_write_maskId_c_channel_i_5_n_3),
        .I2(ap_sync_reg_channel_write_boxColorG_c_channel),
        .I3(shiftReg_ce),
        .I4(ap_sync_reg_channel_write_maskId_c_channel_i_6_n_3),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_maskId_c_channel_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0DCD0DFF)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_4
       (.I0(ovrlayId_c_channel_full_n),
        .I1(ap_sync_reg_channel_write_maskId_c_channel_i_7_n_3),
        .I2(O16),
        .I3(ap_sync_reg_channel_write_boxSize_c_channel),
        .I4(boxSize_c_channel_full_n),
        .I5(ap_sync_reg_channel_write_maskId_c_channel_i_8_n_3),
        .O(ap_sync_reg_channel_write_maskId_c_channel_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0057)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_5
       (.I0(crossHairY_c_channel_full_n),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(ap_sync_reg_channel_write_crossHairY_c_channel),
        .O(ap_sync_reg_channel_write_maskId_c_channel_i_5_n_3));
  LUT6 #(
    .INIT(64'h111111331F1F1FFF)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_6
       (.I0(maskId_c_channel_full_n),
        .I1(ap_sync_reg_channel_write_maskId_c_channel),
        .I2(boxColorR_c_channel_full_n),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_channel_write_boxColorR_c_channel),
        .O(ap_sync_reg_channel_write_maskId_c_channel_i_6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_7
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(ap_sync_reg_channel_write_maskId_c_channel_i_7_n_3));
  LUT6 #(
    .INIT(64'h111111331F1F1FFF)) 
    ap_sync_reg_channel_write_maskId_c_channel_i_8
       (.I0(boxColorB_c_channel_full_n),
        .I1(ap_sync_reg_channel_write_boxColorB_c_channel),
        .I2(crossHairX_c_channel_full_n),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_channel_write_crossHairX_c_channel),
        .O(ap_sync_reg_channel_write_maskId_c_channel_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_ovrlayId_c_channel_i_1
       (.I0(O16),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(ovrlayId_c_channel_full_n),
        .O(ap_sync_channel_write_ovrlayId_c_channel));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg),
        .I1(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I2(ap_rst_n),
        .O(ap_sync_reg_tpgBackground_U0_ap_ready));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .O(ap_sync_entry_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0D0D0DFFFFFFFFFF)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_3
       (.I0(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .I3(Q),
        .I4(O15),
        .I5(ap_sync_MultiPixStream2AXIvideo_U0_ap_ready),
        .O(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_i_2
       (.I0(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFAAAEAA)) 
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[4]_0 [0]),
        .I1(\ap_CS_fsm_reg[4]_0 [1]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg),
        .I4(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h5400ABFF54005400)) 
    \mOutPtr[1]_i_1__0 
       (.I0(ap_sync_reg_channel_write_boxColorG_c_channel),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(boxColorG_c_channel_full_n),
        .I4(\mOutPtr_reg[1] ),
        .I5(boxColorG_c_channel_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h00E0FF1F00E000E0)) 
    \mOutPtr[1]_i_1__1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(ap_done_reg),
        .I2(crossHairY_c_channel_full_n),
        .I3(ap_sync_reg_channel_write_crossHairY_c_channel),
        .I4(\mOutPtr_reg[1] ),
        .I5(crossHairY_c_channel_empty_n),
        .O(ap_done_reg_reg_0));
  LUT6 #(
    .INIT(64'h00E0FF1F00E000E0)) 
    \mOutPtr[1]_i_1__5 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(ap_done_reg),
        .I2(ovrlayId_c_channel_full_n),
        .I3(O16),
        .I4(\mOutPtr_reg[1] ),
        .I5(ovrlayId_c_channel_empty_n),
        .O(ap_done_reg_reg_5));
  LUT6 #(
    .INIT(64'hFFFF5400FFFFFFFF)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_sync_reg_channel_write_boxColorG_c_channel),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(boxColorG_c_channel_full_n),
        .I4(\mOutPtr_reg[1] ),
        .I5(boxColorG_c_channel_empty_n),
        .O(ap_sync_reg_channel_write_boxColorG_c_channel_reg));
  LUT6 #(
    .INIT(64'hFFFF00E0FFFFFFFF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(ap_done_reg),
        .I2(crossHairY_c_channel_full_n),
        .I3(ap_sync_reg_channel_write_crossHairY_c_channel),
        .I4(\mOutPtr_reg[1] ),
        .I5(crossHairY_c_channel_empty_n),
        .O(ap_done_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFF00E0FFFFFFFF)) 
    \mOutPtr[1]_i_3__4 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(ap_done_reg),
        .I2(ovrlayId_c_channel_full_n),
        .I3(O16),
        .I4(\mOutPtr_reg[1] ),
        .I5(ovrlayId_c_channel_empty_n),
        .O(ap_done_reg_reg_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S
   (boxColorB_c_channel_full_n,
    boxColorB_c_channel_empty_n,
    D,
    ap_clk,
    ap_sync_reg_channel_write_boxColorB_c_channel,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    E,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7] );
  output boxColorB_c_channel_full_n;
  output boxColorB_c_channel_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_sync_reg_channel_write_boxColorB_c_channel;
  input \mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input ap_rst_n_inv;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_boxColorB_c_channel;
  wire boxColorB_c_channel_empty_n;
  wire boxColorB_c_channel_full_n;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_i_2__6_n_3;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_2__5_n_3 ;
  wire \mOutPtr[1]_i_3__5_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_30 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(E),
        .I4(boxColorB_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(boxColorB_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(boxColorB_c_channel_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_i_2__6_n_3),
        .I5(E),
        .O(internal_full_n_i_1__6_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2__6
       (.I0(boxColorB_c_channel_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(boxColorB_c_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  LUT6 #(
    .INIT(64'h4440BBBF44404440)) 
    \mOutPtr[1]_i_1__6 
       (.I0(ap_sync_reg_channel_write_boxColorB_c_channel),
        .I1(boxColorB_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(boxColorB_c_channel_empty_n),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\mOutPtr[1]_i_3__5_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4440FFFFFFFF)) 
    \mOutPtr[1]_i_3__5 
       (.I0(ap_sync_reg_channel_write_boxColorB_c_channel),
        .I1(boxColorB_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(boxColorB_c_channel_empty_n),
        .O(\mOutPtr[1]_i_3__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_3 ),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_3 ),
        .D(\mOutPtr[1]_i_2__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_1
   (boxColorG_c_channel_full_n,
    boxColorG_c_channel_empty_n,
    D,
    ap_clk,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output boxColorG_c_channel_full_n;
  output boxColorG_c_channel_empty_n;
  output [7:0]D;
  input ap_clk;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire boxColorG_c_channel_empty_n;
  wire boxColorG_c_channel_full_n;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__5_n_3;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_29 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(boxColorG_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(boxColorG_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(boxColorG_c_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_i_2__5_n_3),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2__5
       (.I0(boxColorG_c_channel_empty_n),
        .I1(internal_empty_n_reg_0),
        .O(internal_full_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(boxColorG_c_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_11
   (width_c_empty_n,
    internal_full_n_reg_0,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][14] ,
    ap_clk,
    internal_full_n_reg_1,
    tpgForeground_U0_motionSpeed_read,
    shiftReg_ce,
    ap_rst_n,
    motionSpeed_c_full_n,
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg,
    Q,
    \hMax_reg_526_reg[15] ,
    \hMax_reg_526_reg[15]_0 ,
    \hMax_reg_526_reg[15]_1 ,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][15]_1 );
  output width_c_empty_n;
  output internal_full_n_reg_0;
  output [15:0]\SRL_SIG_reg[0][15] ;
  output [0:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]\SRL_SIG_reg[1][15] ;
  output \mOutPtr_reg[1]_0 ;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [6:0]\SRL_SIG_reg[1][14] ;
  input ap_clk;
  input internal_full_n_reg_1;
  input tpgForeground_U0_motionSpeed_read;
  input shiftReg_ce;
  input ap_rst_n;
  input motionSpeed_c_full_n;
  input grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  input [0:0]Q;
  input [14:0]\hMax_reg_526_reg[15] ;
  input \hMax_reg_526_reg[15]_0 ;
  input [14:0]\hMax_reg_526_reg[15]_1 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [6:0]\SRL_SIG_reg[1][14] ;
  wire [0:0]\SRL_SIG_reg[1][15] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  wire [14:0]\hMax_reg_526_reg[15] ;
  wire \hMax_reg_526_reg[15]_0 ;
  wire [14:0]\hMax_reg_526_reg[15]_1 ;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_full_n_i_1__9_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire motionSpeed_c_full_n;
  wire shiftReg_ce;
  wire tpgForeground_U0_motionSpeed_read;
  wire width_c_empty_n;
  wire width_c_full_n;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][15]_i_2__2 
       (.I0(width_c_full_n),
        .I1(motionSpeed_c_full_n),
        .I2(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .I3(Q),
        .O(internal_full_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\hMax_reg_526_reg[15] (\mOutPtr_reg[1]_0 ),
        .\hMax_reg_526_reg[15]_0 (\hMax_reg_526_reg[15] ),
        .\hMax_reg_526_reg[15]_1 (\hMax_reg_526_reg[15]_0 ),
        .\hMax_reg_526_reg[15]_2 (\hMax_reg_526_reg[15]_1 ),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'hB)) 
    hMax_fu_270_p2_carry_i_9
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(tpgForeground_U0_motionSpeed_read),
        .I3(shiftReg_ce),
        .I4(width_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(width_c_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__9
       (.I0(width_c_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(tpgForeground_U0_motionSpeed_read),
        .O(internal_full_n_i_1__9_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(width_c_full_n),
        .S(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__10 
       (.I0(shiftReg_ce),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_2
   (boxColorR_c_channel_full_n,
    boxColorR_c_channel_empty_n,
    D,
    ap_clk,
    ap_sync_reg_channel_write_boxColorR_c_channel,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    E,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7] );
  output boxColorR_c_channel_full_n;
  output boxColorR_c_channel_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_sync_reg_channel_write_boxColorR_c_channel;
  input \mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input ap_rst_n_inv;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_boxColorR_c_channel;
  wire boxColorR_c_channel_empty_n;
  wire boxColorR_c_channel_full_n;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_i_2__4_n_3;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_2__2_n_3 ;
  wire \mOutPtr[1]_i_3__2_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_28 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(E),
        .I4(boxColorR_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(boxColorR_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(boxColorR_c_channel_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_i_2__4_n_3),
        .I5(E),
        .O(internal_full_n_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2__4
       (.I0(boxColorR_c_channel_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(boxColorR_c_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'h4440BBBF44404440)) 
    \mOutPtr[1]_i_1__3 
       (.I0(ap_sync_reg_channel_write_boxColorR_c_channel),
        .I1(boxColorR_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(boxColorR_c_channel_empty_n),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr[1]_i_3__2_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4440FFFFFFFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_sync_reg_channel_write_boxColorR_c_channel),
        .I1(boxColorR_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(boxColorR_c_channel_empty_n),
        .O(\mOutPtr[1]_i_3__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_2__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_3
   (boxSize_c_channel_full_n,
    boxSize_c_channel_empty_n,
    S,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[0][14] ,
    \boxTop_fu_134_reg[15] ,
    \mOutPtr_reg[1]_0 ,
    \boxTop_fu_134_reg[7] ,
    \boxLeft_fu_138_reg[7] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][15]_0 ,
    ap_clk,
    ap_sync_reg_channel_write_boxSize_c_channel,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    E,
    Q,
    boxBottom_fu_653_p2_carry__0,
    \vMax_reg_531_reg[15] ,
    \vMax_reg_531_reg[15]_0 ,
    \vMax_reg_531_reg[15]_1 ,
    \hMax_reg_526_reg[15] ,
    \hMax_reg_526_reg[15]_0 ,
    \hMax_reg_526_reg[15]_1 ,
    ap_rst_n_inv,
    D);
  output boxSize_c_channel_full_n;
  output boxSize_c_channel_empty_n;
  output [7:0]S;
  output [14:0]\SRL_SIG_reg[1][14] ;
  output [14:0]\SRL_SIG_reg[0][14] ;
  output [7:0]\boxTop_fu_134_reg[15] ;
  output \mOutPtr_reg[1]_0 ;
  output [7:0]\boxTop_fu_134_reg[7] ;
  output [7:0]\boxLeft_fu_138_reg[7] ;
  output [0:0]\SRL_SIG_reg[1][15] ;
  output [0:0]\SRL_SIG_reg[1][15]_0 ;
  input ap_clk;
  input ap_sync_reg_channel_write_boxSize_c_channel;
  input \mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input [15:0]Q;
  input [15:0]boxBottom_fu_653_p2_carry__0;
  input [0:0]\vMax_reg_531_reg[15] ;
  input \vMax_reg_531_reg[15]_0 ;
  input [0:0]\vMax_reg_531_reg[15]_1 ;
  input [0:0]\hMax_reg_526_reg[15] ;
  input \hMax_reg_526_reg[15]_0 ;
  input [0:0]\hMax_reg_526_reg[15]_1 ;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [7:0]S;
  wire [14:0]\SRL_SIG_reg[0][14] ;
  wire [14:0]\SRL_SIG_reg[1][14] ;
  wire [0:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]\SRL_SIG_reg[1][15]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_boxSize_c_channel;
  wire [15:0]boxBottom_fu_653_p2_carry__0;
  wire [7:0]\boxLeft_fu_138_reg[7] ;
  wire boxSize_c_channel_empty_n;
  wire boxSize_c_channel_full_n;
  wire [7:0]\boxTop_fu_134_reg[15] ;
  wire [7:0]\boxTop_fu_134_reg[7] ;
  wire [0:0]\hMax_reg_526_reg[15] ;
  wire \hMax_reg_526_reg[15]_0 ;
  wire [0:0]\hMax_reg_526_reg[15]_1 ;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_i_2__3_n_3;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_2__3_n_3 ;
  wire \mOutPtr[1]_i_3__3_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [0:0]\vMax_reg_531_reg[15] ;
  wire \vMax_reg_531_reg[15]_0 ;
  wire [0:0]\vMax_reg_531_reg[15]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_27 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][15]_1 (\SRL_SIG_reg[1][15]_0 ),
        .ap_clk(ap_clk),
        .boxBottom_fu_653_p2_carry__0({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .boxBottom_fu_653_p2_carry__0_0(boxBottom_fu_653_p2_carry__0),
        .\boxLeft_fu_138_reg[7] (\boxLeft_fu_138_reg[7] ),
        .\boxTop_fu_134_reg[15] (\boxTop_fu_134_reg[15] ),
        .\boxTop_fu_134_reg[7] (\boxTop_fu_134_reg[7] ),
        .\hMax_reg_526_reg[15] (\mOutPtr_reg[1]_0 ),
        .\hMax_reg_526_reg[15]_0 (\hMax_reg_526_reg[15] ),
        .\hMax_reg_526_reg[15]_1 (\hMax_reg_526_reg[15]_0 ),
        .\hMax_reg_526_reg[15]_2 (\hMax_reg_526_reg[15]_1 ),
        .\vMax_reg_531_reg[15] (\vMax_reg_531_reg[15] ),
        .\vMax_reg_531_reg[15]_0 (\vMax_reg_531_reg[15]_0 ),
        .\vMax_reg_531_reg[15]_1 (\vMax_reg_531_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(E),
        .I4(boxSize_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(boxSize_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(boxSize_c_channel_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_i_2__3_n_3),
        .I5(E),
        .O(internal_full_n_i_1__4_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2__3
       (.I0(boxSize_c_channel_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(boxSize_c_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h4440BBBF44404440)) 
    \mOutPtr[1]_i_1__4 
       (.I0(ap_sync_reg_channel_write_boxSize_c_channel),
        .I1(boxSize_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(boxSize_c_channel_empty_n),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr[1]_i_3__3_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4440FFFFFFFF)) 
    \mOutPtr[1]_i_3__3 
       (.I0(ap_sync_reg_channel_write_boxSize_c_channel),
        .I1(boxSize_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(boxSize_c_channel_empty_n),
        .O(\mOutPtr[1]_i_3__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_3 ),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_3 ),
        .D(\mOutPtr[1]_i_2__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vMax_fu_276_p2_carry_i_10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_4
   (crossHairX_c_channel_full_n,
    and_ln1921_fu_586_p2,
    tpgForeground_U0_motionSpeed_read,
    ap_clk,
    ap_sync_reg_channel_write_crossHairX_c_channel,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    E,
    icmp_ln1921_reg_590,
    Q,
    \y_fu_104_reg[15] ,
    boxColorR_c_channel_empty_n,
    crossHairY_c_channel_empty_n,
    motionSpeed_c_empty_n,
    maskId_c_channel_empty_n,
    width_c_empty_n,
    boxSize_c_channel_empty_n,
    \y_fu_104_reg[15]_0 ,
    boxColorG_c_channel_empty_n,
    ap_rst_n_inv,
    D);
  output crossHairX_c_channel_full_n;
  output and_ln1921_fu_586_p2;
  output tpgForeground_U0_motionSpeed_read;
  input ap_clk;
  input ap_sync_reg_channel_write_crossHairX_c_channel;
  input \mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input icmp_ln1921_reg_590;
  input [15:0]Q;
  input \y_fu_104_reg[15] ;
  input boxColorR_c_channel_empty_n;
  input crossHairY_c_channel_empty_n;
  input motionSpeed_c_empty_n;
  input maskId_c_channel_empty_n;
  input width_c_empty_n;
  input boxSize_c_channel_empty_n;
  input [0:0]\y_fu_104_reg[15]_0 ;
  input boxColorG_c_channel_empty_n;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire and_ln1921_fu_586_p2;
  wire \and_ln1921_reg_989[0]_i_9_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_crossHairX_c_channel;
  wire boxColorG_c_channel_empty_n;
  wire boxColorR_c_channel_empty_n;
  wire boxSize_c_channel_empty_n;
  wire crossHairX_c_channel_empty_n;
  wire crossHairX_c_channel_full_n;
  wire crossHairY_c_channel_empty_n;
  wire icmp_ln1921_reg_590;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire internal_full_n_i_2__1_n_3;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_2__6_n_3 ;
  wire \mOutPtr[1]_i_3__6_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire maskId_c_channel_empty_n;
  wire motionSpeed_c_empty_n;
  wire tpgForeground_U0_motionSpeed_read;
  wire width_c_empty_n;
  wire \y_fu_104[15]_i_3_n_3 ;
  wire \y_fu_104_reg[15] ;
  wire [0:0]\y_fu_104_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_25 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .and_ln1921_fu_586_p2(and_ln1921_fu_586_p2),
        .\and_ln1921_reg_989_reg[0] (Q),
        .\and_ln1921_reg_989_reg[0]_0 (\and_ln1921_reg_989[0]_i_9_n_3 ),
        .ap_clk(ap_clk),
        .icmp_ln1921_reg_590(icmp_ln1921_reg_590));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \and_ln1921_reg_989[0]_i_9 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\and_ln1921_reg_989[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(E),
        .I4(crossHairX_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(crossHairX_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(crossHairX_c_channel_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_i_2__1_n_3),
        .I5(E),
        .O(internal_full_n_i_1__7_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2__1
       (.I0(crossHairX_c_channel_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(crossHairX_c_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h4440BBBF44404440)) 
    \mOutPtr[1]_i_1__7 
       (.I0(ap_sync_reg_channel_write_crossHairX_c_channel),
        .I1(crossHairX_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(crossHairX_c_channel_empty_n),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__6 
       (.I0(\mOutPtr[1]_i_3__6_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4440FFFFFFFF)) 
    \mOutPtr[1]_i_3__6 
       (.I0(ap_sync_reg_channel_write_crossHairX_c_channel),
        .I1(crossHairX_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(crossHairX_c_channel_empty_n),
        .O(\mOutPtr[1]_i_3__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_3 ),
        .D(\mOutPtr[1]_i_2__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h20000000)) 
    \y_fu_104[15]_i_1 
       (.I0(\y_fu_104[15]_i_3_n_3 ),
        .I1(\y_fu_104_reg[15] ),
        .I2(boxColorR_c_channel_empty_n),
        .I3(crossHairY_c_channel_empty_n),
        .I4(motionSpeed_c_empty_n),
        .O(tpgForeground_U0_motionSpeed_read));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_104[15]_i_3 
       (.I0(crossHairX_c_channel_empty_n),
        .I1(maskId_c_channel_empty_n),
        .I2(width_c_empty_n),
        .I3(boxSize_c_channel_empty_n),
        .I4(\y_fu_104_reg[15]_0 ),
        .I5(boxColorG_c_channel_empty_n),
        .O(\y_fu_104[15]_i_3_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_5
   (crossHairY_c_channel_full_n,
    crossHairY_c_channel_empty_n,
    \icmp_ln1921_reg_590_reg[0] ,
    ap_clk,
    E,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    Q,
    \icmp_ln1921_reg_590_reg[0]_0 ,
    icmp_ln1921_reg_590,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_1 ,
    D);
  output crossHairY_c_channel_full_n;
  output crossHairY_c_channel_empty_n;
  output \icmp_ln1921_reg_590_reg[0] ;
  input ap_clk;
  input [0:0]E;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [15:0]Q;
  input \icmp_ln1921_reg_590_reg[0]_0 ;
  input icmp_ln1921_reg_590;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire crossHairY_c_channel_empty_n;
  wire crossHairY_c_channel_full_n;
  wire icmp_ln1921_reg_590;
  wire \icmp_ln1921_reg_590[0]_i_7_n_3 ;
  wire \icmp_ln1921_reg_590_reg[0] ;
  wire \icmp_ln1921_reg_590_reg[0]_0 ;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2__2_n_3;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_24 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln1921_reg_590(icmp_ln1921_reg_590),
        .\icmp_ln1921_reg_590_reg[0] (\icmp_ln1921_reg_590_reg[0] ),
        .\icmp_ln1921_reg_590_reg[0]_0 ({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\icmp_ln1921_reg_590_reg[0]_1 (\icmp_ln1921_reg_590[0]_i_7_n_3 ),
        .\icmp_ln1921_reg_590_reg[0]_2 (\icmp_ln1921_reg_590_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1921_reg_590[0]_i_7 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\icmp_ln1921_reg_590[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(E),
        .I4(crossHairY_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(crossHairY_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(crossHairY_c_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(E),
        .I4(internal_full_n_i_2__2_n_3),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2__2
       (.I0(crossHairY_c_channel_empty_n),
        .I1(internal_empty_n_reg_0),
        .O(internal_full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(crossHairY_c_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_1 ),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_1 ),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_6
   (height_c_empty_n,
    height_c_full_n,
    D,
    Q,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[1]_0 ,
    S,
    \SRL_SIG_reg[1][14] ,
    ap_clk,
    internal_full_n_reg_0,
    tpgForeground_U0_motionSpeed_read,
    shiftReg_ce,
    ap_rst_n,
    \vMax_reg_531_reg[15] ,
    \vMax_reg_531_reg[15]_0 ,
    \vMax_reg_531_reg[15]_1 ,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][15] );
  output height_c_empty_n;
  output height_c_full_n;
  output [15:0]D;
  output [0:0]Q;
  output [0:0]\SRL_SIG_reg[1][15] ;
  output \mOutPtr_reg[1]_0 ;
  output [7:0]S;
  output [6:0]\SRL_SIG_reg[1][14] ;
  input ap_clk;
  input internal_full_n_reg_0;
  input tpgForeground_U0_motionSpeed_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [14:0]\vMax_reg_531_reg[15] ;
  input \vMax_reg_531_reg[15]_0 ;
  input [14:0]\vMax_reg_531_reg[15]_1 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]S;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [6:0]\SRL_SIG_reg[1][14] ;
  wire [0:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire height_c_empty_n;
  wire height_c_full_n;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_full_n_i_2__9_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_2__7_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire tpgForeground_U0_motionSpeed_read;
  wire [14:0]\vMax_reg_531_reg[15] ;
  wire \vMax_reg_531_reg[15]_0 ;
  wire [14:0]\vMax_reg_531_reg[15]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_23 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .S(S),
        .\SRL_SIG_reg[0][15]_0 (Q),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\vMax_reg_531_reg[15] (\mOutPtr_reg[1]_0 ),
        .\vMax_reg_531_reg[15]_0 (\vMax_reg_531_reg[15] ),
        .\vMax_reg_531_reg[15]_1 (\vMax_reg_531_reg[15]_0 ),
        .\vMax_reg_531_reg[15]_2 (\vMax_reg_531_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(tpgForeground_U0_motionSpeed_read),
        .I3(shiftReg_ce),
        .I4(height_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(height_c_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_2__9
       (.I0(height_c_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(tpgForeground_U0_motionSpeed_read),
        .O(internal_full_n_i_2__9_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_2__9_n_3),
        .Q(height_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__7 
       (.I0(shiftReg_ce),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__7_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vMax_fu_276_p2_carry_i_9
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg
   (\SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    Q,
    \hMax_reg_526_reg[15] ,
    \hMax_reg_526_reg[15]_0 ,
    \hMax_reg_526_reg[15]_1 ,
    \hMax_reg_526_reg[15]_2 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][15]_2 ,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]\SRL_SIG_reg[0][15]_1 ;
  output [0:0]\SRL_SIG_reg[1][15]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [6:0]\SRL_SIG_reg[1][14]_0 ;
  input [1:0]Q;
  input \hMax_reg_526_reg[15] ;
  input [14:0]\hMax_reg_526_reg[15]_0 ;
  input \hMax_reg_526_reg[15]_1 ;
  input [14:0]\hMax_reg_526_reg[15]_2 ;
  input shiftReg_ce;
  input [15:0]\SRL_SIG_reg[0][15]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0][15]_2 ;
  wire [14:0]\SRL_SIG_reg[0]_18 ;
  wire [6:0]\SRL_SIG_reg[1][14]_0 ;
  wire [0:0]\SRL_SIG_reg[1][15]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [14:0]\SRL_SIG_reg[1]_19 ;
  wire ap_clk;
  wire \hMax_reg_526_reg[15] ;
  wire [14:0]\hMax_reg_526_reg[15]_0 ;
  wire \hMax_reg_526_reg[15]_1 ;
  wire [14:0]\hMax_reg_526_reg[15]_2 ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [0]),
        .Q(\SRL_SIG_reg[0]_18 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [10]),
        .Q(\SRL_SIG_reg[0]_18 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [11]),
        .Q(\SRL_SIG_reg[0]_18 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [12]),
        .Q(\SRL_SIG_reg[0]_18 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [13]),
        .Q(\SRL_SIG_reg[0]_18 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [14]),
        .Q(\SRL_SIG_reg[0]_18 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [15]),
        .Q(\SRL_SIG_reg[0][15]_1 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [1]),
        .Q(\SRL_SIG_reg[0]_18 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [2]),
        .Q(\SRL_SIG_reg[0]_18 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [3]),
        .Q(\SRL_SIG_reg[0]_18 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [4]),
        .Q(\SRL_SIG_reg[0]_18 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [5]),
        .Q(\SRL_SIG_reg[0]_18 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [6]),
        .Q(\SRL_SIG_reg[0]_18 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [7]),
        .Q(\SRL_SIG_reg[0]_18 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [8]),
        .Q(\SRL_SIG_reg[0]_18 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_2 [9]),
        .Q(\SRL_SIG_reg[0]_18 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [0]),
        .Q(\SRL_SIG_reg[1]_19 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [10]),
        .Q(\SRL_SIG_reg[1]_19 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [11]),
        .Q(\SRL_SIG_reg[1]_19 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [12]),
        .Q(\SRL_SIG_reg[1]_19 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [13]),
        .Q(\SRL_SIG_reg[1]_19 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [14]),
        .Q(\SRL_SIG_reg[1]_19 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 ),
        .Q(\SRL_SIG_reg[1][15]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [1]),
        .Q(\SRL_SIG_reg[1]_19 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [2]),
        .Q(\SRL_SIG_reg[1]_19 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [3]),
        .Q(\SRL_SIG_reg[1]_19 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [4]),
        .Q(\SRL_SIG_reg[1]_19 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [5]),
        .Q(\SRL_SIG_reg[1]_19 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [6]),
        .Q(\SRL_SIG_reg[1]_19 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [7]),
        .Q(\SRL_SIG_reg[1]_19 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [8]),
        .Q(\SRL_SIG_reg[1]_19 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [9]),
        .Q(\SRL_SIG_reg[1]_19 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_19 [14]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [14]),
        .I3(\hMax_reg_526_reg[15]_0 [14]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [14]),
        .O(\SRL_SIG_reg[1][14]_0 [6]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg[1]_19 [13]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [13]),
        .I3(\hMax_reg_526_reg[15]_0 [13]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [13]),
        .O(\SRL_SIG_reg[1][14]_0 [5]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg[1]_19 [12]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [12]),
        .I3(\hMax_reg_526_reg[15]_0 [12]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [12]),
        .O(\SRL_SIG_reg[1][14]_0 [4]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[1]_19 [11]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [11]),
        .I3(\hMax_reg_526_reg[15]_0 [11]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [11]),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[1]_19 [10]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [10]),
        .I3(\hMax_reg_526_reg[15]_0 [10]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [10]),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_19 [9]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [9]),
        .I3(\hMax_reg_526_reg[15]_0 [9]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [9]),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_19 [8]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [8]),
        .I3(\hMax_reg_526_reg[15]_0 [8]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [8]),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_1
       (.I0(\SRL_SIG_reg[1]_19 [7]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [7]),
        .I3(\hMax_reg_526_reg[15]_0 [7]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_2
       (.I0(\SRL_SIG_reg[1]_19 [6]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [6]),
        .I3(\hMax_reg_526_reg[15]_0 [6]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_3
       (.I0(\SRL_SIG_reg[1]_19 [5]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [5]),
        .I3(\hMax_reg_526_reg[15]_0 [5]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_4
       (.I0(\SRL_SIG_reg[1]_19 [4]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [4]),
        .I3(\hMax_reg_526_reg[15]_0 [4]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_19 [3]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [3]),
        .I3(\hMax_reg_526_reg[15]_0 [3]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_19 [2]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [2]),
        .I3(\hMax_reg_526_reg[15]_0 [2]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_19 [1]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [1]),
        .I3(\hMax_reg_526_reg[15]_0 [1]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_19 [0]),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_18 [0]),
        .I3(\hMax_reg_526_reg[15]_0 [0]),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 [0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[15]_i_1 
       (.I0(\SRL_SIG_reg[0][15]_1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1][15]_0 ),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_496[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_18 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_19 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_23
   (D,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    S,
    \SRL_SIG_reg[1][14]_0 ,
    Q,
    \vMax_reg_531_reg[15] ,
    \vMax_reg_531_reg[15]_0 ,
    \vMax_reg_531_reg[15]_1 ,
    \vMax_reg_531_reg[15]_2 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk);
  output [15:0]D;
  output [0:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]\SRL_SIG_reg[1][15]_0 ;
  output [7:0]S;
  output [6:0]\SRL_SIG_reg[1][14]_0 ;
  input [1:0]Q;
  input \vMax_reg_531_reg[15] ;
  input [14:0]\vMax_reg_531_reg[15]_0 ;
  input \vMax_reg_531_reg[15]_1 ;
  input [14:0]\vMax_reg_531_reg[15]_2 ;
  input shiftReg_ce;
  input [15:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]Q;
  wire [7:0]S;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_1 ;
  wire [14:0]\SRL_SIG_reg[0]_16 ;
  wire [6:0]\SRL_SIG_reg[1][14]_0 ;
  wire [0:0]\SRL_SIG_reg[1][15]_0 ;
  wire [14:0]\SRL_SIG_reg[1]_17 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \vMax_reg_531_reg[15] ;
  wire [14:0]\vMax_reg_531_reg[15]_0 ;
  wire \vMax_reg_531_reg[15]_1 ;
  wire [14:0]\vMax_reg_531_reg[15]_2 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_16 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0]_16 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [11]),
        .Q(\SRL_SIG_reg[0]_16 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [12]),
        .Q(\SRL_SIG_reg[0]_16 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [13]),
        .Q(\SRL_SIG_reg[0]_16 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [14]),
        .Q(\SRL_SIG_reg[0]_16 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [15]),
        .Q(\SRL_SIG_reg[0][15]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0]_16 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0]_16 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0]_16 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0]_16 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0]_16 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0]_16 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0]_16 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0]_16 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0]_16 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [0]),
        .Q(\SRL_SIG_reg[1]_17 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [10]),
        .Q(\SRL_SIG_reg[1]_17 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [11]),
        .Q(\SRL_SIG_reg[1]_17 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [12]),
        .Q(\SRL_SIG_reg[1]_17 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [13]),
        .Q(\SRL_SIG_reg[1]_17 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [14]),
        .Q(\SRL_SIG_reg[1]_17 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 ),
        .Q(\SRL_SIG_reg[1][15]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [1]),
        .Q(\SRL_SIG_reg[1]_17 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [2]),
        .Q(\SRL_SIG_reg[1]_17 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [3]),
        .Q(\SRL_SIG_reg[1]_17 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [4]),
        .Q(\SRL_SIG_reg[1]_17 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [5]),
        .Q(\SRL_SIG_reg[1]_17 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [6]),
        .Q(\SRL_SIG_reg[1]_17 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [7]),
        .Q(\SRL_SIG_reg[1]_17 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [8]),
        .Q(\SRL_SIG_reg[1]_17 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [9]),
        .Q(\SRL_SIG_reg[1]_17 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[15]_i_1 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1][15]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_501[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_16 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_17 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_17 [14]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [14]),
        .I3(\vMax_reg_531_reg[15]_0 [14]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [14]),
        .O(\SRL_SIG_reg[1][14]_0 [6]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg[1]_17 [13]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [13]),
        .I3(\vMax_reg_531_reg[15]_0 [13]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [13]),
        .O(\SRL_SIG_reg[1][14]_0 [5]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg[1]_17 [12]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [12]),
        .I3(\vMax_reg_531_reg[15]_0 [12]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [12]),
        .O(\SRL_SIG_reg[1][14]_0 [4]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[1]_17 [11]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [11]),
        .I3(\vMax_reg_531_reg[15]_0 [11]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [11]),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[1]_17 [10]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [10]),
        .I3(\vMax_reg_531_reg[15]_0 [10]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [10]),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_17 [9]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [9]),
        .I3(\vMax_reg_531_reg[15]_0 [9]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [9]),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_17 [8]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [8]),
        .I3(\vMax_reg_531_reg[15]_0 [8]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [8]),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_1
       (.I0(\SRL_SIG_reg[1]_17 [7]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [7]),
        .I3(\vMax_reg_531_reg[15]_0 [7]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [7]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_2
       (.I0(\SRL_SIG_reg[1]_17 [6]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [6]),
        .I3(\vMax_reg_531_reg[15]_0 [6]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [6]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_3
       (.I0(\SRL_SIG_reg[1]_17 [5]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [5]),
        .I3(\vMax_reg_531_reg[15]_0 [5]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [5]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_4
       (.I0(\SRL_SIG_reg[1]_17 [4]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [4]),
        .I3(\vMax_reg_531_reg[15]_0 [4]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [4]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_17 [3]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [3]),
        .I3(\vMax_reg_531_reg[15]_0 [3]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [3]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_17 [2]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [2]),
        .I3(\vMax_reg_531_reg[15]_0 [2]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [2]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_17 [1]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [1]),
        .I3(\vMax_reg_531_reg[15]_0 [1]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_17 [0]),
        .I1(\vMax_reg_531_reg[15] ),
        .I2(\SRL_SIG_reg[0]_16 [0]),
        .I3(\vMax_reg_531_reg[15]_0 [0]),
        .I4(\vMax_reg_531_reg[15]_1 ),
        .I5(\vMax_reg_531_reg[15]_2 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_24
   (\icmp_ln1921_reg_590_reg[0] ,
    Q,
    \icmp_ln1921_reg_590_reg[0]_0 ,
    \icmp_ln1921_reg_590_reg[0]_1 ,
    \icmp_ln1921_reg_590_reg[0]_2 ,
    icmp_ln1921_reg_590,
    E,
    D,
    ap_clk);
  output \icmp_ln1921_reg_590_reg[0] ;
  input [15:0]Q;
  input [1:0]\icmp_ln1921_reg_590_reg[0]_0 ;
  input \icmp_ln1921_reg_590_reg[0]_1 ;
  input \icmp_ln1921_reg_590_reg[0]_2 ;
  input icmp_ln1921_reg_590;
  input [0:0]E;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_6 ;
  wire [15:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire icmp_ln1921_reg_590;
  wire \icmp_ln1921_reg_590[0]_i_10_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_11_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_12_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_13_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_14_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_15_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_16_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_17_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_18_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_2_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_3_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_4_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_5_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_6_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_8_n_3 ;
  wire \icmp_ln1921_reg_590[0]_i_9_n_3 ;
  wire \icmp_ln1921_reg_590_reg[0] ;
  wire [1:0]\icmp_ln1921_reg_590_reg[0]_0 ;
  wire \icmp_ln1921_reg_590_reg[0]_1 ;
  wire \icmp_ln1921_reg_590_reg[0]_2 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_6 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_6 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_6 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_6 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_6 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_6 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [10]),
        .Q(\SRL_SIG_reg[1]_7 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [11]),
        .Q(\SRL_SIG_reg[1]_7 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [12]),
        .Q(\SRL_SIG_reg[1]_7 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [13]),
        .Q(\SRL_SIG_reg[1]_7 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [14]),
        .Q(\SRL_SIG_reg[1]_7 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [15]),
        .Q(\SRL_SIG_reg[1]_7 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \icmp_ln1921_reg_590[0]_i_1 
       (.I0(\icmp_ln1921_reg_590[0]_i_2_n_3 ),
        .I1(\icmp_ln1921_reg_590[0]_i_3_n_3 ),
        .I2(\icmp_ln1921_reg_590[0]_i_4_n_3 ),
        .I3(\icmp_ln1921_reg_590[0]_i_5_n_3 ),
        .I4(\icmp_ln1921_reg_590_reg[0]_2 ),
        .I5(icmp_ln1921_reg_590),
        .O(\icmp_ln1921_reg_590_reg[0] ));
  LUT6 #(
    .INIT(64'hBABBBFBBEFEEEAEE)) 
    \icmp_ln1921_reg_590[0]_i_10 
       (.I0(\icmp_ln1921_reg_590[0]_i_15_n_3 ),
        .I1(\SRL_SIG_reg[0]_6 [0]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I3(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_7 [0]),
        .I5(Q[0]),
        .O(\icmp_ln1921_reg_590[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \icmp_ln1921_reg_590[0]_i_11 
       (.I0(\SRL_SIG_reg[0]_6 [14]),
        .I1(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_7 [14]),
        .I4(Q[14]),
        .I5(\icmp_ln1921_reg_590[0]_i_16_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \icmp_ln1921_reg_590[0]_i_12 
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[1]_7 [10]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[0]_6 [10]),
        .O(\icmp_ln1921_reg_590[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \icmp_ln1921_reg_590[0]_i_13 
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .I4(Q[7]),
        .I5(\icmp_ln1921_reg_590[0]_i_17_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \icmp_ln1921_reg_590[0]_i_14 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[1]_7 [4]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[0]_6 [4]),
        .O(\icmp_ln1921_reg_590[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \icmp_ln1921_reg_590[0]_i_15 
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .I4(Q[1]),
        .I5(\icmp_ln1921_reg_590[0]_i_18_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \icmp_ln1921_reg_590[0]_i_16 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1]_7 [13]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[0]_6 [13]),
        .O(\icmp_ln1921_reg_590[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \icmp_ln1921_reg_590[0]_i_17 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[1]_7 [8]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[0]_6 [8]),
        .O(\icmp_ln1921_reg_590[0]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \icmp_ln1921_reg_590[0]_i_18 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[1]_7 [2]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[0]_6 [2]),
        .O(\icmp_ln1921_reg_590[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    \icmp_ln1921_reg_590[0]_i_2 
       (.I0(\icmp_ln1921_reg_590[0]_i_6_n_3 ),
        .I1(Q[9]),
        .I2(\SRL_SIG_reg[1]_7 [9]),
        .I3(\icmp_ln1921_reg_590_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_6 [9]),
        .I5(\icmp_ln1921_reg_590[0]_i_8_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    \icmp_ln1921_reg_590[0]_i_3 
       (.I0(\icmp_ln1921_reg_590[0]_i_9_n_3 ),
        .I1(Q[3]),
        .I2(\SRL_SIG_reg[1]_7 [3]),
        .I3(\icmp_ln1921_reg_590_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_6 [3]),
        .I5(\icmp_ln1921_reg_590[0]_i_10_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \icmp_ln1921_reg_590[0]_i_4 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1]_7 [15]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[0]_6 [15]),
        .O(\icmp_ln1921_reg_590[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \icmp_ln1921_reg_590[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_6 [12]),
        .I1(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_7 [12]),
        .I4(Q[12]),
        .I5(\icmp_ln1921_reg_590[0]_i_11_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \icmp_ln1921_reg_590[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_6 [11]),
        .I1(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_7 [11]),
        .I4(Q[11]),
        .I5(\icmp_ln1921_reg_590[0]_i_12_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \icmp_ln1921_reg_590[0]_i_8 
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .I4(Q[6]),
        .I5(\icmp_ln1921_reg_590[0]_i_13_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \icmp_ln1921_reg_590[0]_i_9 
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(\icmp_ln1921_reg_590_reg[0]_0 [1]),
        .I2(\icmp_ln1921_reg_590_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .I4(Q[5]),
        .I5(\icmp_ln1921_reg_590[0]_i_14_n_3 ),
        .O(\icmp_ln1921_reg_590[0]_i_9_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_25
   (and_ln1921_fu_586_p2,
    icmp_ln1921_reg_590,
    Q,
    \and_ln1921_reg_989_reg[0] ,
    \and_ln1921_reg_989_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output and_ln1921_fu_586_p2;
  input icmp_ln1921_reg_590;
  input [1:0]Q;
  input [15:0]\and_ln1921_reg_989_reg[0] ;
  input \and_ln1921_reg_989_reg[0]_0 ;
  input [0:0]E;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_4 ;
  wire [15:0]\SRL_SIG_reg[1]_5 ;
  wire and_ln1921_fu_586_p2;
  wire \and_ln1921_reg_989[0]_i_10_n_3 ;
  wire \and_ln1921_reg_989[0]_i_11_n_3 ;
  wire \and_ln1921_reg_989[0]_i_12_n_3 ;
  wire \and_ln1921_reg_989[0]_i_13_n_3 ;
  wire \and_ln1921_reg_989[0]_i_14_n_3 ;
  wire \and_ln1921_reg_989[0]_i_15_n_3 ;
  wire \and_ln1921_reg_989[0]_i_16_n_3 ;
  wire \and_ln1921_reg_989[0]_i_17_n_3 ;
  wire \and_ln1921_reg_989[0]_i_18_n_3 ;
  wire \and_ln1921_reg_989[0]_i_2_n_3 ;
  wire \and_ln1921_reg_989[0]_i_3_n_3 ;
  wire \and_ln1921_reg_989[0]_i_4_n_3 ;
  wire \and_ln1921_reg_989[0]_i_5_n_3 ;
  wire \and_ln1921_reg_989[0]_i_6_n_3 ;
  wire \and_ln1921_reg_989[0]_i_7_n_3 ;
  wire \and_ln1921_reg_989[0]_i_8_n_3 ;
  wire [15:0]\and_ln1921_reg_989_reg[0] ;
  wire \and_ln1921_reg_989_reg[0]_0 ;
  wire ap_clk;
  wire icmp_ln1921_reg_590;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \and_ln1921_reg_989[0]_i_1 
       (.I0(icmp_ln1921_reg_590),
        .I1(\and_ln1921_reg_989[0]_i_2_n_3 ),
        .I2(\and_ln1921_reg_989[0]_i_3_n_3 ),
        .I3(\and_ln1921_reg_989[0]_i_4_n_3 ),
        .I4(\and_ln1921_reg_989[0]_i_5_n_3 ),
        .I5(\and_ln1921_reg_989[0]_i_6_n_3 ),
        .O(and_ln1921_fu_586_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_10 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .I4(\and_ln1921_reg_989_reg[0] [0]),
        .I5(\and_ln1921_reg_989[0]_i_15_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_11 
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .I4(\and_ln1921_reg_989_reg[0] [10]),
        .I5(\and_ln1921_reg_989[0]_i_16_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_12 
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .I4(\and_ln1921_reg_989_reg[0] [8]),
        .I5(\and_ln1921_reg_989[0]_i_17_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln1921_reg_989[0]_i_13 
       (.I0(\and_ln1921_reg_989_reg[0] [13]),
        .I1(\SRL_SIG_reg[1]_5 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_4 [13]),
        .O(\and_ln1921_reg_989[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln1921_reg_989[0]_i_14 
       (.I0(\and_ln1921_reg_989_reg[0] [4]),
        .I1(\SRL_SIG_reg[1]_5 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_4 [4]),
        .O(\and_ln1921_reg_989[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_15 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .I4(\and_ln1921_reg_989_reg[0] [2]),
        .I5(\and_ln1921_reg_989[0]_i_18_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln1921_reg_989[0]_i_16 
       (.I0(\and_ln1921_reg_989_reg[0] [11]),
        .I1(\SRL_SIG_reg[1]_5 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_4 [11]),
        .O(\and_ln1921_reg_989[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln1921_reg_989[0]_i_17 
       (.I0(\and_ln1921_reg_989_reg[0] [7]),
        .I1(\SRL_SIG_reg[1]_5 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_4 [7]),
        .O(\and_ln1921_reg_989[0]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln1921_reg_989[0]_i_18 
       (.I0(\and_ln1921_reg_989_reg[0] [1]),
        .I1(\SRL_SIG_reg[1]_5 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_4 [1]),
        .O(\and_ln1921_reg_989[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_2 
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .I4(\and_ln1921_reg_989_reg[0] [12]),
        .I5(\and_ln1921_reg_989[0]_i_7_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    \and_ln1921_reg_989[0]_i_3 
       (.I0(\and_ln1921_reg_989[0]_i_8_n_3 ),
        .I1(\and_ln1921_reg_989_reg[0] [3]),
        .I2(\SRL_SIG_reg[1]_5 [3]),
        .I3(\and_ln1921_reg_989_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0]_4 [3]),
        .I5(\and_ln1921_reg_989[0]_i_10_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .I4(\and_ln1921_reg_989_reg[0] [9]),
        .I5(\and_ln1921_reg_989[0]_i_11_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .I4(\and_ln1921_reg_989_reg[0] [6]),
        .I5(\and_ln1921_reg_989[0]_i_12_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \and_ln1921_reg_989[0]_i_6 
       (.I0(\and_ln1921_reg_989_reg[0] [15]),
        .I1(\SRL_SIG_reg[1]_5 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_4 [15]),
        .O(\and_ln1921_reg_989[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_7 
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .I4(\and_ln1921_reg_989_reg[0] [14]),
        .I5(\and_ln1921_reg_989[0]_i_13_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4575BA8A)) 
    \and_ln1921_reg_989[0]_i_8 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .I4(\and_ln1921_reg_989_reg[0] [5]),
        .I5(\and_ln1921_reg_989[0]_i_14_n_3 ),
        .O(\and_ln1921_reg_989[0]_i_8_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_27
   (S,
    \boxTop_fu_134_reg[15] ,
    \boxTop_fu_134_reg[7] ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \boxLeft_fu_138_reg[7] ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][15]_1 ,
    Q,
    boxBottom_fu_653_p2_carry__0,
    boxBottom_fu_653_p2_carry__0_0,
    \hMax_reg_526_reg[15] ,
    \vMax_reg_531_reg[15] ,
    \vMax_reg_531_reg[15]_0 ,
    \vMax_reg_531_reg[15]_1 ,
    \hMax_reg_526_reg[15]_0 ,
    \hMax_reg_526_reg[15]_1 ,
    \hMax_reg_526_reg[15]_2 ,
    E,
    D,
    ap_clk);
  output [7:0]S;
  output [7:0]\boxTop_fu_134_reg[15] ;
  output [7:0]\boxTop_fu_134_reg[7] ;
  output [14:0]\SRL_SIG_reg[1][14]_0 ;
  output [14:0]\SRL_SIG_reg[0][14]_0 ;
  output [7:0]\boxLeft_fu_138_reg[7] ;
  output [0:0]\SRL_SIG_reg[1][15]_0 ;
  output [0:0]\SRL_SIG_reg[1][15]_1 ;
  input [15:0]Q;
  input [1:0]boxBottom_fu_653_p2_carry__0;
  input [15:0]boxBottom_fu_653_p2_carry__0_0;
  input \hMax_reg_526_reg[15] ;
  input [0:0]\vMax_reg_531_reg[15] ;
  input \vMax_reg_531_reg[15]_0 ;
  input [0:0]\vMax_reg_531_reg[15]_1 ;
  input [0:0]\hMax_reg_526_reg[15]_0 ;
  input \hMax_reg_526_reg[15]_1 ;
  input [0:0]\hMax_reg_526_reg[15]_2 ;
  input [0:0]E;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [7:0]S;
  wire [14:0]\SRL_SIG_reg[0][14]_0 ;
  wire [15:15]\SRL_SIG_reg[0]_8 ;
  wire [14:0]\SRL_SIG_reg[1][14]_0 ;
  wire [0:0]\SRL_SIG_reg[1][15]_0 ;
  wire [0:0]\SRL_SIG_reg[1][15]_1 ;
  wire [15:15]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [1:0]boxBottom_fu_653_p2_carry__0;
  wire [15:0]boxBottom_fu_653_p2_carry__0_0;
  wire [7:0]\boxLeft_fu_138_reg[7] ;
  wire [7:0]\boxTop_fu_134_reg[15] ;
  wire [7:0]\boxTop_fu_134_reg[7] ;
  wire \hMax_reg_526_reg[15] ;
  wire [0:0]\hMax_reg_526_reg[15]_0 ;
  wire \hMax_reg_526_reg[15]_1 ;
  wire [0:0]\hMax_reg_526_reg[15]_2 ;
  wire [0:0]\vMax_reg_531_reg[15] ;
  wire \vMax_reg_531_reg[15]_0 ;
  wire [0:0]\vMax_reg_531_reg[15]_1 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][14]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][14]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0][14]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0][14]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0][14]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0][14]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_8 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][14]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][14]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][14]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][14]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][14]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][14]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][14]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][14]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][14]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [0]),
        .Q(\SRL_SIG_reg[1][14]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [10]),
        .Q(\SRL_SIG_reg[1][14]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [11]),
        .Q(\SRL_SIG_reg[1][14]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [12]),
        .Q(\SRL_SIG_reg[1][14]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [13]),
        .Q(\SRL_SIG_reg[1][14]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [14]),
        .Q(\SRL_SIG_reg[1][14]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 ),
        .Q(\SRL_SIG_reg[1]_9 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [1]),
        .Q(\SRL_SIG_reg[1][14]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [2]),
        .Q(\SRL_SIG_reg[1][14]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [3]),
        .Q(\SRL_SIG_reg[1][14]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [4]),
        .Q(\SRL_SIG_reg[1][14]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [5]),
        .Q(\SRL_SIG_reg[1][14]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [6]),
        .Q(\SRL_SIG_reg[1][14]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [7]),
        .Q(\SRL_SIG_reg[1][14]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [8]),
        .Q(\SRL_SIG_reg[1][14]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][14]_0 [9]),
        .Q(\SRL_SIG_reg[1][14]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_1
       (.I0(boxBottom_fu_653_p2_carry__0_0[15]),
        .I1(\SRL_SIG_reg[1]_9 ),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0]_8 ),
        .O(\boxTop_fu_134_reg[15] [7]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_2
       (.I0(boxBottom_fu_653_p2_carry__0_0[14]),
        .I1(\SRL_SIG_reg[1][14]_0 [14]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [14]),
        .O(\boxTop_fu_134_reg[15] [6]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_3
       (.I0(boxBottom_fu_653_p2_carry__0_0[13]),
        .I1(\SRL_SIG_reg[1][14]_0 [13]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [13]),
        .O(\boxTop_fu_134_reg[15] [5]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_4
       (.I0(boxBottom_fu_653_p2_carry__0_0[12]),
        .I1(\SRL_SIG_reg[1][14]_0 [12]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [12]),
        .O(\boxTop_fu_134_reg[15] [4]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_5
       (.I0(boxBottom_fu_653_p2_carry__0_0[11]),
        .I1(\SRL_SIG_reg[1][14]_0 [11]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [11]),
        .O(\boxTop_fu_134_reg[15] [3]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_6
       (.I0(boxBottom_fu_653_p2_carry__0_0[10]),
        .I1(\SRL_SIG_reg[1][14]_0 [10]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [10]),
        .O(\boxTop_fu_134_reg[15] [2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_7
       (.I0(boxBottom_fu_653_p2_carry__0_0[9]),
        .I1(\SRL_SIG_reg[1][14]_0 [9]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [9]),
        .O(\boxTop_fu_134_reg[15] [1]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry__0_i_8
       (.I0(boxBottom_fu_653_p2_carry__0_0[8]),
        .I1(\SRL_SIG_reg[1][14]_0 [8]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [8]),
        .O(\boxTop_fu_134_reg[15] [0]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_1
       (.I0(boxBottom_fu_653_p2_carry__0_0[7]),
        .I1(\SRL_SIG_reg[1][14]_0 [7]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [7]),
        .O(\boxTop_fu_134_reg[7] [7]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_2
       (.I0(boxBottom_fu_653_p2_carry__0_0[6]),
        .I1(\SRL_SIG_reg[1][14]_0 [6]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [6]),
        .O(\boxTop_fu_134_reg[7] [6]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_3
       (.I0(boxBottom_fu_653_p2_carry__0_0[5]),
        .I1(\SRL_SIG_reg[1][14]_0 [5]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [5]),
        .O(\boxTop_fu_134_reg[7] [5]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_4
       (.I0(boxBottom_fu_653_p2_carry__0_0[4]),
        .I1(\SRL_SIG_reg[1][14]_0 [4]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [4]),
        .O(\boxTop_fu_134_reg[7] [4]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_5
       (.I0(boxBottom_fu_653_p2_carry__0_0[3]),
        .I1(\SRL_SIG_reg[1][14]_0 [3]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [3]),
        .O(\boxTop_fu_134_reg[7] [3]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_6
       (.I0(boxBottom_fu_653_p2_carry__0_0[2]),
        .I1(\SRL_SIG_reg[1][14]_0 [2]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [2]),
        .O(\boxTop_fu_134_reg[7] [2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_7
       (.I0(boxBottom_fu_653_p2_carry__0_0[1]),
        .I1(\SRL_SIG_reg[1][14]_0 [1]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [1]),
        .O(\boxTop_fu_134_reg[7] [1]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxBottom_fu_653_p2_carry_i_8
       (.I0(boxBottom_fu_653_p2_carry__0_0[0]),
        .I1(\SRL_SIG_reg[1][14]_0 [0]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [0]),
        .O(\boxTop_fu_134_reg[7] [0]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1]_9 ),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0]_8 ),
        .O(S[7]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_2
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[1][14]_0 [14]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [14]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1][14]_0 [13]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [13]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_4
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[1][14]_0 [12]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [12]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_5
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1][14]_0 [11]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [11]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_6
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[1][14]_0 [10]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [10]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_7
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1][14]_0 [9]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [9]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[1][14]_0 [8]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [8]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_1
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1][14]_0 [7]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [7]),
        .O(\boxLeft_fu_138_reg[7] [7]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_2
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[1][14]_0 [6]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [6]),
        .O(\boxLeft_fu_138_reg[7] [6]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_3
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1][14]_0 [5]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [5]),
        .O(\boxLeft_fu_138_reg[7] [5]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_4
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[1][14]_0 [4]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [4]),
        .O(\boxLeft_fu_138_reg[7] [4]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_5
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][14]_0 [3]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [3]),
        .O(\boxLeft_fu_138_reg[7] [3]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_6
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[1][14]_0 [2]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [2]),
        .O(\boxLeft_fu_138_reg[7] [2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_7
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][14]_0 [1]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [1]),
        .O(\boxLeft_fu_138_reg[7] [1]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    boxRight_fu_648_p2_carry_i_8
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[1][14]_0 [0]),
        .I2(boxBottom_fu_653_p2_carry__0[0]),
        .I3(boxBottom_fu_653_p2_carry__0[1]),
        .I4(\SRL_SIG_reg[0][14]_0 [0]),
        .O(\boxLeft_fu_138_reg[7] [0]));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    hMax_fu_270_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_9 ),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_8 ),
        .I3(\hMax_reg_526_reg[15]_0 ),
        .I4(\hMax_reg_526_reg[15]_1 ),
        .I5(\hMax_reg_526_reg[15]_2 ),
        .O(\SRL_SIG_reg[1][15]_1 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    vMax_fu_276_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_9 ),
        .I1(\hMax_reg_526_reg[15] ),
        .I2(\SRL_SIG_reg[0]_8 ),
        .I3(\vMax_reg_531_reg[15] ),
        .I4(\vMax_reg_531_reg[15]_0 ),
        .I5(\vMax_reg_531_reg[15]_1 ),
        .O(\SRL_SIG_reg[1][15]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_28
   (D,
    Q,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_10 ;
  wire [7:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_69_reg_551[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_29
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_12 ;
  wire [7:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_reg_474[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg_30
   (D,
    Q,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_14 ;
  wire [7:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \empty_70_reg_561[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [7]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S
   (internal_full_n_reg_0,
    bckgndYUV_empty_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    E,
    internal_full_n_reg_3,
    out,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg,
    \g_2_fu_524[4]_i_10 ,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_4,
    Q,
    \mOutPtr_reg[3]_0 ,
    \g_2_fu_524[0]_i_3 ,
    in,
    ap_rst_n_inv,
    \mOutPtr_reg[4]_0 );
  output internal_full_n_reg_0;
  output bckgndYUV_empty_n;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output [0:0]E;
  output internal_full_n_reg_3;
  output [23:0]out;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg;
  input [1:0]\g_2_fu_524[4]_i_10 ;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_4;
  input [0:0]Q;
  input \mOutPtr_reg[3]_0 ;
  input \g_2_fu_524[0]_i_3 ;
  input [23:0]in;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[4]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bckgndYUV_empty_n;
  wire \g_2_fu_524[0]_i_3 ;
  wire [1:0]\g_2_fu_524[4]_i_10 ;
  wire [23:0]in;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__7_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire [23:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_31 U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \and_ln1759_reg_801[0]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \g_2_fu_524[2]_i_5 
       (.I0(internal_full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\g_2_fu_524[4]_i_10 [0]),
        .I3(\g_2_fu_524[4]_i_10 [1]),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \g_2_fu_524[2]_i_6 
       (.I0(internal_full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\g_2_fu_524[4]_i_10 [0]),
        .I3(\g_2_fu_524[4]_i_10 [1]),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \g_2_fu_524[3]_i_13 
       (.I0(internal_full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\g_2_fu_524[0]_i_3 ),
        .O(internal_full_n_reg_3));
  LUT6 #(
    .INIT(64'hAAAAA20000000000)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n_i_2_n_3),
        .I1(Q),
        .I2(internal_full_n_reg_4),
        .I3(shiftReg_ce),
        .I4(bckgndYUV_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[3]),
        .O(internal_empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(bckgndYUV_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDFFD5DDD5DD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(internal_full_n_i_2__7_n_3),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_4),
        .I5(Q),
        .O(internal_full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[0]),
        .O(internal_full_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(\mOutPtr[4]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[3]_i_1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_10
   (ovrlayYUV_full_n,
    ovrlayYUV_empty_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[4]_0 ,
    m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state[0]_i_2 ,
    Q,
    in,
    ap_rst_n_inv,
    E);
  output ovrlayYUV_full_n;
  output ovrlayYUV_empty_n;
  output internal_empty_n_reg_0;
  output [23:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[4]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]\B_V_data_1_state[0]_i_2 ;
  input [0:0]Q;
  input [23:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]\B_V_data_1_state[0]_i_2 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]in;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_i_2__8_n_3;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire [23:0]out;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(ovrlayYUV_empty_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state[0]_i_2 ),
        .I3(Q),
        .O(internal_empty_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hAA200000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2__0_n_3),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(ovrlayYUV_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[4]_0 ),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[3]),
        .O(internal_empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(ovrlayYUV_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(ovrlayYUV_full_n),
        .I2(internal_full_n_i_2__8_n_3),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[0]),
        .O(internal_full_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(ovrlayYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h4FB0FB04)) 
    \mOutPtr[2]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h77F78808FFEF0010)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_31
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S
   (colorFormat_c_empty_n,
    ap_rst_n_0,
    SR,
    shiftReg_ce,
    E,
    cmp11_i159_fu_250_p2,
    icmp_fu_334_p2,
    cmp13_i_fu_264_p2,
    zonePlateVAddr_loc_0_fu_352,
    SS,
    ap_clk,
    icmp_ln519_fu_800_p2,
    tpgForeground_U0_motionSpeed_read,
    ap_rst_n,
    O15,
    height_c_full_n,
    \SRL_SIG_reg[0][7] ,
    Q,
    \select_ln1933_reg_571_reg[1] ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7]_0 );
  output colorFormat_c_empty_n;
  output ap_rst_n_0;
  output [0:0]SR;
  output shiftReg_ce;
  output [0:0]E;
  output cmp11_i159_fu_250_p2;
  output icmp_fu_334_p2;
  output cmp13_i_fu_264_p2;
  output zonePlateVAddr_loc_0_fu_352;
  output [0:0]SS;
  input ap_clk;
  input icmp_ln519_fu_800_p2;
  input tpgForeground_U0_motionSpeed_read;
  input ap_rst_n;
  input O15;
  input height_c_full_n;
  input \SRL_SIG_reg[0][7] ;
  input [0:0]Q;
  input [0:0]\select_ln1933_reg_571_reg[1] ;
  input ap_rst_n_inv;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;

  wire [0:0]E;
  wire O15;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire cmp11_i159_fu_250_p2;
  wire cmp13_i_fu_264_p2;
  wire colorFormat_c_empty_n;
  wire colorFormat_c_full_n;
  wire height_c_full_n;
  wire icmp_fu_334_p2;
  wire icmp_ln519_fu_800_p2;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_full_n_i_1__11_n_3;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [0:0]\select_ln1933_reg_571_reg[1] ;
  wire shiftReg_ce;
  wire tpgForeground_U0_motionSpeed_read;
  wire zonePlateVAddr_loc_0_fu_352;

  LUT4 #(
    .INIT(16'h0040)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(O15),
        .I1(colorFormat_c_full_n),
        .I2(height_c_full_n),
        .I3(\SRL_SIG_reg[0][7] ),
        .O(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg_26 U_design_1_v_tpg_0_0_fifo_w8_d2_S_ram
       (.E(shiftReg_ce),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[1][1]_0 (icmp_fu_334_p2),
        .SS(SS),
        .ap_clk(ap_clk),
        .cmp11_i159_fu_250_p2(cmp11_i159_fu_250_p2),
        .cmp13_i_fu_264_p2(cmp13_i_fu_264_p2),
        .\select_ln1933_reg_571_reg[1] (\select_ln1933_reg_571_reg[1] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(tpgForeground_U0_motionSpeed_read),
        .I3(shiftReg_ce),
        .I4(colorFormat_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(colorFormat_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__11
       (.I0(colorFormat_c_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(tpgForeground_U0_motionSpeed_read),
        .O(internal_full_n_i_1__11_n_3));
  LUT3 #(
    .INIT(8'h4F)) 
    internal_full_n_i_1__12
       (.I0(shiftReg_ce),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(colorFormat_c_full_n),
        .S(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__11 
       (.I0(shiftReg_ce),
        .I1(tpgForeground_U0_motionSpeed_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF2)) 
    \rampVal_3_flag_0_reg_478[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(icmp_ln519_fu_800_p2),
        .I2(Q),
        .O(zonePlateVAddr_loc_0_fu_352));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_328[15]_i_1 
       (.I0(shiftReg_ce),
        .I1(icmp_ln519_fu_800_p2),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_7
   (maskId_c_channel_full_n,
    maskId_c_channel_empty_n,
    \tobool_reg_506_reg[0] ,
    and10_i_fu_300_p2,
    and24_i_fu_314_p2,
    and4_i_fu_286_p2,
    ap_clk,
    ap_sync_reg_channel_write_maskId_c_channel,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    E,
    \tobool_reg_506_reg[0]_0 ,
    Q,
    cmp11_i159_fu_250_p2,
    ap_rst_n_inv,
    D);
  output maskId_c_channel_full_n;
  output maskId_c_channel_empty_n;
  output \tobool_reg_506_reg[0] ;
  output and10_i_fu_300_p2;
  output and24_i_fu_314_p2;
  output and4_i_fu_286_p2;
  input ap_clk;
  input ap_sync_reg_channel_write_maskId_c_channel;
  input \mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input \tobool_reg_506_reg[0]_0 ;
  input [0:0]Q;
  input cmp11_i159_fu_250_p2;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire and10_i_fu_300_p2;
  wire and24_i_fu_314_p2;
  wire and4_i_fu_286_p2;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_maskId_c_channel;
  wire cmp11_i159_fu_250_p2;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_i_2__0_n_3;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_2__1_n_3 ;
  wire \mOutPtr[1]_i_3__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire maskId_c_channel_empty_n;
  wire maskId_c_channel_full_n;
  wire \tobool_reg_506[0]_i_6_n_3 ;
  wire \tobool_reg_506_reg[0] ;
  wire \tobool_reg_506_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg_22 U_design_1_v_tpg_0_0_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .and10_i_fu_300_p2(and10_i_fu_300_p2),
        .\and10_i_reg_541_reg[0] ({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .and24_i_fu_314_p2(and24_i_fu_314_p2),
        .and4_i_fu_286_p2(and4_i_fu_286_p2),
        .ap_clk(ap_clk),
        .cmp11_i159_fu_250_p2(cmp11_i159_fu_250_p2),
        .\tobool_reg_506_reg[0] (\tobool_reg_506_reg[0] ),
        .\tobool_reg_506_reg[0]_0 (\tobool_reg_506_reg[0]_0 ),
        .\tobool_reg_506_reg[0]_1 (\tobool_reg_506[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(E),
        .I4(maskId_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(maskId_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(maskId_c_channel_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_i_2__0_n_3),
        .I5(E),
        .O(internal_full_n_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2__0
       (.I0(maskId_c_channel_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(maskId_c_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h4440BBBF44404440)) 
    \mOutPtr[1]_i_1__2 
       (.I0(ap_sync_reg_channel_write_maskId_c_channel),
        .I1(maskId_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(maskId_c_channel_empty_n),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr[1]_i_3__1_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4440FFFFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_sync_reg_channel_write_maskId_c_channel),
        .I1(maskId_c_channel_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(maskId_c_channel_empty_n),
        .O(\mOutPtr[1]_i_3__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_3 ),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_3 ),
        .D(\mOutPtr[1]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tobool_reg_506[0]_i_6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(\tobool_reg_506[0]_i_6_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_8
   (motionSpeed_c_empty_n,
    motionSpeed_c_full_n,
    motionSpeed_c_dout,
    ap_clk,
    internal_full_n_reg_0,
    tpgForeground_U0_motionSpeed_read,
    shiftReg_ce,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output motionSpeed_c_empty_n;
  output motionSpeed_c_full_n;
  output [7:0]motionSpeed_c_dout;
  input ap_clk;
  input internal_full_n_reg_0;
  input tpgForeground_U0_motionSpeed_read;
  input shiftReg_ce;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_full_n_i_1__10_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [7:0]motionSpeed_c_dout;
  wire motionSpeed_c_empty_n;
  wire motionSpeed_c_full_n;
  wire shiftReg_ce;
  wire tpgForeground_U0_motionSpeed_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg_21 U_design_1_v_tpg_0_0_fifo_w8_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .motionSpeed_c_dout(motionSpeed_c_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(tpgForeground_U0_motionSpeed_read),
        .I3(shiftReg_ce),
        .I4(motionSpeed_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(motionSpeed_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__10
       (.I0(motionSpeed_c_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(tpgForeground_U0_motionSpeed_read),
        .O(internal_full_n_i_1__10_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(motionSpeed_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__9 
       (.I0(shiftReg_ce),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_9
   (ovrlayId_c_channel_full_n,
    ovrlayId_c_channel_empty_n,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][2]_0 ,
    internal_empty_n_reg_0,
    ap_clk,
    E,
    ap_rst_n,
    internal_empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    height_c_empty_n,
    boxColorB_c_channel_empty_n,
    colorFormat_c_empty_n,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_1 ,
    D);
  output ovrlayId_c_channel_full_n;
  output ovrlayId_c_channel_empty_n;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][2]_0 ;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [0:0]E;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input height_c_empty_n;
  input boxColorB_c_channel_empty_n;
  input colorFormat_c_empty_n;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire boxColorB_c_channel_empty_n;
  wire colorFormat_c_empty_n;
  wire height_c_empty_n;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_i_2_n_3;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_2__4_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \or_ln1921_reg_996[0]_i_7_n_3 ;
  wire ovrlayId_c_channel_empty_n;
  wire ovrlayId_c_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg U_design_1_v_tpg_0_0_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][2]_1 (\SRL_SIG_reg[0][2]_0 ),
        .\and_ln1921_reg_989_reg[0] (\or_ln1921_reg_996[0]_i_7_n_3 ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_1),
        .I3(E),
        .I4(ovrlayId_c_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(ovrlayId_c_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(ovrlayId_c_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(E),
        .I4(internal_full_n_i_2_n_3),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_2
       (.I0(ovrlayId_c_channel_empty_n),
        .I1(internal_empty_n_reg_1),
        .O(internal_full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(ovrlayId_c_channel_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_1 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_1 ),
        .D(\mOutPtr[1]_i_2__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \or_ln1921_reg_996[0]_i_7 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .O(\or_ln1921_reg_996[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \y_fu_104[15]_i_4 
       (.I0(ovrlayId_c_channel_empty_n),
        .I1(height_c_empty_n),
        .I2(boxColorB_c_channel_empty_n),
        .I3(colorFormat_c_empty_n),
        .O(internal_empty_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg
   (\SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][2]_1 ,
    \and_ln1921_reg_989_reg[0] ,
    Q,
    E,
    D,
    ap_clk);
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][2]_1 ;
  input \and_ln1921_reg_989_reg[0] ;
  input [1:0]Q;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][2]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire \and_ln1921_reg_989_reg[0] ;
  wire ap_clk;
  wire \boxVCoord[15]_i_6_n_3 ;
  wire \or_ln1921_reg_996[0]_i_5_n_3 ;
  wire \or_ln1921_reg_996[0]_i_6_n_3 ;
  wire \or_ln1921_reg_996[0]_i_8_n_3 ;
  wire \or_ln1921_reg_996[0]_i_9_n_3 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55545555)) 
    \boxVCoord[15]_i_3 
       (.I0(\or_ln1921_reg_996[0]_i_5_n_3 ),
        .I1(\or_ln1921_reg_996[0]_i_6_n_3 ),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\and_ln1921_reg_989_reg[0] ),
        .I5(\boxVCoord[15]_i_6_n_3 ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF5FF3333F533)) 
    \boxVCoord[15]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\boxVCoord[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55545555)) 
    \or_ln1921_reg_996[0]_i_4 
       (.I0(\or_ln1921_reg_996[0]_i_5_n_3 ),
        .I1(\or_ln1921_reg_996[0]_i_6_n_3 ),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\and_ln1921_reg_989_reg[0] ),
        .I5(\or_ln1921_reg_996[0]_i_8_n_3 ),
        .O(\SRL_SIG_reg[0][2]_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \or_ln1921_reg_996[0]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\or_ln1921_reg_996[0]_i_9_n_3 ),
        .O(\or_ln1921_reg_996[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_ln1921_reg_996[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\or_ln1921_reg_996[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCAFCCFFFFAFFF)) 
    \or_ln1921_reg_996[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\or_ln1921_reg_996[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \or_ln1921_reg_996[0]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\or_ln1921_reg_996[0]_i_9_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg_21
   (motionSpeed_c_dout,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]motionSpeed_c_dout;
  input [1:0]Q;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_20 ;
  wire [7:0]\SRL_SIG_reg[1]_21 ;
  wire ap_clk;
  wire [7:0]motionSpeed_c_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_20 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_20 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_20 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_20 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_20 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_20 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_20 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_20 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [0]),
        .Q(\SRL_SIG_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [1]),
        .Q(\SRL_SIG_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [2]),
        .Q(\SRL_SIG_reg[1]_21 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [3]),
        .Q(\SRL_SIG_reg[1]_21 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [4]),
        .Q(\SRL_SIG_reg[1]_21 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [5]),
        .Q(\SRL_SIG_reg[1]_21 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [6]),
        .Q(\SRL_SIG_reg[1]_21 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [7]),
        .Q(\SRL_SIG_reg[1]_21 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [0]),
        .O(motionSpeed_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [1]),
        .O(motionSpeed_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [2]),
        .O(motionSpeed_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [3]),
        .O(motionSpeed_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [4]),
        .O(motionSpeed_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [5]),
        .O(motionSpeed_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [6]),
        .O(motionSpeed_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \shl_i_reg_566[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_20 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_21 [7]),
        .O(motionSpeed_c_dout[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg_22
   (\tobool_reg_506_reg[0] ,
    and10_i_fu_300_p2,
    and24_i_fu_314_p2,
    and4_i_fu_286_p2,
    \tobool_reg_506_reg[0]_0 ,
    Q,
    \tobool_reg_506_reg[0]_1 ,
    cmp11_i159_fu_250_p2,
    \and10_i_reg_541_reg[0] ,
    E,
    D,
    ap_clk);
  output \tobool_reg_506_reg[0] ;
  output and10_i_fu_300_p2;
  output and24_i_fu_314_p2;
  output and4_i_fu_286_p2;
  input \tobool_reg_506_reg[0]_0 ;
  input [0:0]Q;
  input \tobool_reg_506_reg[0]_1 ;
  input cmp11_i159_fu_250_p2;
  input [1:0]\and10_i_reg_541_reg[0] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_2 ;
  wire [7:0]\SRL_SIG_reg[1]_3 ;
  wire and10_i_fu_300_p2;
  wire [1:0]\and10_i_reg_541_reg[0] ;
  wire and24_i_fu_314_p2;
  wire and4_i_fu_286_p2;
  wire ap_clk;
  wire cmp11_i159_fu_250_p2;
  wire \tobool_reg_506[0]_i_2_n_3 ;
  wire \tobool_reg_506[0]_i_3_n_3 ;
  wire \tobool_reg_506[0]_i_4_n_3 ;
  wire \tobool_reg_506[0]_i_5_n_3 ;
  wire \tobool_reg_506_reg[0] ;
  wire \tobool_reg_506_reg[0]_0 ;
  wire \tobool_reg_506_reg[0]_1 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \and10_i_reg_541[0]_i_1 
       (.I0(cmp11_i159_fu_250_p2),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(\and10_i_reg_541_reg[0] [1]),
        .I3(\and10_i_reg_541_reg[0] [0]),
        .I4(\SRL_SIG_reg[1]_3 [1]),
        .O(and10_i_fu_300_p2));
  LUT5 #(
    .INIT(32'h8A888088)) 
    \and24_i_reg_546[0]_i_1 
       (.I0(cmp11_i159_fu_250_p2),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(\and10_i_reg_541_reg[0] [1]),
        .I3(\and10_i_reg_541_reg[0] [0]),
        .I4(\SRL_SIG_reg[1]_3 [2]),
        .O(and24_i_fu_314_p2));
  LUT5 #(
    .INIT(32'h8A888088)) 
    \and4_i_reg_536[0]_i_1 
       (.I0(cmp11_i159_fu_250_p2),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(\and10_i_reg_541_reg[0] [1]),
        .I3(\and10_i_reg_541_reg[0] [0]),
        .I4(\SRL_SIG_reg[1]_3 [0]),
        .O(and4_i_fu_286_p2));
  LUT6 #(
    .INIT(64'h222E222E222E2222)) 
    \tobool_reg_506[0]_i_1 
       (.I0(\tobool_reg_506_reg[0]_0 ),
        .I1(Q),
        .I2(\tobool_reg_506[0]_i_2_n_3 ),
        .I3(\tobool_reg_506[0]_i_3_n_3 ),
        .I4(\tobool_reg_506[0]_i_4_n_3 ),
        .I5(\tobool_reg_506[0]_i_5_n_3 ),
        .O(\tobool_reg_506_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tobool_reg_506[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\and10_i_reg_541_reg[0] [0]),
        .I2(\and10_i_reg_541_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_2 [1]),
        .O(\tobool_reg_506[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \tobool_reg_506[0]_i_3 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(\SRL_SIG_reg[1]_3 [0]),
        .I2(\SRL_SIG_reg[0]_2 [2]),
        .I3(\and10_i_reg_541_reg[0] [1]),
        .I4(\and10_i_reg_541_reg[0] [0]),
        .I5(\SRL_SIG_reg[1]_3 [2]),
        .O(\tobool_reg_506[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \tobool_reg_506[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[1]_3 [5]),
        .I2(\SRL_SIG_reg[1]_3 [7]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .I4(\SRL_SIG_reg[1]_3 [6]),
        .I5(\tobool_reg_506_reg[0]_1 ),
        .O(\tobool_reg_506[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tobool_reg_506[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(\SRL_SIG_reg[0]_2 [7]),
        .I3(\SRL_SIG_reg[0]_2 [4]),
        .I4(\SRL_SIG_reg[0]_2 [6]),
        .I5(\tobool_reg_506_reg[0]_1 ),
        .O(\tobool_reg_506[0]_i_5_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg_26
   (cmp11_i159_fu_250_p2,
    \SRL_SIG_reg[1][1]_0 ,
    cmp13_i_fu_264_p2,
    SS,
    Q,
    \select_ln1933_reg_571_reg[1] ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output cmp11_i159_fu_250_p2;
  output \SRL_SIG_reg[1][1]_0 ;
  output cmp13_i_fu_264_p2;
  output [0:0]SS;
  input [1:0]Q;
  input [0:0]\select_ln1933_reg_571_reg[1] ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_22 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_23 ;
  wire [0:0]SS;
  wire ap_clk;
  wire cmp11_i159_fu_250_p2;
  wire cmp13_i_fu_264_p2;
  wire \icmp_reg_556[0]_i_2_n_3 ;
  wire \icmp_reg_556[0]_i_3_n_3 ;
  wire \icmp_reg_556[0]_i_4_n_3 ;
  wire [0:0]\select_ln1933_reg_571_reg[1] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_22 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_22 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_22 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_22 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_22 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_22 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [0]),
        .Q(\SRL_SIG_reg[1]_23 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [1]),
        .Q(\SRL_SIG_reg[1]_23 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [2]),
        .Q(\SRL_SIG_reg[1]_23 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [3]),
        .Q(\SRL_SIG_reg[1]_23 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [4]),
        .Q(\SRL_SIG_reg[1]_23 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [5]),
        .Q(\SRL_SIG_reg[1]_23 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [6]),
        .Q(\SRL_SIG_reg[1]_23 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_22 [7]),
        .Q(\SRL_SIG_reg[1]_23 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00004575)) 
    \cmp11_i159_reg_511[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [0]),
        .I4(\SRL_SIG_reg[1][1]_0 ),
        .O(cmp11_i159_fu_250_p2));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \cmp13_i_reg_521[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [0]),
        .I4(\SRL_SIG_reg[1][1]_0 ),
        .O(cmp13_i_fu_264_p2));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    \icmp_reg_556[0]_i_1 
       (.I0(\icmp_reg_556[0]_i_2_n_3 ),
        .I1(\SRL_SIG_reg[1]_23 [1]),
        .I2(\SRL_SIG_reg[1]_23 [6]),
        .I3(\SRL_SIG_reg[1]_23 [2]),
        .I4(\icmp_reg_556[0]_i_3_n_3 ),
        .I5(\icmp_reg_556[0]_i_4_n_3 ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \icmp_reg_556[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[1]_23 [4]),
        .I3(\SRL_SIG_reg[1]_23 [5]),
        .I4(\SRL_SIG_reg[1]_23 [3]),
        .I5(\SRL_SIG_reg[1]_23 [7]),
        .O(\icmp_reg_556[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \icmp_reg_556[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_22 [3]),
        .I3(\SRL_SIG_reg[0]_22 [5]),
        .I4(\SRL_SIG_reg[0]_22 [4]),
        .I5(\SRL_SIG_reg[0]_22 [7]),
        .O(\icmp_reg_556[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_reg_556[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_22 [6]),
        .I1(\SRL_SIG_reg[0]_22 [1]),
        .I2(\SRL_SIG_reg[0]_22 [2]),
        .O(\icmp_reg_556[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000BA8A00000000)) 
    \select_ln1933_reg_571[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_22 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_23 [0]),
        .I4(\SRL_SIG_reg[1][1]_0 ),
        .I5(\select_ln1933_reg_571_reg[1] ),
        .O(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (\icmp_ln730_reg_957_reg[0] ,
    SR,
    D,
    grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg,
    grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg,
    ap_enable_reg_pp0_iter3,
    ovrlayYUV_full_n,
    bckgndYUV_empty_n,
    \x_1_fu_130_reg[0] ,
    \x_1_fu_130_reg[0]_0 ,
    E,
    \ap_CS_fsm_reg[2] ,
    O,
    \boxLeft_fu_138_reg[15] ,
    \boxLeft_fu_138_reg[7] ,
    \boxLeft_fu_138_reg[15]_0 ,
    \boxTop_fu_134_reg[0] ,
    \boxTop_fu_134_reg[15] ,
    \boxTop_fu_134_reg[7] ,
    \boxTop_fu_134_reg[15]_0 ,
    ap_enable_reg_pp0_iter1,
    \boxLeft_fu_138_reg[0] );
  output \icmp_ln730_reg_957_reg[0] ;
  output [0:0]SR;
  output [1:0]D;
  output [15:0]grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg;
  output [15:0]grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg;
  input ap_enable_reg_pp0_iter3;
  input ovrlayYUV_full_n;
  input bckgndYUV_empty_n;
  input \x_1_fu_130_reg[0] ;
  input \x_1_fu_130_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]O;
  input [15:0]\boxLeft_fu_138_reg[15] ;
  input [6:0]\boxLeft_fu_138_reg[7] ;
  input [7:0]\boxLeft_fu_138_reg[15]_0 ;
  input [0:0]\boxTop_fu_134_reg[0] ;
  input [15:0]\boxTop_fu_134_reg[15] ;
  input [6:0]\boxTop_fu_134_reg[7] ;
  input [7:0]\boxTop_fu_134_reg[15]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \boxLeft_fu_138_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bckgndYUV_empty_n;
  wire \boxLeft_fu_138_reg[0] ;
  wire [15:0]\boxLeft_fu_138_reg[15] ;
  wire [7:0]\boxLeft_fu_138_reg[15]_0 ;
  wire [6:0]\boxLeft_fu_138_reg[7] ;
  wire [0:0]\boxTop_fu_134_reg[0] ;
  wire [15:0]\boxTop_fu_134_reg[15] ;
  wire [7:0]\boxTop_fu_134_reg[15]_0 ;
  wire [6:0]\boxTop_fu_134_reg[7] ;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg;
  wire [15:0]grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg;
  wire [15:0]grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0;
  wire \icmp_ln730_reg_957_reg[0] ;
  wire ovrlayYUV_full_n;
  wire \x_1_fu_130[15]_i_3_n_3 ;
  wire \x_1_fu_130_reg[0] ;
  wire \x_1_fu_130_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\icmp_ln730_reg_957_reg[0] ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_done_cache),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(\icmp_ln730_reg_957_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I1(\icmp_ln730_reg_957_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(\x_1_fu_130_reg[0]_0 ),
        .I1(\x_1_fu_130_reg[0] ),
        .I2(bckgndYUV_empty_n),
        .I3(ovrlayYUV_full_n),
        .I4(ap_enable_reg_pp0_iter3),
        .O(\icmp_ln730_reg_957_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln730_reg_957_reg[0] ),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[0]_i_1 
       (.I0(O),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [0]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[10]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [2]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [10]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[11]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [11]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[12]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [4]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [12]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[13]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [13]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[14]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [6]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [14]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[15]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [7]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [15]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[1]_i_1 
       (.I0(\boxLeft_fu_138_reg[7] [0]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [1]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[2]_i_1 
       (.I0(\boxLeft_fu_138_reg[7] [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [2]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[3]_i_1 
       (.I0(\boxLeft_fu_138_reg[7] [2]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [3]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[4]_i_1 
       (.I0(\boxLeft_fu_138_reg[7] [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [4]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[5]_i_1 
       (.I0(\boxLeft_fu_138_reg[7] [4]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [5]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[6]_i_1 
       (.I0(\boxLeft_fu_138_reg[7] [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [6]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[7]_i_1 
       (.I0(\boxLeft_fu_138_reg[7] [6]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [7]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[8]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [0]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [8]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxLeft_fu_138[9]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxLeft_fu_138_reg[15] [9]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[0]_i_1 
       (.I0(\boxTop_fu_134_reg[0] ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [0]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[10]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [2]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [10]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[11]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [11]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[12]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [4]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [12]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[13]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [13]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[14]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [6]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [14]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[14]));
  LUT4 #(
    .INIT(16'hFF04)) 
    \boxTop_fu_134[15]_i_1 
       (.I0(\icmp_ln730_reg_957_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\boxLeft_fu_138_reg[0] ),
        .I3(SR),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[15]_i_2 
       (.I0(\boxTop_fu_134_reg[15]_0 [7]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [15]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[1]_i_1 
       (.I0(\boxTop_fu_134_reg[7] [0]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [1]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[2]_i_1 
       (.I0(\boxTop_fu_134_reg[7] [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [2]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[3]_i_1 
       (.I0(\boxTop_fu_134_reg[7] [2]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [3]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[4]_i_1 
       (.I0(\boxTop_fu_134_reg[7] [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [4]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[5]_i_1 
       (.I0(\boxTop_fu_134_reg[7] [4]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [5]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[6]_i_1 
       (.I0(\boxTop_fu_134_reg[7] [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [6]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[7]_i_1 
       (.I0(\boxTop_fu_134_reg[7] [6]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [7]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[8]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [0]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [8]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \boxTop_fu_134[9]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxTop_fu_134_reg[15] [9]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0[9]));
  LUT6 #(
    .INIT(64'h00000000DDDDD0DD)) 
    \x_1_fu_130[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(\x_1_fu_130_reg[0] ),
        .I4(\x_1_fu_130_reg[0]_0 ),
        .I5(\x_1_fu_130[15]_i_3_n_3 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_1_fu_130[15]_i_3 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\x_1_fu_130[15]_i_3_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_12
   (ap_done_cache,
    D,
    B,
    \hBarSel_4_loc_0_fu_356_reg[2] ,
    \cmp2_i210_reg_1516_reg[0] ,
    internal_full_n_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    \rampVal_loc_1_fu_476_reg[2] ,
    ap_loop_init_int_reg_2,
    E,
    \and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0 ,
    icmp_ln1286_reg_36010,
    \int_width_reg[15] ,
    SR,
    icmp_ln1028_fu_1417_p2,
    \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ,
    ap_enable_reg_pp0_iter12_reg,
    \icmp_ln1586_reg_3581_reg[0] ,
    ap_enable_reg_pp0_iter10_reg,
    ap_enable_reg_pp0_iter12_reg_0,
    ap_loop_init_int_reg_3,
    \rampVal_2_new_0_fu_368_reg[7] ,
    \hdata_new_0_fu_372_reg[7] ,
    \rampVal_3_new_0_fu_376_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg_0,
    \outpix_0_0_0_0_0_load366_fu_332_reg[3] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[5] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[6] ,
    \zonePlateVAddr_loc_0_fu_352_reg[15] ,
    \rampVal_2_loc_0_fu_344_reg[7] ,
    \hdata_loc_0_fu_348_reg[7] ,
    \rampVal_loc_0_fu_360_reg[7] ,
    \rampVal_3_loc_0_fu_364_reg[7] ,
    \rampVal_2_flag_0_reg_502_reg[0] ,
    \hdata_flag_0_reg_490_reg[0] ,
    \rampVal_3_flag_0_reg_478_reg[0] ,
    \x_fu_468_reg[15] ,
    icmp_ln1051_fu_1492_p2,
    ADDRARDADDR,
    \x_fu_468_reg[10] ,
    \ap_CS_fsm_reg[2] ,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_enable_reg_pp0_iter12_reg_1,
    ap_enable_reg_pp0_iter12_reg_2,
    \rampStart_load_reg_1425_reg[7] ,
    ap_enable_reg_pp0_iter12_reg_3,
    ap_enable_reg_pp0_iter12_reg_4,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    \hBarSel_4_loc_1_fu_504_reg[2] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg,
    \hBarSel_4_loc_1_fu_504_reg[0] ,
    \hBarSel_4_loc_1_fu_504_reg[2]_0 ,
    Q,
    \g_2_fu_524_reg[7] ,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[1] ,
    \g_2_fu_524_reg[1]_0 ,
    \g_2_fu_524_reg[1]_1 ,
    \g_2_fu_524_reg[0] ,
    \g_2_fu_524_reg[2] ,
    \g_2_fu_524_reg[2]_0 ,
    \g_2_fu_524_reg[2]_1 ,
    \g_2_fu_524_reg[4] ,
    \g_2_fu_524_reg[4]_0 ,
    \g_2_fu_524_reg[5]_0 ,
    \g_2_fu_524_reg[5]_1 ,
    \g_2_fu_524_reg[5]_2 ,
    \g_2_fu_524_reg[6] ,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524_reg[6]_2 ,
    \g_2_fu_524_reg[7]_0 ,
    \g_2_fu_524_reg[7]_1 ,
    \g_2_fu_524_reg[7]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ,
    \g_2_fu_524_reg[0]_0 ,
    \g_2_fu_524_reg[0]_1 ,
    \g_2_fu_524_reg[0]_2 ,
    \g_2_fu_524_reg[0]_3 ,
    \g_2_fu_524_reg[5]_3 ,
    \g_2_fu_524_reg[5]_4 ,
    \g_2_fu_524_reg[1]_2 ,
    \g_2_fu_524_reg[1]_3 ,
    \g_2_fu_524_reg[1]_4 ,
    \g_2_fu_524_reg[1]_5 ,
    \g_2_fu_524_reg[4]_1 ,
    \g_2_fu_524_reg[4]_2 ,
    \g_2_fu_524_reg[0]_4 ,
    \g_2_fu_524_reg[0]_5 ,
    \g_2_fu_524_reg[0]_6 ,
    \g_2_fu_524_reg[0]_7 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \hdata_flag_1_fu_500_reg[0] ,
    \hdata_flag_1_fu_500_reg[0]_0 ,
    \hdata_flag_1_fu_500_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    \zonePlateVAddr_loc_1_fu_472_reg[0] ,
    and_ln1293_reg_3605_pp0_iter4_reg,
    \zonePlateVAddr_loc_1_fu_472_reg[0]_0 ,
    \zonePlateVAddr_loc_1_fu_472_reg[0]_1 ,
    \and_ln1293_reg_3605_reg[0] ,
    \hBarSel_4_loc_1_fu_504_reg[0]_0 ,
    \hBarSel_4_loc_1_fu_504_reg[0]_1 ,
    icmp_ln1057_reg_3645_pp0_iter8_reg,
    \hBarSel_4_loc_1_fu_504_reg[0]_2 ,
    \rampVal_2_flag_1_fu_488_reg[0] ,
    \icmp_ln1586_reg_3581_reg[0]_0 ,
    \icmp_ln1586_reg_3581_reg[0]_1 ,
    \rampVal_loc_1_fu_476_reg[0] ,
    \rampVal_loc_1_fu_476_reg[0]_0 ,
    icmp_ln1028_reg_3575_pp0_iter9_reg,
    \rampVal_loc_1_fu_476_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_rst_n,
    \rampVal_2_new_1_fu_484_reg[7] ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \rampVal_2_new_1_fu_484_reg[6] ,
    \rampVal_2_new_1_fu_484_reg[3] ,
    \rampVal_2_new_1_fu_484_reg[3]_0 ,
    \rampVal_2_new_1_fu_484_reg[4] ,
    \rampVal_2_new_1_fu_484_reg[5] ,
    \rampVal_2_new_1_fu_484_reg[7]_0 ,
    \hdata_new_1_fu_496_reg[7] ,
    \hdata_new_1_fu_496_reg[6] ,
    icmp_ln1028_reg_3575_pp0_iter10_reg,
    \hdata_loc_1_fu_492_reg[6] ,
    \hdata_new_1_fu_496_reg[1] ,
    \hdata_new_1_fu_496_reg[2] ,
    \hdata_new_1_fu_496_reg[3] ,
    \hdata_new_1_fu_496_reg[4] ,
    \hdata_new_1_fu_496_reg[5] ,
    \hdata_new_1_fu_496_reg[6]_0 ,
    \hdata_new_1_fu_496_reg[7]_0 ,
    \hBarSel_4_loc_1_fu_504_reg[2]_1 ,
    \hBarSel_4_loc_1_fu_504_reg[2]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_6 ,
    \rampVal_3_new_1_fu_512_reg[6] ,
    \rampVal_3_new_1_fu_512_reg[7] ,
    \rampVal_3_new_1_fu_512_reg[1] ,
    \rampVal_3_new_1_fu_512_reg[2] ,
    \rampVal_3_new_1_fu_512_reg[3] ,
    \rampVal_3_new_1_fu_512_reg[4] ,
    \rampVal_3_new_1_fu_512_reg[5] ,
    \rampVal_3_new_1_fu_512_reg[6]_0 ,
    \rampVal_3_new_1_fu_512_reg[7]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ,
    \rampVal_3_flag_1_fu_516_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_4 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_5 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ,
    \zonePlateVAddr_loc_1_fu_472_reg[15] ,
    O,
    \zonePlateVAddr_loc_1_fu_472_reg[7] ,
    \zonePlateVAddr_loc_1_fu_472_reg[15]_0 ,
    \zonePlateVAddr_loc_1_fu_472_reg[15]_1 ,
    \zonePlateVAddr_loc_1_fu_472_reg[15]_2 ,
    \rampVal_2_loc_1_fu_480_reg[7] ,
    \hdata_loc_1_fu_492_reg[7] ,
    \rampVal_loc_1_fu_476_reg[7] ,
    \rampVal_loc_1_fu_476_reg[7]_0 ,
    \rampVal_loc_1_fu_476_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 ,
    \rampVal_loc_1_fu_476_reg[2]_0 ,
    \rampVal_loc_1_fu_476_reg[3] ,
    \rampVal_loc_1_fu_476_reg[4] ,
    \rampVal_loc_1_fu_476_reg[5] ,
    \rampVal_loc_1_fu_476_reg[6] ,
    \rampVal_loc_1_fu_476_reg[7]_2 ,
    \rampVal_3_loc_1_fu_508_reg[7] ,
    \rampVal_2_flag_1_fu_488_reg[0]_0 ,
    \rampVal_2_flag_1_fu_488_reg[0]_1 ,
    \hdata_flag_1_fu_500_reg[0]_2 ,
    \hdata_flag_1_fu_500_reg[0]_3 ,
    \rampVal_3_flag_1_fu_516_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg_1,
    \and_ln1293_reg_3605_reg[0]_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ,
    \ap_CS_fsm_reg[2]_2 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ,
    \g_2_fu_524[7]_i_7_0 ,
    \g_2_fu_524[7]_i_7_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ,
    \g_2_fu_524_reg[0]_8 ,
    ap_enable_reg_pp0_iter1);
  output ap_done_cache;
  output [15:0]D;
  output [14:0]B;
  output [2:0]\hBarSel_4_loc_0_fu_356_reg[2] ;
  output [6:0]\cmp2_i210_reg_1516_reg[0] ;
  output internal_full_n_reg;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg;
  output [7:0]ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output [2:0]\rampVal_loc_1_fu_476_reg[2] ;
  output ap_loop_init_int_reg_2;
  output [0:0]E;
  output [0:0]\and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0 ;
  output icmp_ln1286_reg_36010;
  output \int_width_reg[15] ;
  output [0:0]SR;
  output icmp_ln1028_fu_1417_p2;
  output [0:0]\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ;
  output [0:0]ap_enable_reg_pp0_iter12_reg;
  output \icmp_ln1586_reg_3581_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter10_reg;
  output [0:0]ap_enable_reg_pp0_iter12_reg_0;
  output [0:0]ap_loop_init_int_reg_3;
  output [7:0]\rampVal_2_new_0_fu_368_reg[7] ;
  output [7:0]\hdata_new_0_fu_372_reg[7] ;
  output [7:0]\rampVal_3_new_0_fu_376_reg[7] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg_0;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[3] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[5] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[6] ;
  output [15:0]\zonePlateVAddr_loc_0_fu_352_reg[15] ;
  output [7:0]\rampVal_2_loc_0_fu_344_reg[7] ;
  output [7:0]\hdata_loc_0_fu_348_reg[7] ;
  output [7:0]\rampVal_loc_0_fu_360_reg[7] ;
  output [7:0]\rampVal_3_loc_0_fu_364_reg[7] ;
  output \rampVal_2_flag_0_reg_502_reg[0] ;
  output \hdata_flag_0_reg_490_reg[0] ;
  output \rampVal_3_flag_0_reg_478_reg[0] ;
  output \x_fu_468_reg[15] ;
  output icmp_ln1051_fu_1492_p2;
  output [8:0]ADDRARDADDR;
  output [9:0]\x_fu_468_reg[10] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]internal_full_n_reg_0;
  output [0:0]internal_full_n_reg_1;
  output [0:0]ap_enable_reg_pp0_iter12_reg_1;
  output ap_enable_reg_pp0_iter12_reg_2;
  output \rampStart_load_reg_1425_reg[7] ;
  output ap_enable_reg_pp0_iter12_reg_3;
  output ap_enable_reg_pp0_iter12_reg_4;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [2:0]\hBarSel_4_loc_1_fu_504_reg[2] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg;
  input \hBarSel_4_loc_1_fu_504_reg[0] ;
  input \hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  input [1:0]Q;
  input [7:0]\g_2_fu_524_reg[7] ;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[1] ;
  input \g_2_fu_524_reg[1]_0 ;
  input \g_2_fu_524_reg[1]_1 ;
  input \g_2_fu_524_reg[0] ;
  input \g_2_fu_524_reg[2] ;
  input \g_2_fu_524_reg[2]_0 ;
  input \g_2_fu_524_reg[2]_1 ;
  input \g_2_fu_524_reg[4] ;
  input \g_2_fu_524_reg[4]_0 ;
  input \g_2_fu_524_reg[5]_0 ;
  input \g_2_fu_524_reg[5]_1 ;
  input \g_2_fu_524_reg[5]_2 ;
  input \g_2_fu_524_reg[6] ;
  input \g_2_fu_524_reg[6]_0 ;
  input \g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524_reg[6]_2 ;
  input \g_2_fu_524_reg[7]_0 ;
  input \g_2_fu_524_reg[7]_1 ;
  input \g_2_fu_524_reg[7]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  input [7:0]\outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  input [5:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  input \g_2_fu_524_reg[0]_0 ;
  input \g_2_fu_524_reg[0]_1 ;
  input \g_2_fu_524_reg[0]_2 ;
  input \g_2_fu_524_reg[0]_3 ;
  input \g_2_fu_524_reg[5]_3 ;
  input \g_2_fu_524_reg[5]_4 ;
  input \g_2_fu_524_reg[1]_2 ;
  input \g_2_fu_524_reg[1]_3 ;
  input \g_2_fu_524_reg[1]_4 ;
  input \g_2_fu_524_reg[1]_5 ;
  input \g_2_fu_524_reg[4]_1 ;
  input \g_2_fu_524_reg[4]_2 ;
  input \g_2_fu_524_reg[0]_4 ;
  input \g_2_fu_524_reg[0]_5 ;
  input \g_2_fu_524_reg[0]_6 ;
  input \g_2_fu_524_reg[0]_7 ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \hdata_flag_1_fu_500_reg[0] ;
  input [1:0]\hdata_flag_1_fu_500_reg[0]_0 ;
  input \hdata_flag_1_fu_500_reg[0]_1 ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[0] ;
  input and_ln1293_reg_3605_pp0_iter4_reg;
  input \zonePlateVAddr_loc_1_fu_472_reg[0]_0 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[0]_1 ;
  input \and_ln1293_reg_3605_reg[0] ;
  input \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  input \hBarSel_4_loc_1_fu_504_reg[0]_1 ;
  input icmp_ln1057_reg_3645_pp0_iter8_reg;
  input \hBarSel_4_loc_1_fu_504_reg[0]_2 ;
  input \rampVal_2_flag_1_fu_488_reg[0] ;
  input \icmp_ln1586_reg_3581_reg[0]_0 ;
  input \icmp_ln1586_reg_3581_reg[0]_1 ;
  input \rampVal_loc_1_fu_476_reg[0] ;
  input \rampVal_loc_1_fu_476_reg[0]_0 ;
  input icmp_ln1028_reg_3575_pp0_iter9_reg;
  input \rampVal_loc_1_fu_476_reg[0]_1 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input ap_rst_n;
  input [7:0]\rampVal_2_new_1_fu_484_reg[7] ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [4:0]\rampVal_2_new_1_fu_484_reg[6] ;
  input \rampVal_2_new_1_fu_484_reg[3] ;
  input \rampVal_2_new_1_fu_484_reg[3]_0 ;
  input \rampVal_2_new_1_fu_484_reg[4] ;
  input \rampVal_2_new_1_fu_484_reg[5] ;
  input \rampVal_2_new_1_fu_484_reg[7]_0 ;
  input [7:0]\hdata_new_1_fu_496_reg[7] ;
  input [6:0]\hdata_new_1_fu_496_reg[6] ;
  input icmp_ln1028_reg_3575_pp0_iter10_reg;
  input [6:0]\hdata_loc_1_fu_492_reg[6] ;
  input \hdata_new_1_fu_496_reg[1] ;
  input \hdata_new_1_fu_496_reg[2] ;
  input \hdata_new_1_fu_496_reg[3] ;
  input \hdata_new_1_fu_496_reg[4] ;
  input \hdata_new_1_fu_496_reg[5] ;
  input \hdata_new_1_fu_496_reg[6]_0 ;
  input \hdata_new_1_fu_496_reg[7]_0 ;
  input [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_1 ;
  input \hBarSel_4_loc_1_fu_504_reg[2]_2 ;
  input [7:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 ;
  input [6:0]\rampVal_3_new_1_fu_512_reg[6] ;
  input [7:0]\rampVal_3_new_1_fu_512_reg[7] ;
  input \rampVal_3_new_1_fu_512_reg[1] ;
  input \rampVal_3_new_1_fu_512_reg[2] ;
  input \rampVal_3_new_1_fu_512_reg[3] ;
  input \rampVal_3_new_1_fu_512_reg[4] ;
  input \rampVal_3_new_1_fu_512_reg[5] ;
  input \rampVal_3_new_1_fu_512_reg[6]_0 ;
  input \rampVal_3_new_1_fu_512_reg[7]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ;
  input \rampVal_3_flag_1_fu_516_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ;
  input [3:0]\outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_4 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  input [15:0]\zonePlateVAddr_loc_1_fu_472_reg[15] ;
  input [7:0]O;
  input \zonePlateVAddr_loc_1_fu_472_reg[7] ;
  input [7:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_0 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[15]_1 ;
  input [7:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_2 ;
  input [7:0]\rampVal_2_loc_1_fu_480_reg[7] ;
  input [7:0]\hdata_loc_1_fu_492_reg[7] ;
  input [7:0]\rampVal_loc_1_fu_476_reg[7] ;
  input [7:0]\rampVal_loc_1_fu_476_reg[7]_0 ;
  input \rampVal_loc_1_fu_476_reg[7]_1 ;
  input [3:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 ;
  input \rampVal_loc_1_fu_476_reg[2]_0 ;
  input \rampVal_loc_1_fu_476_reg[3] ;
  input \rampVal_loc_1_fu_476_reg[4] ;
  input \rampVal_loc_1_fu_476_reg[5] ;
  input \rampVal_loc_1_fu_476_reg[6] ;
  input \rampVal_loc_1_fu_476_reg[7]_2 ;
  input [7:0]\rampVal_3_loc_1_fu_508_reg[7] ;
  input \rampVal_2_flag_1_fu_488_reg[0]_0 ;
  input \rampVal_2_flag_1_fu_488_reg[0]_1 ;
  input \hdata_flag_1_fu_500_reg[0]_2 ;
  input \hdata_flag_1_fu_500_reg[0]_3 ;
  input \rampVal_3_flag_1_fu_516_reg[0]_0 ;
  input [15:0]ap_enable_reg_pp0_iter1_reg_1;
  input \and_ln1293_reg_3605_reg[0]_0 ;
  input [15:0]\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  input [0:0]\ap_CS_fsm_reg[2]_2 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ;
  input \g_2_fu_524[7]_i_7_0 ;
  input \g_2_fu_524[7]_i_7_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ;
  input \g_2_fu_524_reg[0]_8 ;
  input ap_enable_reg_pp0_iter1;

  wire [8:0]ADDRARDADDR;
  wire [14:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [1:0]Q;
  wire [0:0]SR;
  wire and_ln1293_reg_3605_pp0_iter4_reg;
  wire [0:0]\and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0 ;
  wire \and_ln1293_reg_3605_reg[0] ;
  wire \and_ln1293_reg_3605_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter10_reg;
  wire [0:0]ap_enable_reg_pp0_iter12_reg;
  wire [0:0]ap_enable_reg_pp0_iter12_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter12_reg_1;
  wire ap_enable_reg_pp0_iter12_reg_2;
  wire ap_enable_reg_pp0_iter12_reg_3;
  wire ap_enable_reg_pp0_iter12_reg_4;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [15:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire [7:0]ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire [0:0]ap_loop_init_int_reg_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]\cmp2_i210_reg_1516_reg[0] ;
  wire \g_2_fu_524[0]_i_2_n_3 ;
  wire \g_2_fu_524[0]_i_3_n_3 ;
  wire \g_2_fu_524[0]_i_4_n_3 ;
  wire \g_2_fu_524[1]_i_2_n_3 ;
  wire \g_2_fu_524[1]_i_3_n_3 ;
  wire \g_2_fu_524[1]_i_4_n_3 ;
  wire \g_2_fu_524[1]_i_9_n_3 ;
  wire \g_2_fu_524[2]_i_4_n_3 ;
  wire \g_2_fu_524[4]_i_4_n_3 ;
  wire \g_2_fu_524[4]_i_5_n_3 ;
  wire \g_2_fu_524[5]_i_12_n_3 ;
  wire \g_2_fu_524[5]_i_6_n_3 ;
  wire \g_2_fu_524[6]_i_7_n_3 ;
  wire \g_2_fu_524[7]_i_19_n_3 ;
  wire \g_2_fu_524[7]_i_3_n_3 ;
  wire \g_2_fu_524[7]_i_4_n_3 ;
  wire \g_2_fu_524[7]_i_7_0 ;
  wire \g_2_fu_524[7]_i_7_1 ;
  wire \g_2_fu_524[7]_i_7_n_3 ;
  wire \g_2_fu_524_reg[0] ;
  wire \g_2_fu_524_reg[0]_0 ;
  wire \g_2_fu_524_reg[0]_1 ;
  wire \g_2_fu_524_reg[0]_2 ;
  wire \g_2_fu_524_reg[0]_3 ;
  wire \g_2_fu_524_reg[0]_4 ;
  wire \g_2_fu_524_reg[0]_5 ;
  wire \g_2_fu_524_reg[0]_6 ;
  wire \g_2_fu_524_reg[0]_7 ;
  wire \g_2_fu_524_reg[0]_8 ;
  wire \g_2_fu_524_reg[1] ;
  wire \g_2_fu_524_reg[1]_0 ;
  wire \g_2_fu_524_reg[1]_1 ;
  wire \g_2_fu_524_reg[1]_2 ;
  wire \g_2_fu_524_reg[1]_3 ;
  wire \g_2_fu_524_reg[1]_4 ;
  wire \g_2_fu_524_reg[1]_5 ;
  wire \g_2_fu_524_reg[2] ;
  wire \g_2_fu_524_reg[2]_0 ;
  wire \g_2_fu_524_reg[2]_1 ;
  wire \g_2_fu_524_reg[4] ;
  wire \g_2_fu_524_reg[4]_0 ;
  wire \g_2_fu_524_reg[4]_1 ;
  wire \g_2_fu_524_reg[4]_2 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[5]_0 ;
  wire \g_2_fu_524_reg[5]_1 ;
  wire \g_2_fu_524_reg[5]_2 ;
  wire \g_2_fu_524_reg[5]_3 ;
  wire \g_2_fu_524_reg[5]_4 ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire \g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[6]_2 ;
  wire [7:0]\g_2_fu_524_reg[7] ;
  wire \g_2_fu_524_reg[7]_0 ;
  wire \g_2_fu_524_reg[7]_1 ;
  wire \g_2_fu_524_reg[7]_2 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg_0;
  wire [2:0]\hBarSel_4_loc_0_fu_356_reg[2] ;
  wire \hBarSel_4_loc_1_fu_504_reg[0] ;
  wire \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  wire \hBarSel_4_loc_1_fu_504_reg[0]_1 ;
  wire \hBarSel_4_loc_1_fu_504_reg[0]_2 ;
  wire [2:0]\hBarSel_4_loc_1_fu_504_reg[2] ;
  wire \hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  wire [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_1 ;
  wire \hBarSel_4_loc_1_fu_504_reg[2]_2 ;
  wire \hdata_flag_0_reg_490_reg[0] ;
  wire \hdata_flag_1_fu_500_reg[0] ;
  wire [1:0]\hdata_flag_1_fu_500_reg[0]_0 ;
  wire \hdata_flag_1_fu_500_reg[0]_1 ;
  wire \hdata_flag_1_fu_500_reg[0]_2 ;
  wire \hdata_flag_1_fu_500_reg[0]_3 ;
  wire [7:0]\hdata_loc_0_fu_348_reg[7] ;
  wire [6:0]\hdata_loc_1_fu_492_reg[6] ;
  wire [7:0]\hdata_loc_1_fu_492_reg[7] ;
  wire [7:0]\hdata_new_0_fu_372_reg[7] ;
  wire \hdata_new_1_fu_496_reg[1] ;
  wire \hdata_new_1_fu_496_reg[2] ;
  wire \hdata_new_1_fu_496_reg[3] ;
  wire \hdata_new_1_fu_496_reg[4] ;
  wire \hdata_new_1_fu_496_reg[5] ;
  wire [6:0]\hdata_new_1_fu_496_reg[6] ;
  wire \hdata_new_1_fu_496_reg[6]_0 ;
  wire [7:0]\hdata_new_1_fu_496_reg[7] ;
  wire \hdata_new_1_fu_496_reg[7]_0 ;
  wire icmp_ln1028_fu_1417_p2;
  wire \icmp_ln1028_reg_3575[0]_i_3_n_3 ;
  wire \icmp_ln1028_reg_3575[0]_i_4_n_3 ;
  wire icmp_ln1028_reg_3575_pp0_iter10_reg;
  wire [0:0]\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ;
  wire icmp_ln1028_reg_3575_pp0_iter9_reg;
  wire icmp_ln1051_fu_1492_p2;
  wire icmp_ln1057_reg_3645_pp0_iter8_reg;
  wire icmp_ln1286_reg_36010;
  wire icmp_ln1586_reg_35810;
  wire \icmp_ln1586_reg_3581[0]_i_2_n_3 ;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_reg[0] ;
  wire \icmp_ln1586_reg_3581_reg[0]_0 ;
  wire \icmp_ln1586_reg_3581_reg[0]_1 ;
  wire \int_width_reg[15] ;
  wire internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire [0:0]internal_full_n_reg_1;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[3] ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[5] ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[6] ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_5_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_2_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_5_n_3 ;
  wire [7:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 ;
  wire [3:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  wire [5:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_4_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_4_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_4_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_4_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_4_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_7_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ;
  wire [3:0]\outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_4 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_5 ;
  wire [7:0]\outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ;
  wire q0_reg_i_22_n_3;
  wire q0_reg_i_23_n_3;
  wire q1_reg_i_11_n_3;
  wire q1_reg_i_12_n_3;
  wire q1_reg_i_13_n_3;
  wire \rampStart_load_reg_1425_reg[7] ;
  wire \rampVal_2_flag_0_reg_502_reg[0] ;
  wire \rampVal_2_flag_1_fu_488_reg[0] ;
  wire \rampVal_2_flag_1_fu_488_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_488_reg[0]_1 ;
  wire [7:0]\rampVal_2_loc_0_fu_344_reg[7] ;
  wire [7:0]\rampVal_2_loc_1_fu_480_reg[7] ;
  wire [7:0]\rampVal_2_new_0_fu_368_reg[7] ;
  wire \rampVal_2_new_1_fu_484_reg[3] ;
  wire \rampVal_2_new_1_fu_484_reg[3]_0 ;
  wire \rampVal_2_new_1_fu_484_reg[4] ;
  wire \rampVal_2_new_1_fu_484_reg[5] ;
  wire [4:0]\rampVal_2_new_1_fu_484_reg[6] ;
  wire [7:0]\rampVal_2_new_1_fu_484_reg[7] ;
  wire \rampVal_2_new_1_fu_484_reg[7]_0 ;
  wire \rampVal_3_flag_0_reg_478_reg[0] ;
  wire \rampVal_3_flag_1_fu_516_reg[0] ;
  wire \rampVal_3_flag_1_fu_516_reg[0]_0 ;
  wire [7:0]\rampVal_3_loc_0_fu_364_reg[7] ;
  wire [7:0]\rampVal_3_loc_1_fu_508_reg[7] ;
  wire [7:0]\rampVal_3_new_0_fu_376_reg[7] ;
  wire \rampVal_3_new_1_fu_512_reg[1] ;
  wire \rampVal_3_new_1_fu_512_reg[2] ;
  wire \rampVal_3_new_1_fu_512_reg[3] ;
  wire \rampVal_3_new_1_fu_512_reg[4] ;
  wire \rampVal_3_new_1_fu_512_reg[5] ;
  wire [6:0]\rampVal_3_new_1_fu_512_reg[6] ;
  wire \rampVal_3_new_1_fu_512_reg[6]_0 ;
  wire [7:0]\rampVal_3_new_1_fu_512_reg[7] ;
  wire \rampVal_3_new_1_fu_512_reg[7]_0 ;
  wire [7:0]\rampVal_loc_0_fu_360_reg[7] ;
  wire \rampVal_loc_1_fu_476_reg[0] ;
  wire \rampVal_loc_1_fu_476_reg[0]_0 ;
  wire \rampVal_loc_1_fu_476_reg[0]_1 ;
  wire [2:0]\rampVal_loc_1_fu_476_reg[2] ;
  wire \rampVal_loc_1_fu_476_reg[2]_0 ;
  wire \rampVal_loc_1_fu_476_reg[3] ;
  wire \rampVal_loc_1_fu_476_reg[4] ;
  wire \rampVal_loc_1_fu_476_reg[5] ;
  wire \rampVal_loc_1_fu_476_reg[6] ;
  wire [7:0]\rampVal_loc_1_fu_476_reg[7] ;
  wire [7:0]\rampVal_loc_1_fu_476_reg[7]_0 ;
  wire \rampVal_loc_1_fu_476_reg[7]_1 ;
  wire \rampVal_loc_1_fu_476_reg[7]_2 ;
  wire [15:0]\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  wire \x_fu_468[15]_i_10_n_3 ;
  wire \x_fu_468[15]_i_11_n_3 ;
  wire \x_fu_468[15]_i_12_n_3 ;
  wire \x_fu_468[15]_i_13_n_3 ;
  wire \x_fu_468[15]_i_14_n_3 ;
  wire \x_fu_468[15]_i_15_n_3 ;
  wire \x_fu_468[15]_i_16_n_3 ;
  wire \x_fu_468[15]_i_17_n_3 ;
  wire \x_fu_468[15]_i_5_n_3 ;
  wire \x_fu_468[15]_i_6_n_3 ;
  wire \x_fu_468[15]_i_7_n_3 ;
  wire \x_fu_468[15]_i_8_n_3 ;
  wire \x_fu_468[15]_i_9_n_3 ;
  wire \x_fu_468[8]_i_2_n_3 ;
  wire \x_fu_468[8]_i_3_n_3 ;
  wire \x_fu_468[8]_i_4_n_3 ;
  wire \x_fu_468[8]_i_5_n_3 ;
  wire \x_fu_468[8]_i_6_n_3 ;
  wire \x_fu_468[8]_i_7_n_3 ;
  wire \x_fu_468[8]_i_8_n_3 ;
  wire \x_fu_468[8]_i_9_n_3 ;
  wire [9:0]\x_fu_468_reg[10] ;
  wire \x_fu_468_reg[15] ;
  wire \x_fu_468_reg[15]_i_3_n_10 ;
  wire \x_fu_468_reg[15]_i_3_n_5 ;
  wire \x_fu_468_reg[15]_i_3_n_6 ;
  wire \x_fu_468_reg[15]_i_3_n_7 ;
  wire \x_fu_468_reg[15]_i_3_n_8 ;
  wire \x_fu_468_reg[15]_i_3_n_9 ;
  wire \x_fu_468_reg[8]_i_1_n_10 ;
  wire \x_fu_468_reg[8]_i_1_n_3 ;
  wire \x_fu_468_reg[8]_i_1_n_4 ;
  wire \x_fu_468_reg[8]_i_1_n_5 ;
  wire \x_fu_468_reg[8]_i_1_n_6 ;
  wire \x_fu_468_reg[8]_i_1_n_7 ;
  wire \x_fu_468_reg[8]_i_1_n_8 ;
  wire \x_fu_468_reg[8]_i_1_n_9 ;
  wire [15:0]\zonePlateVAddr_loc_0_fu_352_reg[15] ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[0] ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[0]_0 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[0]_1 ;
  wire [15:0]\zonePlateVAddr_loc_1_fu_472_reg[15] ;
  wire [7:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_0 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_1 ;
  wire [7:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_2 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[7] ;
  wire [7:6]\NLW_x_fu_468_reg[15]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_x_fu_468_reg[15]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[2]_2 ),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hAA080808AA08AA08)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_2 ),
        .I1(ap_done_cache),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2]_1 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[2] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF2220000D0000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(\int_width_reg[15] ),
        .I4(ap_rst_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter12_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(\int_width_reg[15] ),
        .O(ap_enable_reg_pp0_iter12_reg_2));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFEFEFE)) 
    \g_2_fu_524[0]_i_1 
       (.I0(\g_2_fu_524[0]_i_2_n_3 ),
        .I1(\g_2_fu_524[0]_i_3_n_3 ),
        .I2(internal_full_n_reg),
        .I3(\g_2_fu_524_reg[7] [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\g_2_fu_524[0]_i_4_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] [0]));
  LUT6 #(
    .INIT(64'h888A8888888A888A)) 
    \g_2_fu_524[0]_i_2 
       (.I0(\g_2_fu_524[7]_i_3_n_3 ),
        .I1(\g_2_fu_524_reg[0]_0 ),
        .I2(\g_2_fu_524_reg[0]_1 ),
        .I3(\g_2_fu_524_reg[0] ),
        .I4(\g_2_fu_524_reg[0]_2 ),
        .I5(\g_2_fu_524_reg[0]_3 ),
        .O(\g_2_fu_524[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    \g_2_fu_524[0]_i_3 
       (.I0(\g_2_fu_524[7]_i_4_n_3 ),
        .I1(\g_2_fu_524_reg[0]_4 ),
        .I2(\g_2_fu_524_reg[0]_5 ),
        .I3(\g_2_fu_524_reg[4]_1 ),
        .I4(\g_2_fu_524_reg[0]_6 ),
        .I5(\g_2_fu_524_reg[0]_7 ),
        .O(\g_2_fu_524[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h7F00FFFF)) 
    \g_2_fu_524[0]_i_4 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I1(\rampVal_3_new_1_fu_512_reg[1] ),
        .I2(\rampVal_3_flag_1_fu_516_reg[0] ),
        .I3(\g_2_fu_524_reg[0]_8 ),
        .I4(\g_2_fu_524[1]_i_9_n_3 ),
        .O(\g_2_fu_524[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAEEEE)) 
    \g_2_fu_524[1]_i_1 
       (.I0(\g_2_fu_524[1]_i_2_n_3 ),
        .I1(internal_full_n_reg),
        .I2(\g_2_fu_524_reg[7] [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I4(\g_2_fu_524[1]_i_3_n_3 ),
        .I5(\g_2_fu_524[1]_i_4_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] [1]));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A8AA)) 
    \g_2_fu_524[1]_i_2 
       (.I0(\g_2_fu_524[7]_i_3_n_3 ),
        .I1(\g_2_fu_524_reg[5] ),
        .I2(\g_2_fu_524_reg[1] ),
        .I3(\g_2_fu_524_reg[1]_0 ),
        .I4(\g_2_fu_524_reg[1]_1 ),
        .I5(\g_2_fu_524_reg[0] ),
        .O(\g_2_fu_524[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00737373FFFFFFFF)) 
    \g_2_fu_524[1]_i_3 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 [0]),
        .I5(\g_2_fu_524[1]_i_9_n_3 ),
        .O(\g_2_fu_524[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA88A8)) 
    \g_2_fu_524[1]_i_4 
       (.I0(\g_2_fu_524[7]_i_4_n_3 ),
        .I1(\g_2_fu_524_reg[5]_4 ),
        .I2(\g_2_fu_524_reg[1]_2 ),
        .I3(\g_2_fu_524_reg[1]_3 ),
        .I4(\g_2_fu_524_reg[1]_4 ),
        .I5(\g_2_fu_524_reg[1]_5 ),
        .O(\g_2_fu_524[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h000000A800A800A8)) 
    \g_2_fu_524[1]_i_9 
       (.I0(\hdata_flag_1_fu_500_reg[0]_1 ),
        .I1(\hdata_flag_1_fu_500_reg[0]_0 [0]),
        .I2(\hdata_flag_1_fu_500_reg[0]_0 [1]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ),
        .I4(ap_loop_init_int),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\g_2_fu_524[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0075FF75)) 
    \g_2_fu_524[2]_i_1 
       (.I0(\g_2_fu_524_reg[2] ),
        .I1(\g_2_fu_524_reg[2]_0 ),
        .I2(\g_2_fu_524_reg[2]_1 ),
        .I3(internal_full_n_reg),
        .I4(\g_2_fu_524[2]_i_4_n_3 ),
        .I5(\g_2_fu_524[4]_i_5_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \g_2_fu_524[2]_i_4 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\g_2_fu_524_reg[7] [2]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[2]_i_4_n_3 ),
        .O(\g_2_fu_524[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \g_2_fu_524[3]_i_6 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\g_2_fu_524_reg[7] [3]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[3]_i_4_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \g_2_fu_524[4]_i_1 
       (.I0(\g_2_fu_524_reg[4] ),
        .I1(\g_2_fu_524[7]_i_3_n_3 ),
        .I2(\g_2_fu_524_reg[4]_0 ),
        .I3(\g_2_fu_524[4]_i_4_n_3 ),
        .I4(\g_2_fu_524[4]_i_5_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] [3]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \g_2_fu_524[4]_i_4 
       (.I0(internal_full_n_reg),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[4]_i_4_n_3 ),
        .I2(\g_2_fu_524_reg[7] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\g_2_fu_524[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \g_2_fu_524[4]_i_5 
       (.I0(\g_2_fu_524[7]_i_4_n_3 ),
        .I1(\g_2_fu_524_reg[4]_1 ),
        .I2(\g_2_fu_524_reg[4]_2 ),
        .I3(\g_2_fu_524_reg[0]_4 ),
        .O(\g_2_fu_524[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \g_2_fu_524[5]_i_1 
       (.I0(\g_2_fu_524_reg[5]_0 ),
        .I1(\g_2_fu_524_reg[5]_1 ),
        .I2(\g_2_fu_524_reg[5] ),
        .I3(\g_2_fu_524_reg[5]_2 ),
        .I4(\g_2_fu_524[7]_i_3_n_3 ),
        .I5(\g_2_fu_524[5]_i_6_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \g_2_fu_524[5]_i_12 
       (.I0(\g_2_fu_524_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\g_2_fu_524[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFD0D0D0D0)) 
    \g_2_fu_524[5]_i_6 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[5]_i_4_n_3 ),
        .I1(\g_2_fu_524[5]_i_12_n_3 ),
        .I2(internal_full_n_reg),
        .I3(\g_2_fu_524_reg[5]_3 ),
        .I4(\g_2_fu_524_reg[5]_4 ),
        .I5(\g_2_fu_524[7]_i_4_n_3 ),
        .O(\g_2_fu_524[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF888A)) 
    \g_2_fu_524[6]_i_1 
       (.I0(\g_2_fu_524_reg[6] ),
        .I1(\g_2_fu_524_reg[6]_0 ),
        .I2(\g_2_fu_524_reg[6]_1 ),
        .I3(\g_2_fu_524_reg[6]_2 ),
        .I4(internal_full_n_reg),
        .I5(\g_2_fu_524[6]_i_7_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \g_2_fu_524[6]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_init_int_reg_1),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \g_2_fu_524[6]_i_7 
       (.I0(\g_2_fu_524_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(internal_full_n_reg),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[6]_i_4_n_3 ),
        .O(\g_2_fu_524[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    \g_2_fu_524[7]_i_1 
       (.I0(\g_2_fu_524_reg[7]_0 ),
        .I1(\g_2_fu_524[7]_i_3_n_3 ),
        .I2(\g_2_fu_524[7]_i_4_n_3 ),
        .I3(\g_2_fu_524_reg[7]_1 ),
        .I4(\g_2_fu_524_reg[7]_2 ),
        .I5(\g_2_fu_524[7]_i_7_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] [6]));
  LUT6 #(
    .INIT(64'h7000707077777777)) 
    \g_2_fu_524[7]_i_19 
       (.I0(ap_loop_init_int),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(\rampVal_3_flag_1_fu_516_reg[0] ),
        .I3(\g_2_fu_524[7]_i_7_0 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I5(\g_2_fu_524[7]_i_7_1 ),
        .O(\g_2_fu_524[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \g_2_fu_524[7]_i_3 
       (.I0(\g_2_fu_524_reg[2]_1 ),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(\g_2_fu_524[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \g_2_fu_524[7]_i_4 
       (.I0(ap_loop_init_int_reg_1),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\g_2_fu_524_reg[2]_1 ),
        .O(\g_2_fu_524[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \g_2_fu_524[7]_i_7 
       (.I0(internal_full_n_reg),
        .I1(\g_2_fu_524[7]_i_19_n_3 ),
        .I2(\g_2_fu_524_reg[7] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\g_2_fu_524[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFFFFF020)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(\int_width_reg[15] ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .O(ap_enable_reg_pp0_iter12_reg_3));
  LUT6 #(
    .INIT(64'hBF808080BF80BFBF)) 
    \hBarSel_4_loc_1_fu_504[0]_i_1 
       (.I0(\hBarSel_4_loc_1_fu_504_reg[2] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\hBarSel_4_loc_1_fu_504_reg[0] ),
        .I4(\hBarSel_4_loc_1_fu_504_reg[2]_0 ),
        .I5(Q[0]),
        .O(\hBarSel_4_loc_0_fu_356_reg[2] [0]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \hBarSel_4_loc_1_fu_504[1]_i_1 
       (.I0(\hBarSel_4_loc_1_fu_504_reg[2] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hBarSel_4_loc_1_fu_504_reg[2]_1 [0]),
        .I3(\hBarSel_4_loc_1_fu_504_reg[2]_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\hBarSel_4_loc_0_fu_356_reg[2] [1]));
  LUT6 #(
    .INIT(64'h0000AAAA0000EFAA)) 
    \hBarSel_4_loc_1_fu_504[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I1(\hBarSel_4_loc_1_fu_504_reg[0]_1 ),
        .I2(icmp_ln1057_reg_3645_pp0_iter8_reg),
        .I3(\hBarSel_4_loc_1_fu_504_reg[0]_2 ),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(\hBarSel_4_loc_1_fu_504_reg[0]_0 ),
        .O(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \hBarSel_4_loc_1_fu_504[2]_i_2 
       (.I0(\hBarSel_4_loc_1_fu_504_reg[2] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\hBarSel_4_loc_1_fu_504_reg[2]_1 [1]),
        .I4(\hBarSel_4_loc_1_fu_504_reg[2]_0 ),
        .I5(\hBarSel_4_loc_1_fu_504_reg[2]_2 ),
        .O(\hBarSel_4_loc_0_fu_356_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \hdata_flag_1_fu_500[0]_i_1 
       (.I0(\hdata_flag_1_fu_500_reg[0]_2 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\hdata_flag_1_fu_500_reg[0]_3 ),
        .O(\hdata_flag_0_reg_490_reg[0] ));
  LUT6 #(
    .INIT(64'h808080BFBFBF80BF)) 
    \hdata_loc_1_fu_492[0]_i_1 
       (.I0(\hdata_loc_1_fu_492_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\hdata_new_1_fu_496_reg[6] [0]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [0]),
        .O(\hdata_loc_0_fu_348_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_loc_1_fu_492[1]_i_1 
       (.I0(\hdata_loc_1_fu_492_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[1] ),
        .I3(\hdata_new_1_fu_496_reg[6] [1]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [1]),
        .O(\hdata_loc_0_fu_348_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_loc_1_fu_492[2]_i_1 
       (.I0(\hdata_loc_1_fu_492_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[2] ),
        .I3(\hdata_new_1_fu_496_reg[6] [2]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [2]),
        .O(\hdata_loc_0_fu_348_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_loc_1_fu_492[3]_i_1 
       (.I0(\hdata_loc_1_fu_492_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[3] ),
        .I3(\hdata_new_1_fu_496_reg[6] [3]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [3]),
        .O(\hdata_loc_0_fu_348_reg[7] [3]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_loc_1_fu_492[4]_i_1 
       (.I0(\hdata_loc_1_fu_492_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[4] ),
        .I3(\hdata_new_1_fu_496_reg[6] [4]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [4]),
        .O(\hdata_loc_0_fu_348_reg[7] [4]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_loc_1_fu_492[5]_i_1 
       (.I0(\hdata_loc_1_fu_492_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[5] ),
        .I3(\hdata_new_1_fu_496_reg[6] [5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [5]),
        .O(\hdata_loc_0_fu_348_reg[7] [5]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_loc_1_fu_492[6]_i_1 
       (.I0(\hdata_loc_1_fu_492_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[6]_0 ),
        .I3(\hdata_new_1_fu_496_reg[6] [6]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [6]),
        .O(\hdata_loc_0_fu_348_reg[7] [6]));
  LUT6 #(
    .INIT(64'h00000000ABAAAAAA)) 
    \hdata_loc_1_fu_492[7]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I1(\hdata_flag_1_fu_500_reg[0] ),
        .I2(\hdata_flag_1_fu_500_reg[0]_0 [0]),
        .I3(\hdata_flag_1_fu_500_reg[0]_0 [1]),
        .I4(\hdata_flag_1_fu_500_reg[0]_1 ),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \hdata_loc_1_fu_492[7]_i_2 
       (.I0(\hdata_loc_1_fu_492_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\hdata_new_1_fu_496_reg[7]_0 ),
        .O(\hdata_loc_0_fu_348_reg[7] [7]));
  LUT6 #(
    .INIT(64'h808080BFBFBF80BF)) 
    \hdata_new_1_fu_496[0]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\hdata_new_1_fu_496_reg[6] [0]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [0]),
        .O(\hdata_new_0_fu_372_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_new_1_fu_496[1]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[1] ),
        .I3(\hdata_new_1_fu_496_reg[6] [1]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [1]),
        .O(\hdata_new_0_fu_372_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_new_1_fu_496[2]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[2] ),
        .I3(\hdata_new_1_fu_496_reg[6] [2]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [2]),
        .O(\hdata_new_0_fu_372_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_new_1_fu_496[3]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[3] ),
        .I3(\hdata_new_1_fu_496_reg[6] [3]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [3]),
        .O(\hdata_new_0_fu_372_reg[7] [3]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_new_1_fu_496[4]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[4] ),
        .I3(\hdata_new_1_fu_496_reg[6] [4]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [4]),
        .O(\hdata_new_0_fu_372_reg[7] [4]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_new_1_fu_496[5]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[5] ),
        .I3(\hdata_new_1_fu_496_reg[6] [5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [5]),
        .O(\hdata_new_0_fu_372_reg[7] [5]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \hdata_new_1_fu_496[6]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\hdata_new_1_fu_496_reg[6]_0 ),
        .I3(\hdata_new_1_fu_496_reg[6] [6]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_loc_1_fu_492_reg[6] [6]),
        .O(\hdata_new_0_fu_372_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \hdata_new_1_fu_496[7]_i_1 
       (.I0(\hdata_new_1_fu_496_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\hdata_new_1_fu_496_reg[7]_0 ),
        .O(\hdata_new_0_fu_372_reg[7] [7]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFB)) 
    \icmp_ln1028_reg_3575[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I5(\icmp_ln1028_reg_3575[0]_i_3_n_3 ),
        .O(icmp_ln1028_fu_1417_p2));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1028_reg_3575[0]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1028_reg_3575[0]_i_3 
       (.I0(\icmp_ln1586_reg_3581[0]_i_2_n_3 ),
        .I1(B[11]),
        .I2(B[10]),
        .I3(\x_fu_468_reg[15] ),
        .I4(B[8]),
        .I5(\icmp_ln1028_reg_3575[0]_i_4_n_3 ),
        .O(\icmp_ln1028_reg_3575[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1028_reg_3575[0]_i_4 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [13]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [14]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [12]),
        .O(\icmp_ln1028_reg_3575[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1111000011110001)) 
    \icmp_ln1051_reg_3609[0]_i_2 
       (.I0(\icmp_ln1028_reg_3575[0]_i_3_n_3 ),
        .I1(\and_ln1293_reg_3605_reg[0]_0 ),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .O(icmp_ln1051_fu_1492_p2));
  LUT6 #(
    .INIT(64'h0200020000000200)) 
    \icmp_ln1286_reg_3601[0]_i_2 
       (.I0(\int_width_reg[15] ),
        .I1(\and_ln1293_reg_3605_reg[0] ),
        .I2(\hdata_flag_1_fu_500_reg[0]_0 [0]),
        .I3(\hdata_flag_1_fu_500_reg[0]_0 [1]),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(icmp_ln1286_reg_36010));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln1586_reg_3581[0]_i_1 
       (.I0(\icmp_ln1586_reg_3581_reg[0]_0 ),
        .I1(B[7]),
        .I2(B[6]),
        .I3(B[3]),
        .I4(\icmp_ln1586_reg_3581[0]_i_2_n_3 ),
        .I5(icmp_ln1586_reg_35810),
        .O(\icmp_ln1586_reg_3581_reg[0] ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF00FE)) 
    \icmp_ln1586_reg_3581[0]_i_2 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [0]),
        .O(\icmp_ln1586_reg_3581[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    \icmp_ln1586_reg_3581[0]_i_3 
       (.I0(\int_width_reg[15] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\hdata_flag_1_fu_500_reg[0]_0 [0]),
        .I4(\hdata_flag_1_fu_500_reg[0]_0 [1]),
        .I5(\icmp_ln1586_reg_3581_reg[0]_1 ),
        .O(icmp_ln1586_reg_35810));
  LUT6 #(
    .INIT(64'hFFD00000FFD0FFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ),
        .I4(ap_loop_init_int_reg_2),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[0]_i_5_n_3 ),
        .O(\rampVal_loc_1_fu_476_reg[2] [0]));
  LUT6 #(
    .INIT(64'h00FF474747474747)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [0]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[6] [0]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF545454FF54)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[1]_i_2_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[1] ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [1]),
        .O(\rampVal_loc_1_fu_476_reg[2] [1]));
  LUT6 #(
    .INIT(64'h0DDD0000FFFFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_2 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 [1]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [1]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ),
        .I5(ap_loop_init_int_reg_2),
        .O(\outpix_0_0_0_0_0_load368_fu_520[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEFE0000)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[2] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ),
        .I4(ap_loop_init_int_reg_2),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[2]_i_5_n_3 ),
        .O(\rampVal_loc_1_fu_476_reg[2] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [2]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\rampVal_3_new_1_fu_512_reg[6] [2]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_6 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [3]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\rampVal_3_new_1_fu_512_reg[6] [3]),
        .O(\outpix_0_0_0_0_0_load366_fu_332_reg[3] ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_7 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_flag_1_fu_516_reg[0] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [5]),
        .O(\outpix_0_0_0_0_0_load366_fu_332_reg[5] ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[6] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_flag_1_fu_516_reg[0] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [6]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [6]),
        .O(\outpix_0_0_0_0_0_load366_fu_332_reg[6] ));
  LUT6 #(
    .INIT(64'hBB0BBBBBBBBBBBBB)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_init_int_reg_2),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'h707F0000FFFFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_15 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [7]),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 [3]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ),
        .I5(ap_loop_init_int_reg_2),
        .O(\rampStart_load_reg_1425_reg[7] ));
  LUT6 #(
    .INIT(64'hFF2A2A2AFFFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[0] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\g_2_fu_524[0]_i_4_n_3 ),
        .O(ap_loop_init_int_reg_0[0]));
  LUT6 #(
    .INIT(64'hFF2A2A2AFFFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [1]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\g_2_fu_524[1]_i_3_n_3 ),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2A2A2A)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[2] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [2]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[2]_i_4_n_3 ),
        .O(ap_loop_init_int_reg_0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_4 
       (.I0(\g_2_fu_524[1]_i_9_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ),
        .I2(\rampVal_3_flag_1_fu_516_reg[0] ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2A2A2A)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [3]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[3]_i_4_n_3 ),
        .O(ap_loop_init_int_reg_0[3]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_4 
       (.I0(\g_2_fu_524[1]_i_9_n_3 ),
        .I1(\rampVal_3_flag_1_fu_516_reg[0] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2A2A2A)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [4]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[4]_i_4_n_3 ),
        .O(ap_loop_init_int_reg_0[4]));
  LUT6 #(
    .INIT(64'hAAA0A0A0AA808080)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_4 
       (.I0(\g_2_fu_524[1]_i_9_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 [1]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFF2A2A2AFFFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[5] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [5]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[5]_i_4_n_3 ),
        .O(ap_loop_init_int_reg_0[5]));
  LUT6 #(
    .INIT(64'h07770333FFFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_4 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 [2]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ),
        .I5(\g_2_fu_524[1]_i_9_n_3 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2A2A2A)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[6] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [6]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_4_n_3 ),
        .O(ap_loop_init_int_reg_0[6]));
  LUT6 #(
    .INIT(64'hAAAAA080A080A080)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_4 
       (.I0(\g_2_fu_524[1]_i_9_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_4 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_5 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 [3]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2AAAAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[7]_i_7_n_3 ),
        .O(ap_loop_init_int_reg_0[7]));
  LUT6 #(
    .INIT(64'h7777777707070777)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(\hdata_flag_1_fu_500_reg[0]_1 ),
        .I3(\hdata_flag_1_fu_500_reg[0]_0 [0]),
        .I4(\hdata_flag_1_fu_500_reg[0]_0 [1]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_7 
       (.I0(\g_2_fu_524[7]_i_19_n_3 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7] [7]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_1__0
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2__0
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3__0
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \phi_mul_fu_464[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    q0_reg_i_10
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_11
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_12
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_13
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_14
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_15
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_16
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_17
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_18
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_19
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    q0_reg_i_2
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [10]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .I2(q0_reg_i_22_n_3),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .O(ADDRARDADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_20
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_21
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    q0_reg_i_22
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .O(q0_reg_i_22_n_3));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    q0_reg_i_23
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .O(q0_reg_i_23_n_3));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q0_reg_i_3
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I4(q0_reg_i_22_n_3),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    q0_reg_i_4
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I4(q0_reg_i_23_n_3),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    q0_reg_i_5
       (.I0(B[7]),
        .I1(B[5]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I3(B[3]),
        .I4(B[4]),
        .I5(B[6]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    q0_reg_i_6
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    q0_reg_i_7
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    q0_reg_i_8
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    q0_reg_i_9
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h000055550000666A)) 
    q1_reg_i_1
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [10]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .I2(q1_reg_i_11_n_3),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .O(\x_fu_468_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    q1_reg_i_10
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .O(\x_fu_468_reg[10] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888000)) 
    q1_reg_i_11
       (.I0(B[6]),
        .I1(B[4]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I3(B[2]),
        .I4(B[3]),
        .I5(B[5]),
        .O(q1_reg_i_11_n_3));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    q1_reg_i_12
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .O(q1_reg_i_12_n_3));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    q1_reg_i_13
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .O(q1_reg_i_13_n_3));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    q1_reg_i_2
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I2(q1_reg_i_12_n_3),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .O(\x_fu_468_reg[10] [8]));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q1_reg_i_3
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I4(q1_reg_i_12_n_3),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .O(\x_fu_468_reg[10] [7]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    q1_reg_i_4
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I4(q1_reg_i_13_n_3),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .O(\x_fu_468_reg[10] [6]));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    q1_reg_i_5
       (.I0(B[6]),
        .I1(B[4]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I3(B[2]),
        .I4(B[3]),
        .I5(B[5]),
        .O(\x_fu_468_reg[10] [5]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    q1_reg_i_6
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .O(\x_fu_468_reg[10] [4]));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    q1_reg_i_7
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I5(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .O(\x_fu_468_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    q1_reg_i_8
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I4(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .O(\x_fu_468_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    q1_reg_i_9
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .O(\x_fu_468_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_2_flag_1_fu_488[0]_i_1 
       (.I0(\rampVal_2_flag_1_fu_488_reg[0]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_flag_1_fu_488_reg[0]_1 ),
        .O(\rampVal_2_flag_0_reg_502_reg[0] ));
  LUT5 #(
    .INIT(32'hBF80BFBF)) 
    \rampVal_2_loc_1_fu_480[0]_i_1 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8080808080BFBF80)) 
    \rampVal_2_loc_1_fu_480[1]_i_1 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[6] [1]),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [1]));
  LUT6 #(
    .INIT(64'h888888888BBBB888)) 
    \rampVal_2_loc_1_fu_480[2]_i_1 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_2_new_1_fu_484_reg[6] [1]),
        .I3(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [2]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB88888888BBBBBBB)) 
    \rampVal_2_loc_1_fu_480[3]_i_1 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .I3(\rampVal_2_new_1_fu_484_reg[3] ),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [2]),
        .I5(\rampVal_2_new_1_fu_484_reg[3]_0 ),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_2_loc_1_fu_480[4]_i_1 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[4] ),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBF80BF8080BFBF80)) 
    \rampVal_2_loc_1_fu_480[5]_i_1 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[5] ),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [3]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [5]));
  LUT6 #(
    .INIT(64'h888888888BBBB888)) 
    \rampVal_2_loc_1_fu_480[6]_i_1 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_2_new_1_fu_484_reg[6] [3]),
        .I3(\rampVal_2_new_1_fu_484_reg[5] ),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [4]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    \rampVal_2_loc_1_fu_480[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\rampVal_2_flag_1_fu_488_reg[0] ),
        .O(ap_enable_reg_pp0_iter12_reg));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_2_loc_1_fu_480[7]_i_2 
       (.I0(\rampVal_2_loc_1_fu_480_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[7]_0 ),
        .O(\rampVal_2_loc_0_fu_344_reg[7] [7]));
  LUT5 #(
    .INIT(32'hBF80BFBF)) 
    \rampVal_2_new_1_fu_484[0]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .O(\rampVal_2_new_0_fu_368_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8080808080BFBF80)) 
    \rampVal_2_new_1_fu_484[1]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[6] [1]),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_368_reg[7] [1]));
  LUT6 #(
    .INIT(64'h888888888BBBB888)) 
    \rampVal_2_new_1_fu_484[2]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_2_new_1_fu_484_reg[6] [1]),
        .I3(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [2]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_368_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB88888888BBBBBBB)) 
    \rampVal_2_new_1_fu_484[3]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_2_new_1_fu_484_reg[6] [0]),
        .I3(\rampVal_2_new_1_fu_484_reg[3] ),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [2]),
        .I5(\rampVal_2_new_1_fu_484_reg[3]_0 ),
        .O(\rampVal_2_new_0_fu_368_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_2_new_1_fu_484[4]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[4] ),
        .O(\rampVal_2_new_0_fu_368_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBF80BF8080BFBF80)) 
    \rampVal_2_new_1_fu_484[5]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[5] ),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [3]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_368_reg[7] [5]));
  LUT6 #(
    .INIT(64'h888888888BBBB888)) 
    \rampVal_2_new_1_fu_484[6]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_2_new_1_fu_484_reg[6] [3]),
        .I3(\rampVal_2_new_1_fu_484_reg[5] ),
        .I4(\rampVal_2_new_1_fu_484_reg[6] [4]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_new_0_fu_368_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_2_new_1_fu_484[7]_i_1 
       (.I0(\rampVal_2_new_1_fu_484_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_2_new_1_fu_484_reg[7]_0 ),
        .O(\rampVal_2_new_0_fu_368_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_3_flag_1_fu_516[0]_i_1 
       (.I0(\rampVal_3_flag_1_fu_516_reg[0]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_3_flag_1_fu_516_reg[0] ),
        .O(\rampVal_3_flag_0_reg_478_reg[0] ));
  LUT6 #(
    .INIT(64'hFF47474700474747)) 
    \rampVal_3_loc_1_fu_508[0]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [0]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[6] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\rampVal_3_loc_1_fu_508_reg[7] [0]),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_loc_1_fu_508[1]_i_1 
       (.I0(\rampVal_3_loc_1_fu_508_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[1] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [1]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [1]),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_loc_1_fu_508[2]_i_1 
       (.I0(\rampVal_3_loc_1_fu_508_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[2] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [2]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [2]),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_loc_1_fu_508[3]_i_1 
       (.I0(\rampVal_3_loc_1_fu_508_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[3] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [3]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [3]),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [3]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_loc_1_fu_508[4]_i_1 
       (.I0(\rampVal_3_loc_1_fu_508_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[4] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [4]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [4]),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [4]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_loc_1_fu_508[5]_i_1 
       (.I0(\rampVal_3_loc_1_fu_508_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[5] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [5]),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [5]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_loc_1_fu_508[6]_i_1 
       (.I0(\rampVal_3_loc_1_fu_508_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[6]_0 ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [6]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [6]),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [6]));
  LUT3 #(
    .INIT(8'h0B)) 
    \rampVal_3_loc_1_fu_508[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_init_int_reg_2),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_3_loc_1_fu_508[7]_i_2 
       (.I0(\rampVal_3_loc_1_fu_508_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_3_new_1_fu_512_reg[7]_0 ),
        .O(\rampVal_3_loc_0_fu_364_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rampVal_3_loc_1_fu_508[7]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(\rampVal_3_flag_1_fu_516_reg[0] ),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'hFF47474700474747)) 
    \rampVal_3_new_1_fu_512[0]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [0]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[6] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\rampVal_3_new_1_fu_512_reg[7] [0]),
        .O(\rampVal_3_new_0_fu_376_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_new_1_fu_512[1]_i_1 
       (.I0(\rampVal_3_new_1_fu_512_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[1] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [1]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [1]),
        .O(\rampVal_3_new_0_fu_376_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_new_1_fu_512[2]_i_1 
       (.I0(\rampVal_3_new_1_fu_512_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[2] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [2]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [2]),
        .O(\rampVal_3_new_0_fu_376_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_new_1_fu_512[3]_i_1 
       (.I0(\rampVal_3_new_1_fu_512_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[3] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [3]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [3]),
        .O(\rampVal_3_new_0_fu_376_reg[7] [3]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_new_1_fu_512[4]_i_1 
       (.I0(\rampVal_3_new_1_fu_512_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[4] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [4]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [4]),
        .O(\rampVal_3_new_0_fu_376_reg[7] [4]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_new_1_fu_512[5]_i_1 
       (.I0(\rampVal_3_new_1_fu_512_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[5] ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [5]),
        .O(\rampVal_3_new_0_fu_376_reg[7] [5]));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \rampVal_3_new_1_fu_512[6]_i_1 
       (.I0(\rampVal_3_new_1_fu_512_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_3_new_1_fu_512_reg[6]_0 ),
        .I3(\rampVal_3_new_1_fu_512_reg[6] [6]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 [6]),
        .O(\rampVal_3_new_0_fu_376_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \rampVal_3_new_1_fu_512[7]_i_1 
       (.I0(\rampVal_3_new_1_fu_512_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_3_new_1_fu_512_reg[7]_0 ),
        .O(\rampVal_3_new_0_fu_376_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBF808080BF80BFBF)) 
    \rampVal_loc_1_fu_476[0]_i_1 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_loc_1_fu_476_reg[7]_0 [0]),
        .I4(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 [0]),
        .O(\rampVal_loc_0_fu_360_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \rampVal_loc_1_fu_476[1]_i_1 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_loc_1_fu_476_reg[7]_0 [1]),
        .I3(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 [0]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 [1]),
        .O(\rampVal_loc_0_fu_360_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rampVal_loc_1_fu_476[2]_i_1 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_loc_1_fu_476_reg[7]_0 [2]),
        .I4(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I5(\rampVal_loc_1_fu_476_reg[2]_0 ),
        .O(\rampVal_loc_0_fu_360_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rampVal_loc_1_fu_476[3]_i_1 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_loc_1_fu_476_reg[7]_0 [3]),
        .I4(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I5(\rampVal_loc_1_fu_476_reg[3] ),
        .O(\rampVal_loc_0_fu_360_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rampVal_loc_1_fu_476[4]_i_1 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_loc_1_fu_476_reg[7]_0 [4]),
        .I4(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I5(\rampVal_loc_1_fu_476_reg[4] ),
        .O(\rampVal_loc_0_fu_360_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rampVal_loc_1_fu_476[5]_i_1 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_loc_1_fu_476_reg[7]_0 [5]),
        .I4(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I5(\rampVal_loc_1_fu_476_reg[5] ),
        .O(\rampVal_loc_0_fu_360_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \rampVal_loc_1_fu_476[6]_i_1 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\rampVal_loc_1_fu_476_reg[7]_0 [6]),
        .I3(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 [2]),
        .I5(\rampVal_loc_1_fu_476_reg[6] ),
        .O(\rampVal_loc_0_fu_360_reg[7] [6]));
  LUT6 #(
    .INIT(64'h0B0A0B0A0B0A0A0A)) 
    \rampVal_loc_1_fu_476[7]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I1(\rampVal_loc_1_fu_476_reg[0] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\rampVal_loc_1_fu_476_reg[0]_0 ),
        .I4(icmp_ln1028_reg_3575_pp0_iter9_reg),
        .I5(\rampVal_loc_1_fu_476_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter10_reg));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rampVal_loc_1_fu_476[7]_i_2 
       (.I0(\rampVal_loc_1_fu_476_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rampVal_loc_1_fu_476_reg[7]_0 [7]),
        .I4(\rampVal_loc_1_fu_476_reg[7]_1 ),
        .I5(\rampVal_loc_1_fu_476_reg[7]_2 ),
        .O(\rampVal_loc_0_fu_360_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0808000800000000)) 
    \xBar_V[10]_i_1 
       (.I0(\int_width_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(\hBarSel_4_loc_1_fu_504_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(icmp_ln1028_fu_1417_p2),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_468[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \x_fu_468[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\int_width_reg[15] ),
        .O(ap_enable_reg_pp0_iter12_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[15]_i_10 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[15]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[15]_i_11 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[15]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \x_fu_468[15]_i_12 
       (.I0(\x_fu_468[15]_i_14_n_3 ),
        .I1(B[9]),
        .I2(ap_enable_reg_pp0_iter1_reg_1[9]),
        .I3(\x_fu_468[15]_i_15_n_3 ),
        .I4(\x_fu_468[15]_i_16_n_3 ),
        .I5(\x_fu_468[15]_i_17_n_3 ),
        .O(\x_fu_468[15]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_468[15]_i_13 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [13]),
        .I1(ap_enable_reg_pp0_iter1_reg_1[13]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [14]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I5(ap_enable_reg_pp0_iter1_reg_1[14]),
        .O(\x_fu_468[15]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_fu_468[15]_i_14 
       (.I0(B[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_1[6]),
        .I2(ap_enable_reg_pp0_iter1_reg_1[7]),
        .I3(B[7]),
        .I4(ap_enable_reg_pp0_iter1_reg_1[8]),
        .I5(B[8]),
        .O(\x_fu_468[15]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_468[15]_i_15 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [11]),
        .I1(ap_enable_reg_pp0_iter1_reg_1[11]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I5(ap_enable_reg_pp0_iter1_reg_1[10]),
        .O(\x_fu_468[15]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_fu_468[15]_i_16 
       (.I0(B[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_1[2]),
        .I3(B[2]),
        .I4(ap_enable_reg_pp0_iter1_reg_1[1]),
        .I5(B[1]),
        .O(\x_fu_468[15]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_fu_468[15]_i_17 
       (.I0(B[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_1[3]),
        .I2(ap_enable_reg_pp0_iter1_reg_1[5]),
        .I3(B[5]),
        .I4(ap_enable_reg_pp0_iter1_reg_1[4]),
        .I5(B[4]),
        .O(\x_fu_468[15]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \x_fu_468[15]_i_2 
       (.I0(\int_width_reg[15] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(ap_enable_reg_pp0_iter12_reg_1));
  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    \x_fu_468[15]_i_4 
       (.I0(\x_fu_468[15]_i_12_n_3 ),
        .I1(ap_enable_reg_pp0_iter1_reg_1[15]),
        .I2(\x_fu_468_reg[15] ),
        .I3(\x_fu_468[15]_i_13_n_3 ),
        .I4(ap_enable_reg_pp0_iter1_reg_1[12]),
        .I5(B[12]),
        .O(\int_width_reg[15] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[15]_i_5 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[15]_i_6 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[15]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[15]_i_7 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[15]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[15]_i_8 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[15]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[15]_i_9 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[15]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_2 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_3 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_4 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_5 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_6 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_7 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_8 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_468[8]_i_9 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .O(\x_fu_468[8]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_468_reg[15]_i_3 
       (.CI(\x_fu_468_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_468_reg[15]_i_3_CO_UNCONNECTED [7:6],\x_fu_468_reg[15]_i_3_n_5 ,\x_fu_468_reg[15]_i_3_n_6 ,\x_fu_468_reg[15]_i_3_n_7 ,\x_fu_468_reg[15]_i_3_n_8 ,\x_fu_468_reg[15]_i_3_n_9 ,\x_fu_468_reg[15]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_468_reg[15]_i_3_O_UNCONNECTED [7],D[15:9]}),
        .S({1'b0,\x_fu_468[15]_i_5_n_3 ,\x_fu_468[15]_i_6_n_3 ,\x_fu_468[15]_i_7_n_3 ,\x_fu_468[15]_i_8_n_3 ,\x_fu_468[15]_i_9_n_3 ,\x_fu_468[15]_i_10_n_3 ,\x_fu_468[15]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_468_reg[8]_i_1 
       (.CI(B[0]),
        .CI_TOP(1'b0),
        .CO({\x_fu_468_reg[8]_i_1_n_3 ,\x_fu_468_reg[8]_i_1_n_4 ,\x_fu_468_reg[8]_i_1_n_5 ,\x_fu_468_reg[8]_i_1_n_6 ,\x_fu_468_reg[8]_i_1_n_7 ,\x_fu_468_reg[8]_i_1_n_8 ,\x_fu_468_reg[8]_i_1_n_9 ,\x_fu_468_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:1]),
        .S({\x_fu_468[8]_i_2_n_3 ,\x_fu_468[8]_i_3_n_3 ,\x_fu_468[8]_i_4_n_3 ,\x_fu_468[8]_i_5_n_3 ,\x_fu_468[8]_i_6_n_3 ,\x_fu_468[8]_i_7_n_3 ,\x_fu_468[8]_i_8_n_3 ,\x_fu_468[8]_i_9_n_3 }));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[0]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[0]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[10]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [2]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [2]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[11]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [11]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [3]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [3]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [11]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[12]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [12]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [4]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [4]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [12]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[13]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [13]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [5]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [5]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [13]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[14]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [14]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [6]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [6]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [14]));
  LUT6 #(
    .INIT(64'h4F4F4F4444444444)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg),
        .I2(\zonePlateVAddr_loc_1_fu_472_reg[0] ),
        .I3(and_ln1293_reg_3605_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[0]_0 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[0]_1 ),
        .O(\and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_2 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [15]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [7]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [7]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [15]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[1]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[1]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [1]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[2]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[2]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [2]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[3]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[3]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [3]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[4]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[4]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [4]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[5]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[5]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [5]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[6]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[6]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [6]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \zonePlateVAddr_loc_1_fu_472[7]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(O[7]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[8]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [0]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [0]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \zonePlateVAddr_loc_1_fu_472[9]_i_1 
       (.I0(\zonePlateVAddr_loc_1_fu_472_reg[15] [9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_loc_1_fu_472_reg[15]_0 [1]),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .I5(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [1]),
        .O(\zonePlateVAddr_loc_0_fu_352_reg[15] [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (sel,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q,
    p_i_17);
  output [10:0]sel;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input [15:0]Q;
  input [15:0]p_i_17;

  wire [15:0]B;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_clk;
  wire [15:0]p_i_17;
  wire [10:0]sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U
       (.B(B),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_i_17_0(p_i_17),
        .sel(sel));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6
   (sel,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q,
    p_i_17_0);
  output [10:0]sel;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input [15:0]Q;
  input [15:0]p_i_17_0;

  wire [15:0]B;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]Q;
  wire ap_clk;
  wire [15:0]p_i_17_0;
  wire p_i_17_n_10;
  wire p_i_17_n_11;
  wire p_i_17_n_12;
  wire p_i_17_n_13;
  wire p_i_17_n_14;
  wire p_i_17_n_15;
  wire p_i_17_n_16;
  wire p_i_17_n_17;
  wire p_i_17_n_18;
  wire p_i_17_n_4;
  wire p_i_17_n_5;
  wire p_i_17_n_6;
  wire p_i_17_n_7;
  wire p_i_17_n_8;
  wire p_i_17_n_9;
  wire p_i_18_n_10;
  wire p_i_18_n_11;
  wire p_i_18_n_12;
  wire p_i_18_n_13;
  wire p_i_18_n_14;
  wire p_i_18_n_15;
  wire p_i_18_n_16;
  wire p_i_18_n_17;
  wire p_i_18_n_18;
  wire p_i_18_n_3;
  wire p_i_18_n_4;
  wire p_i_18_n_5;
  wire p_i_18_n_6;
  wire p_i_18_n_7;
  wire p_i_18_n_8;
  wire p_i_18_n_9;
  wire p_i_19_n_3;
  wire p_i_20_n_3;
  wire p_i_21_n_3;
  wire p_i_22_n_3;
  wire p_i_23_n_3;
  wire p_i_24_n_3;
  wire p_i_25_n_3;
  wire p_i_26_n_3;
  wire p_i_27_n_3;
  wire p_i_28_n_3;
  wire p_i_29_n_3;
  wire p_i_30_n_3;
  wire p_i_31_n_3;
  wire p_i_32_n_3;
  wire p_i_33_n_3;
  wire p_i_34_n_3;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [10:0]sel;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire [7:7]NLW_p_i_17_CO_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_17_n_11,p_i_17_n_12,p_i_17_n_13,p_i_17_n_14,p_i_17_n_15,p_i_17_n_16,p_i_17_n_17,p_i_17_n_18,p_i_18_n_11,p_i_18_n_12,p_i_18_n_13,p_i_18_n_14,p_i_18_n_15,p_i_18_n_16,p_i_18_n_17,p_i_18_n_18}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:16],sel,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_17
       (.CI(p_i_18_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_17_CO_UNCONNECTED[7],p_i_17_n_4,p_i_17_n_5,p_i_17_n_6,p_i_17_n_7,p_i_17_n_8,p_i_17_n_9,p_i_17_n_10}),
        .DI({1'b0,Q[14:8]}),
        .O({p_i_17_n_11,p_i_17_n_12,p_i_17_n_13,p_i_17_n_14,p_i_17_n_15,p_i_17_n_16,p_i_17_n_17,p_i_17_n_18}),
        .S({p_i_19_n_3,p_i_20_n_3,p_i_21_n_3,p_i_22_n_3,p_i_23_n_3,p_i_24_n_3,p_i_25_n_3,p_i_26_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_18
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_18_n_3,p_i_18_n_4,p_i_18_n_5,p_i_18_n_6,p_i_18_n_7,p_i_18_n_8,p_i_18_n_9,p_i_18_n_10}),
        .DI(Q[7:0]),
        .O({p_i_18_n_11,p_i_18_n_12,p_i_18_n_13,p_i_18_n_14,p_i_18_n_15,p_i_18_n_16,p_i_18_n_17,p_i_18_n_18}),
        .S({p_i_27_n_3,p_i_28_n_3,p_i_29_n_3,p_i_30_n_3,p_i_31_n_3,p_i_32_n_3,p_i_33_n_3,p_i_34_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_19
       (.I0(p_i_17_0[15]),
        .I1(Q[15]),
        .O(p_i_19_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20
       (.I0(Q[14]),
        .I1(p_i_17_0[14]),
        .O(p_i_20_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21
       (.I0(Q[13]),
        .I1(p_i_17_0[13]),
        .O(p_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22
       (.I0(Q[12]),
        .I1(p_i_17_0[12]),
        .O(p_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23
       (.I0(Q[11]),
        .I1(p_i_17_0[11]),
        .O(p_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_24
       (.I0(Q[10]),
        .I1(p_i_17_0[10]),
        .O(p_i_24_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_25
       (.I0(Q[9]),
        .I1(p_i_17_0[9]),
        .O(p_i_25_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_26
       (.I0(Q[8]),
        .I1(p_i_17_0[8]),
        .O(p_i_26_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_27
       (.I0(Q[7]),
        .I1(p_i_17_0[7]),
        .O(p_i_27_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_28
       (.I0(Q[6]),
        .I1(p_i_17_0[6]),
        .O(p_i_28_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_29
       (.I0(Q[5]),
        .I1(p_i_17_0[5]),
        .O(p_i_29_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_30
       (.I0(Q[4]),
        .I1(p_i_17_0[4]),
        .O(p_i_30_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_31
       (.I0(Q[3]),
        .I1(p_i_17_0[3]),
        .O(p_i_31_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_32
       (.I0(Q[2]),
        .I1(p_i_17_0[2]),
        .O(p_i_32_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_33
       (.I0(Q[1]),
        .I1(p_i_17_0[1]),
        .O(p_i_33_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_34
       (.I0(Q[0]),
        .I1(p_i_17_0[0]),
        .O(p_i_34_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1
   (O,
    \add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ,
    \b_reg_3624_pp0_iter10_reg_reg[1]__0 ,
    \b_reg_3624_pp0_iter10_reg_reg[2]__0 ,
    \b_reg_3624_pp0_iter10_reg_reg[3]__0 ,
    E,
    ap_clk,
    Q,
    add_ln1260_reg_3664_pp0_iter10_reg,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ,
    zext_ln1259_fu_2452_p1,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 );
  output [7:0]O;
  output [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  output \b_reg_3624_pp0_iter10_reg_reg[1]__0 ;
  output \b_reg_3624_pp0_iter10_reg_reg[2]__0 ;
  output \b_reg_3624_pp0_iter10_reg_reg[3]__0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [15:0]add_ln1260_reg_3664_pp0_iter10_reg;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  input [2:0]zext_ln1259_fu_2452_p1;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;

  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire [15:0]add_ln1260_reg_3664_pp0_iter10_reg;
  wire [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  wire ap_clk;
  wire \b_reg_3624_pp0_iter10_reg_reg[1]__0 ;
  wire \b_reg_3624_pp0_iter10_reg_reg[2]__0 ;
  wire \b_reg_3624_pp0_iter10_reg_reg[3]__0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  wire [2:0]zext_ln1259_fu_2452_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7 design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U
       (.E(E),
        .O(O),
        .Q(Q),
        .add_ln1260_reg_3664_pp0_iter10_reg(add_ln1260_reg_3664_pp0_iter10_reg),
        .\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 (\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ),
        .ap_clk(ap_clk),
        .\b_reg_3624_pp0_iter10_reg_reg[1]__0 (\b_reg_3624_pp0_iter10_reg_reg[1]__0 ),
        .\b_reg_3624_pp0_iter10_reg_reg[2]__0 (\b_reg_3624_pp0_iter10_reg_reg[2]__0 ),
        .\b_reg_3624_pp0_iter10_reg_reg[3]__0 (\b_reg_3624_pp0_iter10_reg_reg[3]__0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ),
        .zext_ln1259_fu_2452_p1(zext_ln1259_fu_2452_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7
   (O,
    \add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ,
    \b_reg_3624_pp0_iter10_reg_reg[1]__0 ,
    \b_reg_3624_pp0_iter10_reg_reg[2]__0 ,
    \b_reg_3624_pp0_iter10_reg_reg[3]__0 ,
    E,
    ap_clk,
    Q,
    add_ln1260_reg_3664_pp0_iter10_reg,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ,
    zext_ln1259_fu_2452_p1,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 );
  output [7:0]O;
  output [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  output \b_reg_3624_pp0_iter10_reg_reg[1]__0 ;
  output \b_reg_3624_pp0_iter10_reg_reg[2]__0 ;
  output \b_reg_3624_pp0_iter10_reg_reg[3]__0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [15:0]add_ln1260_reg_3664_pp0_iter10_reg;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  input [2:0]zext_ln1259_fu_2452_p1;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;

  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire [15:0]add_ln1260_reg_3664_pp0_iter10_reg;
  wire [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  wire ap_clk;
  wire \b_reg_3624_pp0_iter10_reg_reg[1]__0 ;
  wire \b_reg_3624_pp0_iter10_reg_reg[2]__0 ;
  wire \b_reg_3624_pp0_iter10_reg_reg[3]__0 ;
  wire \g_2_fu_524[6]_i_41_n_3 ;
  wire \g_2_fu_524[6]_i_42_n_3 ;
  wire \g_2_fu_524[6]_i_43_n_3 ;
  wire \g_2_fu_524[6]_i_44_n_3 ;
  wire \g_2_fu_524[6]_i_45_n_3 ;
  wire \g_2_fu_524[6]_i_46_n_3 ;
  wire \g_2_fu_524[6]_i_47_n_3 ;
  wire \g_2_fu_524[6]_i_48_n_3 ;
  wire \g_2_fu_524[6]_i_50_n_3 ;
  wire \g_2_fu_524[6]_i_51_n_3 ;
  wire \g_2_fu_524[6]_i_52_n_3 ;
  wire \g_2_fu_524[6]_i_53_n_3 ;
  wire \g_2_fu_524[6]_i_54_n_3 ;
  wire \g_2_fu_524[6]_i_55_n_3 ;
  wire \g_2_fu_524[6]_i_56_n_3 ;
  wire \g_2_fu_524[6]_i_57_n_3 ;
  wire \g_2_fu_524[6]_i_59_n_3 ;
  wire \g_2_fu_524[6]_i_60_n_3 ;
  wire \g_2_fu_524[6]_i_61_n_3 ;
  wire \g_2_fu_524[6]_i_62_n_3 ;
  wire \g_2_fu_524[6]_i_63_n_3 ;
  wire \g_2_fu_524[6]_i_64_n_3 ;
  wire \g_2_fu_524[6]_i_65_n_3 ;
  wire \g_2_fu_524[6]_i_66_n_3 ;
  wire \g_2_fu_524[6]_i_67_n_3 ;
  wire \g_2_fu_524[6]_i_68_n_3 ;
  wire \g_2_fu_524[6]_i_69_n_3 ;
  wire \g_2_fu_524[6]_i_70_n_3 ;
  wire \g_2_fu_524[6]_i_71_n_3 ;
  wire \g_2_fu_524[6]_i_72_n_3 ;
  wire \g_2_fu_524[6]_i_73_n_3 ;
  wire \g_2_fu_524[6]_i_74_n_3 ;
  wire \g_2_fu_524_reg[6]_i_31_n_10 ;
  wire \g_2_fu_524_reg[6]_i_31_n_4 ;
  wire \g_2_fu_524_reg[6]_i_31_n_5 ;
  wire \g_2_fu_524_reg[6]_i_31_n_6 ;
  wire \g_2_fu_524_reg[6]_i_31_n_7 ;
  wire \g_2_fu_524_reg[6]_i_31_n_8 ;
  wire \g_2_fu_524_reg[6]_i_31_n_9 ;
  wire \g_2_fu_524_reg[6]_i_40_n_10 ;
  wire \g_2_fu_524_reg[6]_i_40_n_3 ;
  wire \g_2_fu_524_reg[6]_i_40_n_4 ;
  wire \g_2_fu_524_reg[6]_i_40_n_5 ;
  wire \g_2_fu_524_reg[6]_i_40_n_6 ;
  wire \g_2_fu_524_reg[6]_i_40_n_7 ;
  wire \g_2_fu_524_reg[6]_i_40_n_8 ;
  wire \g_2_fu_524_reg[6]_i_40_n_9 ;
  wire \g_2_fu_524_reg[6]_i_49_n_10 ;
  wire \g_2_fu_524_reg[6]_i_49_n_3 ;
  wire \g_2_fu_524_reg[6]_i_49_n_4 ;
  wire \g_2_fu_524_reg[6]_i_49_n_5 ;
  wire \g_2_fu_524_reg[6]_i_49_n_6 ;
  wire \g_2_fu_524_reg[6]_i_49_n_7 ;
  wire \g_2_fu_524_reg[6]_i_49_n_8 ;
  wire \g_2_fu_524_reg[6]_i_49_n_9 ;
  wire \g_2_fu_524_reg[6]_i_58_n_10 ;
  wire \g_2_fu_524_reg[6]_i_58_n_3 ;
  wire \g_2_fu_524_reg[6]_i_58_n_4 ;
  wire \g_2_fu_524_reg[6]_i_58_n_5 ;
  wire \g_2_fu_524_reg[6]_i_58_n_6 ;
  wire \g_2_fu_524_reg[6]_i_58_n_7 ;
  wire \g_2_fu_524_reg[6]_i_58_n_8 ;
  wire \g_2_fu_524_reg[6]_i_58_n_9 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [2:0]zext_ln1259_fu_2452_p1;
  wire [7:7]\NLW_g_2_fu_524_reg[6]_i_31_CO_UNCONNECTED ;
  wire [7:0]\NLW_g_2_fu_524_reg[6]_i_32_CO_UNCONNECTED ;
  wire [7:1]\NLW_g_2_fu_524_reg[6]_i_32_O_UNCONNECTED ;
  wire [7:0]\NLW_g_2_fu_524_reg[6]_i_40_O_UNCONNECTED ;
  wire [7:0]\NLW_g_2_fu_524_reg[6]_i_49_O_UNCONNECTED ;
  wire [7:0]\NLW_g_2_fu_524_reg[6]_i_58_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_41 
       (.I0(add_ln1260_reg_3664_pp0_iter10_reg[15]),
        .I1(p_reg_reg_n_93),
        .O(\g_2_fu_524[6]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_42 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[14]),
        .O(\g_2_fu_524[6]_i_42_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_43 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[13]),
        .O(\g_2_fu_524[6]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_44 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[12]),
        .O(\g_2_fu_524[6]_i_44_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_45 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[11]),
        .O(\g_2_fu_524[6]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_46 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[10]),
        .O(\g_2_fu_524[6]_i_46_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_47 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[9]),
        .O(\g_2_fu_524[6]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_48 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[8]),
        .O(\g_2_fu_524[6]_i_48_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_50 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[7]),
        .O(\g_2_fu_524[6]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_51 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[6]),
        .O(\g_2_fu_524[6]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_52 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[5]),
        .O(\g_2_fu_524[6]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_53 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[4]),
        .O(\g_2_fu_524[6]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_54 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[3]),
        .O(\g_2_fu_524[6]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_55 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[2]),
        .O(\g_2_fu_524[6]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_56 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[1]),
        .O(\g_2_fu_524[6]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_57 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[0]),
        .O(\g_2_fu_524[6]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_59 
       (.I0(add_ln1260_reg_3664_pp0_iter10_reg[15]),
        .I1(p_reg_reg_n_93),
        .O(\g_2_fu_524[6]_i_59_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_60 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[14]),
        .O(\g_2_fu_524[6]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_61 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[13]),
        .O(\g_2_fu_524[6]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_62 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[12]),
        .O(\g_2_fu_524[6]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_63 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[11]),
        .O(\g_2_fu_524[6]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_64 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[10]),
        .O(\g_2_fu_524[6]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_65 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[9]),
        .O(\g_2_fu_524[6]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_66 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[8]),
        .O(\g_2_fu_524[6]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_67 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[7]),
        .O(\g_2_fu_524[6]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_68 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[6]),
        .O(\g_2_fu_524[6]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_69 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[5]),
        .O(\g_2_fu_524[6]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_70 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[4]),
        .O(\g_2_fu_524[6]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_71 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[3]),
        .O(\g_2_fu_524[6]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_72 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[2]),
        .O(\g_2_fu_524[6]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_73 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[1]),
        .O(\g_2_fu_524[6]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_74 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1260_reg_3664_pp0_iter10_reg[0]),
        .O(\g_2_fu_524[6]_i_74_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_2_fu_524_reg[6]_i_31 
       (.CI(\g_2_fu_524_reg[6]_i_40_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_g_2_fu_524_reg[6]_i_31_CO_UNCONNECTED [7],\g_2_fu_524_reg[6]_i_31_n_4 ,\g_2_fu_524_reg[6]_i_31_n_5 ,\g_2_fu_524_reg[6]_i_31_n_6 ,\g_2_fu_524_reg[6]_i_31_n_7 ,\g_2_fu_524_reg[6]_i_31_n_8 ,\g_2_fu_524_reg[6]_i_31_n_9 ,\g_2_fu_524_reg[6]_i_31_n_10 }),
        .DI({1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(O),
        .S({\g_2_fu_524[6]_i_41_n_3 ,\g_2_fu_524[6]_i_42_n_3 ,\g_2_fu_524[6]_i_43_n_3 ,\g_2_fu_524[6]_i_44_n_3 ,\g_2_fu_524[6]_i_45_n_3 ,\g_2_fu_524[6]_i_46_n_3 ,\g_2_fu_524[6]_i_47_n_3 ,\g_2_fu_524[6]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_2_fu_524_reg[6]_i_32 
       (.CI(\g_2_fu_524_reg[6]_i_49_n_3 ),
        .CI_TOP(1'b0),
        .CO(\NLW_g_2_fu_524_reg[6]_i_32_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_g_2_fu_524_reg[6]_i_32_O_UNCONNECTED [7:1],\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1260_reg_3664_pp0_iter10_reg[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_2_fu_524_reg[6]_i_40 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_2_fu_524_reg[6]_i_40_n_3 ,\g_2_fu_524_reg[6]_i_40_n_4 ,\g_2_fu_524_reg[6]_i_40_n_5 ,\g_2_fu_524_reg[6]_i_40_n_6 ,\g_2_fu_524_reg[6]_i_40_n_7 ,\g_2_fu_524_reg[6]_i_40_n_8 ,\g_2_fu_524_reg[6]_i_40_n_9 ,\g_2_fu_524_reg[6]_i_40_n_10 }),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_g_2_fu_524_reg[6]_i_40_O_UNCONNECTED [7:0]),
        .S({\g_2_fu_524[6]_i_50_n_3 ,\g_2_fu_524[6]_i_51_n_3 ,\g_2_fu_524[6]_i_52_n_3 ,\g_2_fu_524[6]_i_53_n_3 ,\g_2_fu_524[6]_i_54_n_3 ,\g_2_fu_524[6]_i_55_n_3 ,\g_2_fu_524[6]_i_56_n_3 ,\g_2_fu_524[6]_i_57_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_2_fu_524_reg[6]_i_49 
       (.CI(\g_2_fu_524_reg[6]_i_58_n_3 ),
        .CI_TOP(1'b0),
        .CO({\g_2_fu_524_reg[6]_i_49_n_3 ,\g_2_fu_524_reg[6]_i_49_n_4 ,\g_2_fu_524_reg[6]_i_49_n_5 ,\g_2_fu_524_reg[6]_i_49_n_6 ,\g_2_fu_524_reg[6]_i_49_n_7 ,\g_2_fu_524_reg[6]_i_49_n_8 ,\g_2_fu_524_reg[6]_i_49_n_9 ,\g_2_fu_524_reg[6]_i_49_n_10 }),
        .DI({add_ln1260_reg_3664_pp0_iter10_reg[15],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(\NLW_g_2_fu_524_reg[6]_i_49_O_UNCONNECTED [7:0]),
        .S({\g_2_fu_524[6]_i_59_n_3 ,\g_2_fu_524[6]_i_60_n_3 ,\g_2_fu_524[6]_i_61_n_3 ,\g_2_fu_524[6]_i_62_n_3 ,\g_2_fu_524[6]_i_63_n_3 ,\g_2_fu_524[6]_i_64_n_3 ,\g_2_fu_524[6]_i_65_n_3 ,\g_2_fu_524[6]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \g_2_fu_524_reg[6]_i_58 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_2_fu_524_reg[6]_i_58_n_3 ,\g_2_fu_524_reg[6]_i_58_n_4 ,\g_2_fu_524_reg[6]_i_58_n_5 ,\g_2_fu_524_reg[6]_i_58_n_6 ,\g_2_fu_524_reg[6]_i_58_n_7 ,\g_2_fu_524_reg[6]_i_58_n_8 ,\g_2_fu_524_reg[6]_i_58_n_9 ,\g_2_fu_524_reg[6]_i_58_n_10 }),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_g_2_fu_524_reg[6]_i_58_O_UNCONNECTED [7:0]),
        .S({\g_2_fu_524[6]_i_67_n_3 ,\g_2_fu_524[6]_i_68_n_3 ,\g_2_fu_524[6]_i_69_n_3 ,\g_2_fu_524[6]_i_70_n_3 ,\g_2_fu_524[6]_i_71_n_3 ,\g_2_fu_524[6]_i_72_n_3 ,\g_2_fu_524[6]_i_73_n_3 ,\g_2_fu_524[6]_i_74_n_3 }));
  LUT6 #(
    .INIT(64'h222A222A0000222A)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_6 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .I2(O[1]),
        .I3(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ),
        .I4(zext_ln1259_fu_2452_p1[0]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ),
        .O(\b_reg_3624_pp0_iter10_reg_reg[1]__0 ));
  LUT6 #(
    .INIT(64'h222A222A0000222A)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_7 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .I2(O[2]),
        .I3(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ),
        .I4(zext_ln1259_fu_2452_p1[1]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ),
        .O(\b_reg_3624_pp0_iter10_reg_reg[2]__0 ));
  LUT6 #(
    .INIT(64'h222A222A0000222A)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_7 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .I2(O[3]),
        .I3(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ),
        .I4(zext_ln1259_fu_2452_p1[2]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ),
        .O(\b_reg_3624_pp0_iter10_reg_reg[3]__0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
   (P,
    E,
    ap_clk,
    A);
  output [14:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [14:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1 design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1
   (P,
    E,
    ap_clk,
    A);
  output [14:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [14:0]P;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
   (D,
    DSP_ALU_INST,
    E,
    ap_clk,
    A,
    PCOUT);
  output [9:0]D;
  input DSP_ALU_INST;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire [9:0]D;
  wire DSP_ALU_INST;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5 design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5
   (D,
    DSP_ALU_INST,
    E,
    ap_clk,
    A,
    PCOUT);
  output [9:0]D;
  input DSP_ALU_INST;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire [9:0]D;
  wire DSP_ALU_INST;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
   (\cmp2_i210_reg_1516_reg[0] ,
    D,
    SS,
    E,
    ap_clk,
    A,
    P,
    b_reg_3624_pp0_iter4_reg,
    dout,
    \select_ln314_reg_3680_reg[7] ,
    \select_ln314_reg_3680_reg[7]_0 ,
    \select_ln314_reg_3680_reg[7]_1 ,
    \select_ln314_reg_3680_reg[7]_2 ,
    \select_ln314_reg_3680_reg[7]_3 );
  output \cmp2_i210_reg_1516_reg[0] ;
  output [7:0]D;
  output [0:0]SS;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [14:0]P;
  input [2:0]b_reg_3624_pp0_iter4_reg;
  input [10:0]dout;
  input \select_ln314_reg_3680_reg[7] ;
  input [1:0]\select_ln314_reg_3680_reg[7]_0 ;
  input \select_ln314_reg_3680_reg[7]_1 ;
  input \select_ln314_reg_3680_reg[7]_2 ;
  input \select_ln314_reg_3680_reg[7]_3 ;

  wire [7:0]A;
  wire [7:0]D;
  wire [0:0]E;
  wire [14:0]P;
  wire [0:0]SS;
  wire ap_clk;
  wire [2:0]b_reg_3624_pp0_iter4_reg;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire [10:0]dout;
  wire \select_ln314_reg_3680_reg[7] ;
  wire [1:0]\select_ln314_reg_3680_reg[7]_0 ;
  wire \select_ln314_reg_3680_reg[7]_1 ;
  wire \select_ln314_reg_3680_reg[7]_2 ;
  wire \select_ln314_reg_3680_reg[7]_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4 design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U
       (.A(A),
        .D(D),
        .E(E),
        .P(P),
        .SS(SS),
        .ap_clk(ap_clk),
        .b_reg_3624_pp0_iter4_reg(b_reg_3624_pp0_iter4_reg),
        .\cmp2_i210_reg_1516_reg[0] (\cmp2_i210_reg_1516_reg[0] ),
        .dout(dout),
        .\select_ln314_reg_3680_reg[7] (\select_ln314_reg_3680_reg[7] ),
        .\select_ln314_reg_3680_reg[7]_0 (\select_ln314_reg_3680_reg[7]_0 ),
        .\select_ln314_reg_3680_reg[7]_1 (\select_ln314_reg_3680_reg[7]_1 ),
        .\select_ln314_reg_3680_reg[7]_2 (\select_ln314_reg_3680_reg[7]_2 ),
        .\select_ln314_reg_3680_reg[7]_3 (\select_ln314_reg_3680_reg[7]_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4
   (\cmp2_i210_reg_1516_reg[0] ,
    D,
    SS,
    E,
    ap_clk,
    A,
    P,
    b_reg_3624_pp0_iter4_reg,
    dout,
    \select_ln314_reg_3680_reg[7] ,
    \select_ln314_reg_3680_reg[7]_0 ,
    \select_ln314_reg_3680_reg[7]_1 ,
    \select_ln314_reg_3680_reg[7]_2 ,
    \select_ln314_reg_3680_reg[7]_3 );
  output \cmp2_i210_reg_1516_reg[0] ;
  output [7:0]D;
  output [0:0]SS;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [14:0]P;
  input [2:0]b_reg_3624_pp0_iter4_reg;
  input [10:0]dout;
  input \select_ln314_reg_3680_reg[7] ;
  input [1:0]\select_ln314_reg_3680_reg[7]_0 ;
  input \select_ln314_reg_3680_reg[7]_1 ;
  input \select_ln314_reg_3680_reg[7]_2 ;
  input \select_ln314_reg_3680_reg[7]_3 ;

  wire [7:0]A;
  wire [7:0]D;
  wire [0:0]E;
  wire [14:0]P;
  wire [0:0]SS;
  wire [16:16]add_ln1258_2_fu_1708_p2;
  wire ap_clk;
  wire [2:0]b_reg_3624_pp0_iter4_reg;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire [10:0]dout;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \select_ln314_reg_3680[7]_i_11_n_3 ;
  wire \select_ln314_reg_3680[7]_i_12_n_3 ;
  wire \select_ln314_reg_3680[7]_i_13_n_3 ;
  wire \select_ln314_reg_3680[7]_i_14_n_3 ;
  wire \select_ln314_reg_3680[7]_i_15_n_3 ;
  wire \select_ln314_reg_3680[7]_i_16_n_3 ;
  wire \select_ln314_reg_3680[7]_i_17_n_3 ;
  wire \select_ln314_reg_3680[7]_i_18_n_3 ;
  wire \select_ln314_reg_3680[7]_i_19_n_3 ;
  wire \select_ln314_reg_3680[7]_i_20_n_3 ;
  wire \select_ln314_reg_3680[7]_i_21_n_3 ;
  wire \select_ln314_reg_3680[7]_i_22_n_3 ;
  wire \select_ln314_reg_3680[7]_i_23_n_3 ;
  wire \select_ln314_reg_3680[7]_i_24_n_3 ;
  wire \select_ln314_reg_3680[7]_i_25_n_3 ;
  wire \select_ln314_reg_3680[7]_i_26_n_3 ;
  wire \select_ln314_reg_3680[7]_i_27_n_3 ;
  wire \select_ln314_reg_3680[7]_i_28_n_3 ;
  wire \select_ln314_reg_3680[7]_i_29_n_3 ;
  wire \select_ln314_reg_3680[7]_i_30_n_3 ;
  wire \select_ln314_reg_3680[7]_i_31_n_3 ;
  wire \select_ln314_reg_3680[7]_i_5_n_3 ;
  wire \select_ln314_reg_3680[7]_i_6_n_3 ;
  wire \select_ln314_reg_3680[7]_i_7_n_3 ;
  wire \select_ln314_reg_3680[7]_i_8_n_3 ;
  wire \select_ln314_reg_3680[7]_i_9_n_3 ;
  wire \select_ln314_reg_3680_reg[7] ;
  wire [1:0]\select_ln314_reg_3680_reg[7]_0 ;
  wire \select_ln314_reg_3680_reg[7]_1 ;
  wire \select_ln314_reg_3680_reg[7]_2 ;
  wire \select_ln314_reg_3680_reg[7]_3 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_10 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_3 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_4 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_5 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_6 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_7 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_8 ;
  wire \select_ln314_reg_3680_reg[7]_i_10_n_9 ;
  wire \select_ln314_reg_3680_reg[7]_i_2_n_10 ;
  wire \select_ln314_reg_3680_reg[7]_i_2_n_4 ;
  wire \select_ln314_reg_3680_reg[7]_i_2_n_5 ;
  wire \select_ln314_reg_3680_reg[7]_i_2_n_6 ;
  wire \select_ln314_reg_3680_reg[7]_i_2_n_7 ;
  wire \select_ln314_reg_3680_reg[7]_i_2_n_8 ;
  wire \select_ln314_reg_3680_reg[7]_i_2_n_9 ;
  wire \select_ln314_reg_3680_reg[7]_i_3_n_10 ;
  wire \select_ln314_reg_3680_reg[7]_i_3_n_4 ;
  wire \select_ln314_reg_3680_reg[7]_i_3_n_5 ;
  wire \select_ln314_reg_3680_reg[7]_i_3_n_6 ;
  wire \select_ln314_reg_3680_reg[7]_i_3_n_7 ;
  wire \select_ln314_reg_3680_reg[7]_i_3_n_8 ;
  wire \select_ln314_reg_3680_reg[7]_i_3_n_9 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_10 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_3 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_4 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_5 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_6 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_7 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_8 ;
  wire \select_ln314_reg_3680_reg[7]_i_4_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_select_ln314_reg_3680_reg[7]_i_10_O_UNCONNECTED ;
  wire [7:7]\NLW_select_ln314_reg_3680_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln314_reg_3680_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_select_ln314_reg_3680_reg[7]_i_4_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\cmp2_i210_reg_1516_reg[0] ),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    p_reg_reg_i_1__1
       (.I0(\select_ln314_reg_3680_reg[7] ),
        .I1(\select_ln314_reg_3680_reg[7]_0 [0]),
        .I2(\select_ln314_reg_3680_reg[7]_0 [1]),
        .I3(\select_ln314_reg_3680_reg[7]_1 ),
        .I4(\select_ln314_reg_3680_reg[7]_2 ),
        .I5(\select_ln314_reg_3680_reg[7]_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln314_reg_3680[7]_i_1 
       (.I0(add_ln1258_2_fu_1708_p2),
        .I1(\cmp2_i210_reg_1516_reg[0] ),
        .O(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_11 
       (.I0(p_reg_reg_n_96),
        .I1(dout[10]),
        .O(\select_ln314_reg_3680[7]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_12 
       (.I0(p_reg_reg_n_97),
        .I1(dout[9]),
        .O(\select_ln314_reg_3680[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_13 
       (.I0(p_reg_reg_n_98),
        .I1(dout[8]),
        .O(\select_ln314_reg_3680[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_14 
       (.I0(p_reg_reg_n_99),
        .I1(dout[7]),
        .O(\select_ln314_reg_3680[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_15 
       (.I0(p_reg_reg_n_100),
        .I1(dout[6]),
        .O(\select_ln314_reg_3680[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_16 
       (.I0(p_reg_reg_n_101),
        .I1(dout[5]),
        .O(\select_ln314_reg_3680[7]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_17 
       (.I0(p_reg_reg_n_102),
        .I1(dout[4]),
        .O(\select_ln314_reg_3680[7]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_18 
       (.I0(p_reg_reg_n_103),
        .I1(dout[3]),
        .O(\select_ln314_reg_3680[7]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_19 
       (.I0(p_reg_reg_n_104),
        .I1(dout[2]),
        .O(\select_ln314_reg_3680[7]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_20 
       (.I0(p_reg_reg_n_105),
        .I1(dout[1]),
        .O(\select_ln314_reg_3680[7]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln314_reg_3680[7]_i_21 
       (.I0(p_reg_reg_n_106),
        .I1(b_reg_3624_pp0_iter4_reg[0]),
        .I2(b_reg_3624_pp0_iter4_reg[2]),
        .O(\select_ln314_reg_3680[7]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_22 
       (.I0(p_reg_reg_n_107),
        .I1(b_reg_3624_pp0_iter4_reg[1]),
        .O(\select_ln314_reg_3680[7]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_23 
       (.I0(p_reg_reg_n_108),
        .I1(dout[0]),
        .O(\select_ln314_reg_3680[7]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_24 
       (.I0(p_reg_reg_n_101),
        .I1(dout[5]),
        .O(\select_ln314_reg_3680[7]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_25 
       (.I0(p_reg_reg_n_102),
        .I1(dout[4]),
        .O(\select_ln314_reg_3680[7]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_26 
       (.I0(p_reg_reg_n_103),
        .I1(dout[3]),
        .O(\select_ln314_reg_3680[7]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_27 
       (.I0(p_reg_reg_n_104),
        .I1(dout[2]),
        .O(\select_ln314_reg_3680[7]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_28 
       (.I0(p_reg_reg_n_105),
        .I1(dout[1]),
        .O(\select_ln314_reg_3680[7]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln314_reg_3680[7]_i_29 
       (.I0(p_reg_reg_n_106),
        .I1(b_reg_3624_pp0_iter4_reg[0]),
        .I2(b_reg_3624_pp0_iter4_reg[2]),
        .O(\select_ln314_reg_3680[7]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_30 
       (.I0(p_reg_reg_n_107),
        .I1(b_reg_3624_pp0_iter4_reg[1]),
        .O(\select_ln314_reg_3680[7]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_31 
       (.I0(p_reg_reg_n_108),
        .I1(dout[0]),
        .O(\select_ln314_reg_3680[7]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_5 
       (.I0(p_reg_reg_n_96),
        .I1(dout[10]),
        .O(\select_ln314_reg_3680[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_6 
       (.I0(p_reg_reg_n_97),
        .I1(dout[9]),
        .O(\select_ln314_reg_3680[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(dout[8]),
        .O(\select_ln314_reg_3680[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(dout[7]),
        .O(\select_ln314_reg_3680[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln314_reg_3680[7]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(dout[6]),
        .O(\select_ln314_reg_3680[7]_i_9_n_3 ));
  CARRY8 \select_ln314_reg_3680_reg[7]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\select_ln314_reg_3680_reg[7]_i_10_n_3 ,\select_ln314_reg_3680_reg[7]_i_10_n_4 ,\select_ln314_reg_3680_reg[7]_i_10_n_5 ,\select_ln314_reg_3680_reg[7]_i_10_n_6 ,\select_ln314_reg_3680_reg[7]_i_10_n_7 ,\select_ln314_reg_3680_reg[7]_i_10_n_8 ,\select_ln314_reg_3680_reg[7]_i_10_n_9 ,\select_ln314_reg_3680_reg[7]_i_10_n_10 }),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_select_ln314_reg_3680_reg[7]_i_10_O_UNCONNECTED [7:0]),
        .S({\select_ln314_reg_3680[7]_i_24_n_3 ,\select_ln314_reg_3680[7]_i_25_n_3 ,\select_ln314_reg_3680[7]_i_26_n_3 ,\select_ln314_reg_3680[7]_i_27_n_3 ,\select_ln314_reg_3680[7]_i_28_n_3 ,\select_ln314_reg_3680[7]_i_29_n_3 ,\select_ln314_reg_3680[7]_i_30_n_3 ,\select_ln314_reg_3680[7]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln314_reg_3680_reg[7]_i_2 
       (.CI(\select_ln314_reg_3680_reg[7]_i_4_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln314_reg_3680_reg[7]_i_2_CO_UNCONNECTED [7],\select_ln314_reg_3680_reg[7]_i_2_n_4 ,\select_ln314_reg_3680_reg[7]_i_2_n_5 ,\select_ln314_reg_3680_reg[7]_i_2_n_6 ,\select_ln314_reg_3680_reg[7]_i_2_n_7 ,\select_ln314_reg_3680_reg[7]_i_2_n_8 ,\select_ln314_reg_3680_reg[7]_i_2_n_9 ,\select_ln314_reg_3680_reg[7]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(D),
        .S({p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,\select_ln314_reg_3680[7]_i_5_n_3 ,\select_ln314_reg_3680[7]_i_6_n_3 ,\select_ln314_reg_3680[7]_i_7_n_3 ,\select_ln314_reg_3680[7]_i_8_n_3 ,\select_ln314_reg_3680[7]_i_9_n_3 }));
  CARRY8 \select_ln314_reg_3680_reg[7]_i_3 
       (.CI(\select_ln314_reg_3680_reg[7]_i_10_n_3 ),
        .CI_TOP(1'b0),
        .CO({add_ln1258_2_fu_1708_p2,\select_ln314_reg_3680_reg[7]_i_3_n_4 ,\select_ln314_reg_3680_reg[7]_i_3_n_5 ,\select_ln314_reg_3680_reg[7]_i_3_n_6 ,\select_ln314_reg_3680_reg[7]_i_3_n_7 ,\select_ln314_reg_3680_reg[7]_i_3_n_8 ,\select_ln314_reg_3680_reg[7]_i_3_n_9 ,\select_ln314_reg_3680_reg[7]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(\NLW_select_ln314_reg_3680_reg[7]_i_3_O_UNCONNECTED [7:0]),
        .S({p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,\select_ln314_reg_3680[7]_i_11_n_3 ,\select_ln314_reg_3680[7]_i_12_n_3 ,\select_ln314_reg_3680[7]_i_13_n_3 ,\select_ln314_reg_3680[7]_i_14_n_3 ,\select_ln314_reg_3680[7]_i_15_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln314_reg_3680_reg[7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\select_ln314_reg_3680_reg[7]_i_4_n_3 ,\select_ln314_reg_3680_reg[7]_i_4_n_4 ,\select_ln314_reg_3680_reg[7]_i_4_n_5 ,\select_ln314_reg_3680_reg[7]_i_4_n_6 ,\select_ln314_reg_3680_reg[7]_i_4_n_7 ,\select_ln314_reg_3680_reg[7]_i_4_n_8 ,\select_ln314_reg_3680_reg[7]_i_4_n_9 ,\select_ln314_reg_3680_reg[7]_i_4_n_10 }),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_select_ln314_reg_3680_reg[7]_i_4_O_UNCONNECTED [7:0]),
        .S({\select_ln314_reg_3680[7]_i_16_n_3 ,\select_ln314_reg_3680[7]_i_17_n_3 ,\select_ln314_reg_3680[7]_i_18_n_3 ,\select_ln314_reg_3680[7]_i_19_n_3 ,\select_ln314_reg_3680[7]_i_20_n_3 ,\select_ln314_reg_3680[7]_i_21_n_3 ,\select_ln314_reg_3680[7]_i_22_n_3 ,\select_ln314_reg_3680[7]_i_23_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1
   (D,
    E,
    ap_clk,
    A,
    C);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]C;

  wire [7:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3 design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U
       (.A(A),
        .C(C),
        .D(D),
        .E(E),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3
   (D,
    E,
    ap_clk,
    A,
    C);
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]C;

  wire [7:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
   (PCOUT,
    E,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U
       (.A(A),
        .E(E),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2
   (PCOUT,
    E,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1
   (dout,
    b_reg_3624_pp0_iter4_reg);
  output [10:0]dout;
  input [7:0]b_reg_3624_pp0_iter4_reg;

  wire [7:0]b_reg_3624_pp0_iter4_reg;
  wire [10:0]dout;
  wire dout__2_carry__0_i_1_n_3;
  wire dout__2_carry__0_i_2_n_3;
  wire dout__2_carry__0_i_3_n_3;
  wire dout__2_carry__0_n_10;
  wire dout__2_carry__0_n_17;
  wire dout__2_carry__0_n_18;
  wire dout__2_carry_i_10_n_3;
  wire dout__2_carry_i_11_n_3;
  wire dout__2_carry_i_12_n_3;
  wire dout__2_carry_i_1_n_3;
  wire dout__2_carry_i_2_n_3;
  wire dout__2_carry_i_3_n_3;
  wire dout__2_carry_i_4_n_3;
  wire dout__2_carry_i_5_n_3;
  wire dout__2_carry_i_6_n_3;
  wire dout__2_carry_i_7_n_3;
  wire dout__2_carry_i_8_n_3;
  wire dout__2_carry_i_9_n_3;
  wire dout__2_carry_n_10;
  wire dout__2_carry_n_11;
  wire dout__2_carry_n_12;
  wire dout__2_carry_n_13;
  wire dout__2_carry_n_14;
  wire dout__2_carry_n_15;
  wire dout__2_carry_n_16;
  wire dout__2_carry_n_17;
  wire dout__2_carry_n_3;
  wire dout__2_carry_n_4;
  wire dout__2_carry_n_5;
  wire dout__2_carry_n_6;
  wire dout__2_carry_n_7;
  wire dout__2_carry_n_8;
  wire dout__2_carry_n_9;
  wire dout__30_carry__0_i_1_n_3;
  wire dout__30_carry__0_i_2_n_3;
  wire dout__30_carry__0_i_3_n_3;
  wire dout__30_carry__0_i_4_n_3;
  wire dout__30_carry__0_n_10;
  wire dout__30_carry_i_10_n_3;
  wire dout__30_carry_i_11_n_3;
  wire dout__30_carry_i_12_n_3;
  wire dout__30_carry_i_13_n_3;
  wire dout__30_carry_i_14_n_3;
  wire dout__30_carry_i_15_n_3;
  wire dout__30_carry_i_16_n_3;
  wire dout__30_carry_i_17_n_3;
  wire dout__30_carry_i_18_n_3;
  wire dout__30_carry_i_19_n_3;
  wire dout__30_carry_i_1_n_3;
  wire dout__30_carry_i_2_n_3;
  wire dout__30_carry_i_3_n_3;
  wire dout__30_carry_i_4_n_3;
  wire dout__30_carry_i_5_n_3;
  wire dout__30_carry_i_6_n_3;
  wire dout__30_carry_i_7_n_3;
  wire dout__30_carry_i_8_n_3;
  wire dout__30_carry_i_9_n_3;
  wire dout__30_carry_n_10;
  wire dout__30_carry_n_3;
  wire dout__30_carry_n_4;
  wire dout__30_carry_n_5;
  wire dout__30_carry_n_6;
  wire dout__30_carry_n_7;
  wire dout__30_carry_n_8;
  wire dout__30_carry_n_9;
  wire [7:1]NLW_dout__2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_dout__2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_dout__30_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_dout__30_carry__0_O_UNCONNECTED;

  CARRY8 dout__2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({dout__2_carry_n_3,dout__2_carry_n_4,dout__2_carry_n_5,dout__2_carry_n_6,dout__2_carry_n_7,dout__2_carry_n_8,dout__2_carry_n_9,dout__2_carry_n_10}),
        .DI({dout__2_carry_i_1_n_3,dout__2_carry_i_2_n_3,dout__2_carry_i_3_n_3,dout__2_carry_i_4_n_3,dout__2_carry_i_5_n_3,b_reg_3624_pp0_iter4_reg[2],1'b0,1'b1}),
        .O({dout__2_carry_n_11,dout__2_carry_n_12,dout__2_carry_n_13,dout__2_carry_n_14,dout__2_carry_n_15,dout__2_carry_n_16,dout__2_carry_n_17,dout[0]}),
        .S({dout__2_carry_i_6_n_3,dout__2_carry_i_7_n_3,dout__2_carry_i_8_n_3,dout__2_carry_i_9_n_3,dout__2_carry_i_10_n_3,dout__2_carry_i_11_n_3,dout__2_carry_i_12_n_3,b_reg_3624_pp0_iter4_reg[0]}));
  CARRY8 dout__2_carry__0
       (.CI(dout__2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_dout__2_carry__0_CO_UNCONNECTED[7:1],dout__2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__2_carry__0_i_1_n_3}),
        .O({NLW_dout__2_carry__0_O_UNCONNECTED[7:2],dout__2_carry__0_n_17,dout__2_carry__0_n_18}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__2_carry__0_i_2_n_3,dout__2_carry__0_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    dout__2_carry__0_i_1
       (.I0(b_reg_3624_pp0_iter4_reg[6]),
        .O(dout__2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__2_carry__0_i_2
       (.I0(b_reg_3624_pp0_iter4_reg[6]),
        .I1(b_reg_3624_pp0_iter4_reg[7]),
        .O(dout__2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'hD2)) 
    dout__2_carry__0_i_3
       (.I0(b_reg_3624_pp0_iter4_reg[7]),
        .I1(b_reg_3624_pp0_iter4_reg[5]),
        .I2(b_reg_3624_pp0_iter4_reg[6]),
        .O(dout__2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    dout__2_carry_i_1
       (.I0(b_reg_3624_pp0_iter4_reg[4]),
        .I1(b_reg_3624_pp0_iter4_reg[6]),
        .O(dout__2_carry_i_1_n_3));
  LUT3 #(
    .INIT(8'h69)) 
    dout__2_carry_i_10
       (.I0(b_reg_3624_pp0_iter4_reg[3]),
        .I1(b_reg_3624_pp0_iter4_reg[1]),
        .I2(b_reg_3624_pp0_iter4_reg[2]),
        .O(dout__2_carry_i_10_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__2_carry_i_11
       (.I0(b_reg_3624_pp0_iter4_reg[2]),
        .I1(b_reg_3624_pp0_iter4_reg[0]),
        .O(dout__2_carry_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    dout__2_carry_i_12
       (.I0(b_reg_3624_pp0_iter4_reg[1]),
        .O(dout__2_carry_i_12_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__2_carry_i_2
       (.I0(b_reg_3624_pp0_iter4_reg[6]),
        .I1(b_reg_3624_pp0_iter4_reg[4]),
        .O(dout__2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    dout__2_carry_i_3
       (.I0(b_reg_3624_pp0_iter4_reg[2]),
        .I1(b_reg_3624_pp0_iter4_reg[4]),
        .O(dout__2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    dout__2_carry_i_4
       (.I0(b_reg_3624_pp0_iter4_reg[1]),
        .I1(b_reg_3624_pp0_iter4_reg[3]),
        .O(dout__2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    dout__2_carry_i_5
       (.I0(b_reg_3624_pp0_iter4_reg[1]),
        .I1(b_reg_3624_pp0_iter4_reg[3]),
        .O(dout__2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__2_carry_i_6
       (.I0(b_reg_3624_pp0_iter4_reg[6]),
        .I1(b_reg_3624_pp0_iter4_reg[4]),
        .I2(b_reg_3624_pp0_iter4_reg[7]),
        .I3(b_reg_3624_pp0_iter4_reg[5]),
        .O(dout__2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__2_carry_i_7
       (.I0(b_reg_3624_pp0_iter4_reg[5]),
        .I1(b_reg_3624_pp0_iter4_reg[3]),
        .I2(b_reg_3624_pp0_iter4_reg[6]),
        .I3(b_reg_3624_pp0_iter4_reg[4]),
        .O(dout__2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__2_carry_i_8
       (.I0(b_reg_3624_pp0_iter4_reg[4]),
        .I1(b_reg_3624_pp0_iter4_reg[2]),
        .I2(b_reg_3624_pp0_iter4_reg[5]),
        .I3(b_reg_3624_pp0_iter4_reg[3]),
        .O(dout__2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    dout__2_carry_i_9
       (.I0(b_reg_3624_pp0_iter4_reg[3]),
        .I1(b_reg_3624_pp0_iter4_reg[1]),
        .I2(b_reg_3624_pp0_iter4_reg[4]),
        .I3(b_reg_3624_pp0_iter4_reg[2]),
        .O(dout__2_carry_i_9_n_3));
  CARRY8 dout__30_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({dout__30_carry_n_3,dout__30_carry_n_4,dout__30_carry_n_5,dout__30_carry_n_6,dout__30_carry_n_7,dout__30_carry_n_8,dout__30_carry_n_9,dout__30_carry_n_10}),
        .DI({dout__30_carry_i_1_n_3,dout__30_carry_i_2_n_3,dout__30_carry_i_3_n_3,dout__30_carry_i_4_n_3,dout__2_carry_n_16,dout__30_carry_i_5_n_3,dout__2_carry_n_17,b_reg_3624_pp0_iter4_reg[0]}),
        .O(dout[8:1]),
        .S({dout__30_carry_i_6_n_3,dout__30_carry_i_7_n_3,dout__30_carry_i_8_n_3,dout__30_carry_i_9_n_3,dout__30_carry_i_10_n_3,dout__30_carry_i_11_n_3,dout__30_carry_i_12_n_3,dout__30_carry_i_13_n_3}));
  CARRY8 dout__30_carry__0
       (.CI(dout__30_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_dout__30_carry__0_CO_UNCONNECTED[7:1],dout__30_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__30_carry__0_i_1_n_3}),
        .O({NLW_dout__30_carry__0_O_UNCONNECTED[7:2],dout[10:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__30_carry__0_i_2_n_3,dout__30_carry__0_i_3_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    dout__30_carry__0_i_1
       (.I0(dout__2_carry_n_11),
        .I1(dout__30_carry__0_i_4_n_3),
        .O(dout__30_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'h6A)) 
    dout__30_carry__0_i_2
       (.I0(dout__2_carry__0_n_17),
        .I1(dout__30_carry__0_i_4_n_3),
        .I2(dout__2_carry__0_n_18),
        .O(dout__30_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h1E)) 
    dout__30_carry__0_i_3
       (.I0(dout__2_carry_n_11),
        .I1(dout__30_carry__0_i_4_n_3),
        .I2(dout__2_carry__0_n_18),
        .O(dout__30_carry__0_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hFFCCFFEC)) 
    dout__30_carry__0_i_4
       (.I0(b_reg_3624_pp0_iter4_reg[5]),
        .I1(b_reg_3624_pp0_iter4_reg[7]),
        .I2(b_reg_3624_pp0_iter4_reg[4]),
        .I3(b_reg_3624_pp0_iter4_reg[6]),
        .I4(dout__30_carry_i_14_n_3),
        .O(dout__30_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'hAAAA080AA2A00A0A)) 
    dout__30_carry_i_1
       (.I0(dout__2_carry_n_12),
        .I1(dout__30_carry_i_14_n_3),
        .I2(b_reg_3624_pp0_iter4_reg[6]),
        .I3(b_reg_3624_pp0_iter4_reg[4]),
        .I4(b_reg_3624_pp0_iter4_reg[7]),
        .I5(b_reg_3624_pp0_iter4_reg[5]),
        .O(dout__30_carry_i_1_n_3));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    dout__30_carry_i_10
       (.I0(dout__2_carry_n_15),
        .I1(dout__30_carry_i_14_n_3),
        .I2(b_reg_3624_pp0_iter4_reg[4]),
        .I3(b_reg_3624_pp0_iter4_reg[6]),
        .I4(dout__2_carry_n_16),
        .O(dout__30_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    dout__30_carry_i_11
       (.I0(dout__30_carry_i_5_n_3),
        .I1(dout__30_carry_i_19_n_3),
        .I2(b_reg_3624_pp0_iter4_reg[3]),
        .I3(b_reg_3624_pp0_iter4_reg[5]),
        .O(dout__30_carry_i_11_n_3));
  LUT6 #(
    .INIT(64'h633969999CC69666)) 
    dout__30_carry_i_12
       (.I0(b_reg_3624_pp0_iter4_reg[2]),
        .I1(b_reg_3624_pp0_iter4_reg[4]),
        .I2(b_reg_3624_pp0_iter4_reg[1]),
        .I3(b_reg_3624_pp0_iter4_reg[3]),
        .I4(b_reg_3624_pp0_iter4_reg[0]),
        .I5(dout__2_carry_n_17),
        .O(dout__30_carry_i_12_n_3));
  LUT5 #(
    .INIT(32'h69999666)) 
    dout__30_carry_i_13
       (.I0(b_reg_3624_pp0_iter4_reg[1]),
        .I1(b_reg_3624_pp0_iter4_reg[3]),
        .I2(b_reg_3624_pp0_iter4_reg[2]),
        .I3(b_reg_3624_pp0_iter4_reg[0]),
        .I4(b_reg_3624_pp0_iter4_reg[0]),
        .O(dout__30_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'h1517175715571777)) 
    dout__30_carry_i_14
       (.I0(b_reg_3624_pp0_iter4_reg[3]),
        .I1(b_reg_3624_pp0_iter4_reg[5]),
        .I2(b_reg_3624_pp0_iter4_reg[2]),
        .I3(b_reg_3624_pp0_iter4_reg[4]),
        .I4(b_reg_3624_pp0_iter4_reg[1]),
        .I5(b_reg_3624_pp0_iter4_reg[0]),
        .O(dout__30_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h00232333)) 
    dout__30_carry_i_15
       (.I0(dout__30_carry_i_14_n_3),
        .I1(b_reg_3624_pp0_iter4_reg[6]),
        .I2(b_reg_3624_pp0_iter4_reg[4]),
        .I3(b_reg_3624_pp0_iter4_reg[7]),
        .I4(b_reg_3624_pp0_iter4_reg[5]),
        .O(dout__30_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hCCBBCCDB)) 
    dout__30_carry_i_16
       (.I0(b_reg_3624_pp0_iter4_reg[5]),
        .I1(b_reg_3624_pp0_iter4_reg[7]),
        .I2(b_reg_3624_pp0_iter4_reg[4]),
        .I3(b_reg_3624_pp0_iter4_reg[6]),
        .I4(dout__30_carry_i_14_n_3),
        .O(dout__30_carry_i_16_n_3));
  LUT3 #(
    .INIT(8'h71)) 
    dout__30_carry_i_17
       (.I0(b_reg_3624_pp0_iter4_reg[4]),
        .I1(b_reg_3624_pp0_iter4_reg[6]),
        .I2(dout__30_carry_i_14_n_3),
        .O(dout__30_carry_i_17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h99696966)) 
    dout__30_carry_i_18
       (.I0(b_reg_3624_pp0_iter4_reg[7]),
        .I1(b_reg_3624_pp0_iter4_reg[5]),
        .I2(dout__30_carry_i_14_n_3),
        .I3(b_reg_3624_pp0_iter4_reg[6]),
        .I4(b_reg_3624_pp0_iter4_reg[4]),
        .O(dout__30_carry_i_18_n_3));
  LUT5 #(
    .INIT(32'h15571777)) 
    dout__30_carry_i_19
       (.I0(b_reg_3624_pp0_iter4_reg[2]),
        .I1(b_reg_3624_pp0_iter4_reg[4]),
        .I2(b_reg_3624_pp0_iter4_reg[1]),
        .I3(b_reg_3624_pp0_iter4_reg[3]),
        .I4(b_reg_3624_pp0_iter4_reg[0]),
        .O(dout__30_carry_i_19_n_3));
  LUT6 #(
    .INIT(64'hFEEABFBFFEFEABBF)) 
    dout__30_carry_i_2
       (.I0(dout__2_carry_n_13),
        .I1(b_reg_3624_pp0_iter4_reg[5]),
        .I2(b_reg_3624_pp0_iter4_reg[7]),
        .I3(b_reg_3624_pp0_iter4_reg[4]),
        .I4(b_reg_3624_pp0_iter4_reg[6]),
        .I5(dout__30_carry_i_14_n_3),
        .O(dout__30_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'hA9956A6AA9A9566A)) 
    dout__30_carry_i_3
       (.I0(dout__2_carry_n_13),
        .I1(b_reg_3624_pp0_iter4_reg[5]),
        .I2(b_reg_3624_pp0_iter4_reg[7]),
        .I3(b_reg_3624_pp0_iter4_reg[4]),
        .I4(b_reg_3624_pp0_iter4_reg[6]),
        .I5(dout__30_carry_i_14_n_3),
        .O(dout__30_carry_i_3_n_3));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    dout__30_carry_i_4
       (.I0(dout__2_carry_n_15),
        .I1(dout__30_carry_i_14_n_3),
        .I2(b_reg_3624_pp0_iter4_reg[4]),
        .I3(b_reg_3624_pp0_iter4_reg[6]),
        .O(dout__30_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    dout__30_carry_i_5
       (.I0(dout__2_carry_n_16),
        .O(dout__30_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'hE718)) 
    dout__30_carry_i_6
       (.I0(dout__2_carry_n_12),
        .I1(b_reg_3624_pp0_iter4_reg[7]),
        .I2(dout__30_carry_i_15_n_3),
        .I3(dout__2_carry_n_11),
        .O(dout__30_carry_i_6_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    dout__30_carry_i_7
       (.I0(dout__30_carry_i_2_n_3),
        .I1(dout__30_carry_i_16_n_3),
        .I2(dout__2_carry_n_12),
        .O(dout__30_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    dout__30_carry_i_8
       (.I0(b_reg_3624_pp0_iter4_reg[6]),
        .I1(dout__2_carry_n_13),
        .I2(b_reg_3624_pp0_iter4_reg[7]),
        .I3(b_reg_3624_pp0_iter4_reg[5]),
        .I4(dout__30_carry_i_17_n_3),
        .I5(dout__2_carry_n_14),
        .O(dout__30_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    dout__30_carry_i_9
       (.I0(dout__30_carry_i_4_n_3),
        .I1(dout__30_carry_i_18_n_3),
        .I2(dout__2_carry_n_14),
        .O(dout__30_carry_i_9_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
   (ap_clk_0,
    \q0_reg[1] ,
    \cmp2_i210_reg_1516_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    ap_clk_1,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_30 ,
    ap_clk_5,
    \cmp2_i210_reg_1516_reg[0]_1 ,
    \cmp2_i210_reg_1516_reg[0]_2 ,
    \cmp2_i210_reg_1516_reg[0]_3 ,
    \cmp2_i210_reg_1516_reg[0]_4 ,
    \cmp2_i210_reg_1516_reg[0]_5 ,
    \cmp2_i210_reg_1516_reg[0]_6 ,
    E,
    ap_clk,
    out,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[5] ,
    ap_enable_reg_pp0_iter7,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[5]_0 );
  output ap_clk_0;
  output \q0_reg[1] ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output ap_clk_1;
  output ap_clk_2;
  output ap_clk_3;
  output ap_clk_4;
  output \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  output \outpix_0_0_0_0_0_load368_fu_520[7]_i_30 ;
  output ap_clk_5;
  output \cmp2_i210_reg_1516_reg[0]_1 ;
  output \cmp2_i210_reg_1516_reg[0]_2 ;
  output \cmp2_i210_reg_1516_reg[0]_3 ;
  output \cmp2_i210_reg_1516_reg[0]_4 ;
  output \cmp2_i210_reg_1516_reg[0]_5 ;
  output \cmp2_i210_reg_1516_reg[0]_6 ;
  input [0:0]E;
  input ap_clk;
  input [19:0]out;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[5] ;
  input ap_enable_reg_pp0_iter7;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[5]_0 ;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire ap_clk_3;
  wire ap_clk_4;
  wire ap_clk_5;
  wire ap_enable_reg_pp0_iter7;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0]_1 ;
  wire \cmp2_i210_reg_1516_reg[0]_2 ;
  wire \cmp2_i210_reg_1516_reg[0]_3 ;
  wire \cmp2_i210_reg_1516_reg[0]_4 ;
  wire \cmp2_i210_reg_1516_reg[0]_5 ;
  wire \cmp2_i210_reg_1516_reg[0]_6 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[5]_0 ;
  wire [19:0]out;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_30 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5] ;
  wire \q0_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8 design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U
       (.DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .E(E),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_clk_4(ap_clk_4),
        .ap_clk_5(ap_clk_5),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .\cmp2_i210_reg_1516_reg[0] (\cmp2_i210_reg_1516_reg[0] ),
        .\cmp2_i210_reg_1516_reg[0]_0 (\cmp2_i210_reg_1516_reg[0]_0 ),
        .\cmp2_i210_reg_1516_reg[0]_1 (\cmp2_i210_reg_1516_reg[0]_1 ),
        .\cmp2_i210_reg_1516_reg[0]_2 (\cmp2_i210_reg_1516_reg[0]_2 ),
        .\cmp2_i210_reg_1516_reg[0]_3 (\cmp2_i210_reg_1516_reg[0]_3 ),
        .\cmp2_i210_reg_1516_reg[0]_4 (\cmp2_i210_reg_1516_reg[0]_4 ),
        .\cmp2_i210_reg_1516_reg[0]_5 (\cmp2_i210_reg_1516_reg[0]_5 ),
        .\cmp2_i210_reg_1516_reg[0]_6 (\cmp2_i210_reg_1516_reg[0]_6 ),
        .\g_2_fu_524_reg[5] (\g_2_fu_524_reg[5] ),
        .\g_2_fu_524_reg[5]_0 (\g_2_fu_524_reg[5]_0 ),
        .out(out),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_25_0 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_30_0 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_30 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0] (\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[5] (\outpix_0_0_0_0_0_load368_fu_520_reg[5] ),
        .\q0_reg[1] (\q0_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8
   (ap_clk_0,
    \q0_reg[1] ,
    \cmp2_i210_reg_1516_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    ap_clk_1,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_25_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_30_0 ,
    ap_clk_5,
    \cmp2_i210_reg_1516_reg[0]_1 ,
    \cmp2_i210_reg_1516_reg[0]_2 ,
    \cmp2_i210_reg_1516_reg[0]_3 ,
    \cmp2_i210_reg_1516_reg[0]_4 ,
    \cmp2_i210_reg_1516_reg[0]_5 ,
    \cmp2_i210_reg_1516_reg[0]_6 ,
    E,
    ap_clk,
    out,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[5] ,
    ap_enable_reg_pp0_iter7,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[5]_0 );
  output ap_clk_0;
  output \q0_reg[1] ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output ap_clk_1;
  output ap_clk_2;
  output ap_clk_3;
  output ap_clk_4;
  output \outpix_0_0_0_0_0_load368_fu_520[7]_i_25_0 ;
  output \outpix_0_0_0_0_0_load368_fu_520[7]_i_30_0 ;
  output ap_clk_5;
  output \cmp2_i210_reg_1516_reg[0]_1 ;
  output \cmp2_i210_reg_1516_reg[0]_2 ;
  output \cmp2_i210_reg_1516_reg[0]_3 ;
  output \cmp2_i210_reg_1516_reg[0]_4 ;
  output \cmp2_i210_reg_1516_reg[0]_5 ;
  output \cmp2_i210_reg_1516_reg[0]_6 ;
  input [0:0]E;
  input ap_clk;
  input [19:0]out;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[5] ;
  input ap_enable_reg_pp0_iter7;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[5]_0 ;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire ap_clk_3;
  wire ap_clk_4;
  wire ap_clk_5;
  wire ap_enable_reg_pp0_iter7;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0]_1 ;
  wire \cmp2_i210_reg_1516_reg[0]_2 ;
  wire \cmp2_i210_reg_1516_reg[0]_3 ;
  wire \cmp2_i210_reg_1516_reg[0]_4 ;
  wire \cmp2_i210_reg_1516_reg[0]_5 ;
  wire \cmp2_i210_reg_1516_reg[0]_6 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[5]_0 ;
  wire [19:0]out;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_15_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_16_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_17_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_18_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_19_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_20_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_21_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_22_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_25_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_26_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_27_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_28_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_29_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_30_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_31_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_32_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_33_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_34_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_35_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_36_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_37_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_38_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_39_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_13_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_21_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_22_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_23_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_25_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_25_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_26_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_28_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_29_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_30_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_30_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_10 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_8 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_9 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_10 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_8 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_9 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_10 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_8 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_9 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_n_10 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_n_9 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \q0_reg[1] ;
  wire [26:19]sub_ln1312_fu_2641_p2;
  wire tmp_16_fu_2634_p3;
  wire tpgSinTableArray_ce0;
  wire [7:0]\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_O_UNCONNECTED ;
  wire [2:0]\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_O_UNCONNECTED ;
  wire [7:2]\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_CO_UNCONNECTED ;
  wire [7:3]\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8A80)) 
    \g_2_fu_524[0]_i_10 
       (.I0(\g_2_fu_524_reg[5]_0 ),
        .I1(sub_ln1312_fu_2641_p2[19]),
        .I2(tmp_16_fu_2634_p3),
        .I3(p_reg_reg_n_89),
        .O(\cmp2_i210_reg_1516_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0888080080888000)) 
    \g_2_fu_524[1]_i_5 
       (.I0(\g_2_fu_524_reg[5] ),
        .I1(\g_2_fu_524_reg[5]_0 ),
        .I2(sub_ln1312_fu_2641_p2[19]),
        .I3(tmp_16_fu_2634_p3),
        .I4(p_reg_reg_n_88),
        .I5(sub_ln1312_fu_2641_p2[20]),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  LUT6 #(
    .INIT(64'h8B8B8B47FFFFFFFF)) 
    \g_2_fu_524[2]_i_10 
       (.I0(sub_ln1312_fu_2641_p2[21]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_87),
        .I3(sub_ln1312_fu_2641_p2[19]),
        .I4(sub_ln1312_fu_2641_p2[20]),
        .I5(\g_2_fu_524_reg[5]_0 ),
        .O(\cmp2_i210_reg_1516_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h748BFFFF)) 
    \g_2_fu_524[3]_i_9 
       (.I0(sub_ln1312_fu_2641_p2[22]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_86),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I4(\g_2_fu_524_reg[5]_0 ),
        .O(\cmp2_i210_reg_1516_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAA6A666AFFFFFFFF)) 
    \g_2_fu_524[4]_i_9 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_26_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I2(p_reg_reg_n_86),
        .I3(tmp_16_fu_2634_p3),
        .I4(sub_ln1312_fu_2641_p2[22]),
        .I5(\g_2_fu_524_reg[5]_0 ),
        .O(\cmp2_i210_reg_1516_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h8080088008080880)) 
    \g_2_fu_524[5]_i_5 
       (.I0(\g_2_fu_524_reg[5] ),
        .I1(\g_2_fu_524_reg[5]_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[5]_i_13_n_3 ),
        .I3(p_reg_reg_n_84),
        .I4(tmp_16_fu_2634_p3),
        .I5(sub_ln1312_fu_2641_p2[24]),
        .O(\cmp2_i210_reg_1516_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAA6656FFFFFFFF)) 
    \g_2_fu_524[6]_i_11 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_25_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_26_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_28_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_29_n_3 ),
        .I5(\g_2_fu_524_reg[5]_0 ),
        .O(\cmp2_i210_reg_1516_reg[0]_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_15 
       (.I0(p_reg_reg_n_85),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_16 
       (.I0(p_reg_reg_n_86),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_17 
       (.I0(p_reg_reg_n_87),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_18 
       (.I0(p_reg_reg_n_88),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_19 
       (.I0(p_reg_reg_n_89),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_20 
       (.I0(p_reg_reg_n_90),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_21 
       (.I0(p_reg_reg_n_91),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_22 
       (.I0(p_reg_reg_n_92),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_25 
       (.I0(p_reg_reg_n_93),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_26 
       (.I0(p_reg_reg_n_94),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_27 
       (.I0(p_reg_reg_n_95),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_28 
       (.I0(p_reg_reg_n_96),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_28_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_29 
       (.I0(p_reg_reg_n_97),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_3 
       (.I0(p_reg_reg_n_89),
        .I1(tmp_16_fu_2634_p3),
        .I2(sub_ln1312_fu_2641_p2[19]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 ),
        .O(ap_clk_0));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_30 
       (.I0(p_reg_reg_n_98),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_30_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_31 
       (.I0(p_reg_reg_n_99),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_32 
       (.I0(p_reg_reg_n_100),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_32_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_33 
       (.I0(p_reg_reg_n_101),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_33_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_34 
       (.I0(p_reg_reg_n_102),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_34_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_35 
       (.I0(p_reg_reg_n_103),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_35_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_36 
       (.I0(p_reg_reg_n_104),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_36_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_37 
       (.I0(p_reg_reg_n_105),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_37_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_38 
       (.I0(p_reg_reg_n_106),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_38_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_39 
       (.I0(p_reg_reg_n_107),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h8B47)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_14 
       (.I0(sub_ln1312_fu_2641_p2[19]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_88),
        .I3(sub_ln1312_fu_2641_p2[20]),
        .O(ap_clk_5));
  LUT6 #(
    .INIT(64'h8B8B8B47FFFFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_10 
       (.I0(sub_ln1312_fu_2641_p2[21]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_87),
        .I3(sub_ln1312_fu_2641_p2[19]),
        .I4(sub_ln1312_fu_2641_p2[20]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .O(ap_clk_1));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h59A9)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_8 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I1(p_reg_reg_n_86),
        .I2(tmp_16_fu_2634_p3),
        .I3(sub_ln1312_fu_2641_p2[22]),
        .O(ap_clk_2));
  LUT6 #(
    .INIT(64'h503FAF3F50C0AFC0)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_7 
       (.I0(sub_ln1312_fu_2641_p2[22]),
        .I1(p_reg_reg_n_86),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I3(tmp_16_fu_2634_p3),
        .I4(sub_ln1312_fu_2641_p2[23]),
        .I5(p_reg_reg_n_85),
        .O(ap_clk_3));
  LUT6 #(
    .INIT(64'h50FFFFFF50C0FFC0)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_13 
       (.I0(sub_ln1312_fu_2641_p2[22]),
        .I1(p_reg_reg_n_86),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I3(tmp_16_fu_2634_p3),
        .I4(sub_ln1312_fu_2641_p2[23]),
        .I5(p_reg_reg_n_85),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_21 
       (.I0(p_reg_reg_n_82),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_22 
       (.I0(p_reg_reg_n_83),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_23 
       (.I0(p_reg_reg_n_84),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hEAEAAEEAAEAEAEEA)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_4 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[5] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[5]_i_13_n_3 ),
        .I3(p_reg_reg_n_84),
        .I4(tmp_16_fu_2634_p3),
        .I5(sub_ln1312_fu_2641_p2[24]),
        .O(\q0_reg[1] ));
  LUT5 #(
    .INIT(32'hAAEF5510)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_6 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_29_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_28_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_26_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_25_n_3 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_25_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBAB00004454)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_18 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_25_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_26_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_28_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_29_n_3 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_30_n_3 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_30_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 
       (.I0(sub_ln1312_fu_2641_p2[25]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_83),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_26 
       (.I0(p_reg_reg_n_85),
        .I1(sub_ln1312_fu_2641_p2[23]),
        .I2(tmp_16_fu_2634_p3),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_27 
       (.I0(sub_ln1312_fu_2641_p2[20]),
        .I1(sub_ln1312_fu_2641_p2[19]),
        .I2(tmp_16_fu_2634_p3),
        .I3(sub_ln1312_fu_2641_p2[21]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_28 
       (.I0(sub_ln1312_fu_2641_p2[22]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_86),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_29 
       (.I0(sub_ln1312_fu_2641_p2[24]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_84),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_30 
       (.I0(sub_ln1312_fu_2641_p2[26]),
        .I1(tmp_16_fu_2634_p3),
        .I2(p_reg_reg_n_82),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_30_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14 
       (.CI(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_3 ),
        .CI_TOP(1'b0),
        .CO({\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_3 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_4 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_5 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_6 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_7 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_8 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_9 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_O_UNCONNECTED [7:0]),
        .S({\outpix_0_0_0_0_0_load368_fu_520[0]_i_25_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_26_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_27_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_28_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_29_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_30_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_31_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_3 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_4 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_5 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_6 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_7 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_8 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_9 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_24_O_UNCONNECTED [7:0]),
        .S({\outpix_0_0_0_0_0_load368_fu_520[0]_i_33_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_34_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_35_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_36_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_37_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_38_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_39_n_3 ,p_reg_reg_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8 
       (.CI(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_14_n_3 ),
        .CI_TOP(1'b0),
        .CO({\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_3 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_4 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_5 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_6 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_7 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_8 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_9 ,\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1312_fu_2641_p2[23:19],\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_O_UNCONNECTED [2:0]}),
        .S({\outpix_0_0_0_0_0_load368_fu_520[0]_i_15_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_16_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_17_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_18_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_19_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_20_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_21_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[0]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14 
       (.CI(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_i_8_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_CO_UNCONNECTED [7:2],\outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_n_9 ,\outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_outpix_0_0_0_0_0_load368_fu_520_reg[5]_i_14_O_UNCONNECTED [7:3],sub_ln1312_fu_2641_p2[26:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\outpix_0_0_0_0_0_load368_fu_520[5]_i_21_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[5]_i_22_n_3 ,\outpix_0_0_0_0_0_load368_fu_520[5]_i_23_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hA353FFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_7 
       (.I0(sub_ln1312_fu_2641_p2[20]),
        .I1(p_reg_reg_n_88),
        .I2(tmp_16_fu_2634_p3),
        .I3(sub_ln1312_fu_2641_p2[19]),
        .I4(\g_2_fu_524_reg[5]_0 ),
        .O(\cmp2_i210_reg_1516_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h55151115AAEAEEEA)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_8 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_26_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_27_n_3 ),
        .I2(p_reg_reg_n_86),
        .I3(tmp_16_fu_2634_p3),
        .I4(sub_ln1312_fu_2641_p2[22]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_29_n_3 ),
        .O(ap_clk_4));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tpgSinTableArray_ce0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],tmp_16_fu_2634_p3,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h8A)) 
    p_reg_reg_i_1
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .O(tpgSinTableArray_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s
   (E,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ,
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7] ,
    D,
    CO,
    SR,
    \icmp_ln1405_1_reg_549_reg[0] ,
    \xCount_V_2_reg[8] ,
    \icmp_ln1405_1_reg_549_reg[0]_0 ,
    ap_ce_reg_reg_0,
    ap_clk,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] ,
    empty_reg_122,
    \icmp_ln1049_1_reg_594_reg[0] ,
    \icmp_ln1049_1_reg_594_reg[0]_0 ,
    Q,
    \xCount_V_2_reg[0] ,
    \xCount_V_2_reg[0]_0 ,
    \xCount_V_2_reg[0]_1 ,
    \icmp_ln1049_1_reg_594_reg[0]_1 ,
    DI,
    icmp_ln1049_1_reg_594,
    \d_read_reg_22_reg[9]_0 );
  output [0:0]E;
  output \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  output \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7] ;
  output [1:0]D;
  output [0:0]CO;
  output [0:0]SR;
  output [0:0]\icmp_ln1405_1_reg_549_reg[0] ;
  output [9:0]\xCount_V_2_reg[8] ;
  output \icmp_ln1405_1_reg_549_reg[0]_0 ;
  input [0:0]ap_ce_reg_reg_0;
  input ap_clk;
  input \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] ;
  input empty_reg_122;
  input \icmp_ln1049_1_reg_594_reg[0] ;
  input \icmp_ln1049_1_reg_594_reg[0]_0 ;
  input [9:0]Q;
  input \xCount_V_2_reg[0] ;
  input [0:0]\xCount_V_2_reg[0]_0 ;
  input \xCount_V_2_reg[0]_1 ;
  input \icmp_ln1049_1_reg_594_reg[0]_1 ;
  input [0:0]DI;
  input icmp_ln1049_1_reg_594;
  input [9:0]\d_read_reg_22_reg[9]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [0:0]ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_condition_213;
  wire ap_condition_235;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] ;
  wire [9:0]ap_return_int_reg;
  wire [9:0]d_read_reg_22;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;
  wire empty_reg_122;
  wire [9:0]grp_reg_ap_uint_10_s_fu_224_ap_return;
  wire icmp_ln1049_1_fu_433_p2;
  wire icmp_ln1049_1_reg_594;
  wire \icmp_ln1049_1_reg_594_reg[0] ;
  wire \icmp_ln1049_1_reg_594_reg[0]_0 ;
  wire \icmp_ln1049_1_reg_594_reg[0]_1 ;
  wire [0:0]\icmp_ln1405_1_reg_549_reg[0] ;
  wire \icmp_ln1405_1_reg_549_reg[0]_0 ;
  wire xCount_V_22;
  wire \xCount_V_2[7]_i_10_n_3 ;
  wire \xCount_V_2[7]_i_3_n_3 ;
  wire \xCount_V_2[7]_i_4_n_3 ;
  wire \xCount_V_2[7]_i_5_n_3 ;
  wire \xCount_V_2[7]_i_6_n_3 ;
  wire \xCount_V_2[7]_i_7_n_3 ;
  wire \xCount_V_2[7]_i_8_n_3 ;
  wire \xCount_V_2[7]_i_9_n_3 ;
  wire \xCount_V_2[9]_i_16_n_3 ;
  wire \xCount_V_2[9]_i_18_n_3 ;
  wire \xCount_V_2[9]_i_19_n_3 ;
  wire \xCount_V_2[9]_i_20_n_3 ;
  wire \xCount_V_2[9]_i_21_n_3 ;
  wire \xCount_V_2[9]_i_22_n_3 ;
  wire \xCount_V_2[9]_i_23_n_3 ;
  wire \xCount_V_2[9]_i_24_n_3 ;
  wire \xCount_V_2[9]_i_25_n_3 ;
  wire \xCount_V_2[9]_i_26_n_3 ;
  wire \xCount_V_2[9]_i_27_n_3 ;
  wire \xCount_V_2[9]_i_28_n_3 ;
  wire \xCount_V_2[9]_i_29_n_3 ;
  wire \xCount_V_2[9]_i_8_n_3 ;
  wire \xCount_V_2[9]_i_9_n_3 ;
  wire \xCount_V_2_reg[0] ;
  wire [0:0]\xCount_V_2_reg[0]_0 ;
  wire \xCount_V_2_reg[0]_1 ;
  wire \xCount_V_2_reg[7]_i_1_n_10 ;
  wire \xCount_V_2_reg[7]_i_1_n_3 ;
  wire \xCount_V_2_reg[7]_i_1_n_4 ;
  wire \xCount_V_2_reg[7]_i_1_n_5 ;
  wire \xCount_V_2_reg[7]_i_1_n_6 ;
  wire \xCount_V_2_reg[7]_i_1_n_7 ;
  wire \xCount_V_2_reg[7]_i_1_n_8 ;
  wire \xCount_V_2_reg[7]_i_1_n_9 ;
  wire [9:0]\xCount_V_2_reg[8] ;
  wire \xCount_V_2_reg[9]_i_3_n_10 ;
  wire \xCount_V_2_reg[9]_i_7_n_10 ;
  wire \xCount_V_2_reg[9]_i_7_n_7 ;
  wire \xCount_V_2_reg[9]_i_7_n_8 ;
  wire \xCount_V_2_reg[9]_i_7_n_9 ;
  wire [7:1]\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_xCount_V_2_reg[9]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_xCount_V_2_reg[9]_i_7_O_UNCONNECTED ;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ce_reg_reg_0),
        .Q(E),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0AAA0A0ACAAACACA)) 
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ),
        .I1(ap_condition_213),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ),
        .I5(ap_condition_235),
        .O(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ));
  LUT6 #(
    .INIT(64'h0CAAAAAA0CAA0CAA)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ),
        .I1(ap_condition_213),
        .I2(ap_condition_235),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] ),
        .I1(ap_condition_213),
        .I2(ap_condition_235),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] ),
        .I1(ap_condition_235),
        .I2(ap_condition_213),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000002030000)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[7]_i_2 
       (.I0(CO),
        .I1(empty_reg_122),
        .I2(\icmp_ln1049_1_reg_594_reg[0] ),
        .I3(icmp_ln1049_1_fu_433_p2),
        .I4(\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] ),
        .I5(\icmp_ln1049_1_reg_594_reg[0]_0 ),
        .O(ap_condition_235));
  LUT6 #(
    .INIT(64'hFF00FF00FF00BA00)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[7]_i_3 
       (.I0(\icmp_ln1049_1_reg_594_reg[0] ),
        .I1(CO),
        .I2(icmp_ln1049_1_fu_433_p2),
        .I3(\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] ),
        .I4(empty_reg_122),
        .I5(\icmp_ln1049_1_reg_594_reg[0]_0 ),
        .O(ap_condition_213));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \icmp_ln1049_1_reg_594[0]_i_1 
       (.I0(icmp_ln1049_1_fu_433_p2),
        .I1(CO),
        .I2(\icmp_ln1049_1_reg_594_reg[0] ),
        .I3(\icmp_ln1049_1_reg_594_reg[0]_1 ),
        .I4(\icmp_ln1049_1_reg_594_reg[0]_0 ),
        .I5(icmp_ln1049_1_reg_594),
        .O(\icmp_ln1405_1_reg_549_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFAC)) 
    \xCount_V_2[7]_i_10 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(E),
        .I3(CO),
        .O(\xCount_V_2[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[7]_i_3 
       (.I0(CO),
        .I1(d_read_reg_22[7]),
        .I2(ap_return_int_reg[7]),
        .I3(E),
        .I4(Q[7]),
        .O(\xCount_V_2[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[7]_i_4 
       (.I0(CO),
        .I1(d_read_reg_22[6]),
        .I2(ap_return_int_reg[6]),
        .I3(E),
        .I4(Q[6]),
        .O(\xCount_V_2[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[7]_i_5 
       (.I0(CO),
        .I1(d_read_reg_22[5]),
        .I2(ap_return_int_reg[5]),
        .I3(E),
        .I4(Q[5]),
        .O(\xCount_V_2[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[7]_i_6 
       (.I0(CO),
        .I1(d_read_reg_22[4]),
        .I2(ap_return_int_reg[4]),
        .I3(E),
        .I4(Q[4]),
        .O(\xCount_V_2[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[7]_i_7 
       (.I0(CO),
        .I1(d_read_reg_22[3]),
        .I2(ap_return_int_reg[3]),
        .I3(E),
        .I4(Q[3]),
        .O(\xCount_V_2[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[7]_i_8 
       (.I0(CO),
        .I1(d_read_reg_22[2]),
        .I2(ap_return_int_reg[2]),
        .I3(E),
        .I4(Q[2]),
        .O(\xCount_V_2[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[7]_i_9 
       (.I0(CO),
        .I1(d_read_reg_22[1]),
        .I2(ap_return_int_reg[1]),
        .I3(E),
        .I4(Q[1]),
        .O(\xCount_V_2[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00E0)) 
    \xCount_V_2[9]_i_1 
       (.I0(\xCount_V_2_reg[0] ),
        .I1(\xCount_V_2_reg[0]_0 ),
        .I2(\xCount_V_2_reg[0]_1 ),
        .I3(\icmp_ln1049_1_reg_594_reg[0]_1 ),
        .I4(xCount_V_22),
        .I5(\icmp_ln1405_1_reg_549_reg[0] ),
        .O(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_16 
       (.I0(Q[0]),
        .I1(grp_reg_ap_uint_10_s_fu_224_ap_return[0]),
        .I2(grp_reg_ap_uint_10_s_fu_224_ap_return[2]),
        .I3(Q[2]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[1]),
        .I5(Q[1]),
        .O(\xCount_V_2[9]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_17 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_18 
       (.I0(Q[6]),
        .I1(grp_reg_ap_uint_10_s_fu_224_ap_return[6]),
        .I2(grp_reg_ap_uint_10_s_fu_224_ap_return[8]),
        .I3(Q[8]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[7]),
        .I5(Q[7]),
        .O(\xCount_V_2[9]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_19 
       (.I0(Q[3]),
        .I1(grp_reg_ap_uint_10_s_fu_224_ap_return[3]),
        .I2(grp_reg_ap_uint_10_s_fu_224_ap_return[5]),
        .I3(Q[5]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[4]),
        .I5(Q[4]),
        .O(\xCount_V_2[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000110100000000)) 
    \xCount_V_2[9]_i_2 
       (.I0(\icmp_ln1049_1_reg_594_reg[0] ),
        .I1(\icmp_ln1049_1_reg_594_reg[0]_0 ),
        .I2(icmp_ln1049_1_fu_433_p2),
        .I3(CO),
        .I4(\icmp_ln1049_1_reg_594_reg[0]_1 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln1405_1_reg_549_reg[0] ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \xCount_V_2[9]_i_20 
       (.I0(E),
        .I1(ap_return_int_reg[8]),
        .I2(d_read_reg_22[8]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(grp_reg_ap_uint_10_s_fu_224_ap_return[9]),
        .O(\xCount_V_2[9]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \xCount_V_2[9]_i_21 
       (.I0(E),
        .I1(ap_return_int_reg[6]),
        .I2(d_read_reg_22[6]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(grp_reg_ap_uint_10_s_fu_224_ap_return[7]),
        .O(\xCount_V_2[9]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \xCount_V_2[9]_i_22 
       (.I0(E),
        .I1(ap_return_int_reg[4]),
        .I2(d_read_reg_22[4]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_reg_ap_uint_10_s_fu_224_ap_return[5]),
        .O(\xCount_V_2[9]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \xCount_V_2[9]_i_23 
       (.I0(E),
        .I1(ap_return_int_reg[2]),
        .I2(d_read_reg_22[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(grp_reg_ap_uint_10_s_fu_224_ap_return[3]),
        .O(\xCount_V_2[9]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \xCount_V_2[9]_i_24 
       (.I0(E),
        .I1(ap_return_int_reg[0]),
        .I2(d_read_reg_22[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(grp_reg_ap_uint_10_s_fu_224_ap_return[1]),
        .O(\xCount_V_2[9]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \xCount_V_2[9]_i_25 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(E),
        .I3(Q[8]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[9]),
        .I5(Q[9]),
        .O(\xCount_V_2[9]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \xCount_V_2[9]_i_26 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(E),
        .I3(Q[6]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[7]),
        .I5(Q[7]),
        .O(\xCount_V_2[9]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \xCount_V_2[9]_i_27 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(E),
        .I3(Q[4]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[5]),
        .I5(Q[5]),
        .O(\xCount_V_2[9]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \xCount_V_2[9]_i_28 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(E),
        .I3(Q[2]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[3]),
        .I5(Q[3]),
        .O(\xCount_V_2[9]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \xCount_V_2[9]_i_29 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(E),
        .I3(Q[0]),
        .I4(grp_reg_ap_uint_10_s_fu_224_ap_return[1]),
        .I5(Q[1]),
        .O(\xCount_V_2[9]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_37 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_38 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_39 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_40 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_41 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_42 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_43 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_44 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_2[9]_i_45 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(E),
        .O(grp_reg_ap_uint_10_s_fu_224_ap_return[4]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \xCount_V_2[9]_i_5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1049_1_reg_594_reg[0] ),
        .I2(\icmp_ln1049_1_reg_594_reg[0]_1 ),
        .I3(CO),
        .I4(\icmp_ln1049_1_reg_594_reg[0]_0 ),
        .I5(icmp_ln1049_1_fu_433_p2),
        .O(xCount_V_22));
  LUT5 #(
    .INIT(32'h82000000)) 
    \xCount_V_2[9]_i_6 
       (.I0(\xCount_V_2[9]_i_16_n_3 ),
        .I1(grp_reg_ap_uint_10_s_fu_224_ap_return[9]),
        .I2(Q[9]),
        .I3(\xCount_V_2[9]_i_18_n_3 ),
        .I4(\xCount_V_2[9]_i_19_n_3 ),
        .O(icmp_ln1049_1_fu_433_p2));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[9]_i_8 
       (.I0(CO),
        .I1(d_read_reg_22[9]),
        .I2(ap_return_int_reg[9]),
        .I3(E),
        .I4(Q[9]),
        .O(\xCount_V_2[9]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hEEFA1105)) 
    \xCount_V_2[9]_i_9 
       (.I0(CO),
        .I1(d_read_reg_22[8]),
        .I2(ap_return_int_reg[8]),
        .I3(E),
        .I4(Q[8]),
        .O(\xCount_V_2[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_2_reg[7]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\xCount_V_2_reg[7]_i_1_n_3 ,\xCount_V_2_reg[7]_i_1_n_4 ,\xCount_V_2_reg[7]_i_1_n_5 ,\xCount_V_2_reg[7]_i_1_n_6 ,\xCount_V_2_reg[7]_i_1_n_7 ,\xCount_V_2_reg[7]_i_1_n_8 ,\xCount_V_2_reg[7]_i_1_n_9 ,\xCount_V_2_reg[7]_i_1_n_10 }),
        .DI({Q[7:1],DI}),
        .O(\xCount_V_2_reg[8] [7:0]),
        .S({\xCount_V_2[7]_i_3_n_3 ,\xCount_V_2[7]_i_4_n_3 ,\xCount_V_2[7]_i_5_n_3 ,\xCount_V_2[7]_i_6_n_3 ,\xCount_V_2[7]_i_7_n_3 ,\xCount_V_2[7]_i_8_n_3 ,\xCount_V_2[7]_i_9_n_3 ,\xCount_V_2[7]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_2_reg[9]_i_3 
       (.CI(\xCount_V_2_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_2_reg[9]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED [7:2],\xCount_V_2_reg[8] [9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_2[9]_i_8_n_3 ,\xCount_V_2[9]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \xCount_V_2_reg[9]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_2_reg[9]_i_7_CO_UNCONNECTED [7:5],CO,\xCount_V_2_reg[9]_i_7_n_7 ,\xCount_V_2_reg[9]_i_7_n_8 ,\xCount_V_2_reg[9]_i_7_n_9 ,\xCount_V_2_reg[9]_i_7_n_10 }),
        .DI({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_20_n_3 ,\xCount_V_2[9]_i_21_n_3 ,\xCount_V_2[9]_i_22_n_3 ,\xCount_V_2[9]_i_23_n_3 ,\xCount_V_2[9]_i_24_n_3 }),
        .O(\NLW_xCount_V_2_reg[9]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_25_n_3 ,\xCount_V_2[9]_i_26_n_3 ,\xCount_V_2[9]_i_27_n_3 ,\xCount_V_2[9]_i_28_n_3 ,\xCount_V_2[9]_i_29_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_int_s
   (B,
    D,
    ap_clk,
    ap_ce_reg);
  output [15:0]B;
  input [15:0]D;
  input ap_clk;
  input ap_ce_reg;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]ap_return_int_reg;
  wire [15:0]d_read_reg_22;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1
       (.I0(d_read_reg_22[15]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_10
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_11
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_12
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_13
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_14
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_15
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_16
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2
       (.I0(d_read_reg_22[14]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3
       (.I0(d_read_reg_22[13]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4
       (.I0(d_read_reg_22[12]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_9
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(B[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s
   (E,
    count_new_0_reg_308,
    \ap_CS_fsm_reg[1] ,
    s,
    Q,
    \s_reg[0] ,
    \s_reg[0]_0 ,
    \s_reg[0]_1 ,
    icmp_ln456_reg_609,
    CO,
    D,
    ap_clk);
  output [0:0]E;
  output count_new_0_reg_308;
  output \ap_CS_fsm_reg[1] ;
  output s;
  input [0:0]Q;
  input \s_reg[0] ;
  input \s_reg[0]_0 ;
  input \s_reg[0]_1 ;
  input icmp_ln456_reg_609;
  input [0:0]CO;
  input [15:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire count_new_0_reg_308;
  wire \count_new_0_reg_308[31]_i_15_n_3 ;
  wire \count_new_0_reg_308[31]_i_8_n_3 ;
  wire \count_new_0_reg_308[31]_i_9_n_3 ;
  wire [15:0]d_read_reg_22;
  wire icmp_ln456_fu_541_p2;
  wire icmp_ln456_reg_609;
  wire s;
  wire \s_reg[0] ;
  wire \s_reg[0]_0 ;
  wire \s_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_new_0_reg_308[31]_i_1 
       (.I0(icmp_ln456_fu_541_p2),
        .I1(\s_reg[0] ),
        .I2(\s_reg[0]_0 ),
        .I3(\s_reg[0]_1 ),
        .O(count_new_0_reg_308));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_308[31]_i_15 
       (.I0(d_read_reg_22[11]),
        .I1(d_read_reg_22[10]),
        .I2(d_read_reg_22[9]),
        .I3(d_read_reg_22[8]),
        .O(\count_new_0_reg_308[31]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_new_0_reg_308[31]_i_2 
       (.I0(icmp_ln456_fu_541_p2),
        .I1(Q),
        .O(E));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \count_new_0_reg_308[31]_i_4 
       (.I0(\count_new_0_reg_308[31]_i_8_n_3 ),
        .I1(d_read_reg_22[1]),
        .I2(d_read_reg_22[0]),
        .I3(d_read_reg_22[3]),
        .I4(d_read_reg_22[2]),
        .I5(\count_new_0_reg_308[31]_i_9_n_3 ),
        .O(icmp_ln456_fu_541_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_308[31]_i_8 
       (.I0(d_read_reg_22[7]),
        .I1(d_read_reg_22[6]),
        .I2(d_read_reg_22[5]),
        .I3(d_read_reg_22[4]),
        .O(\count_new_0_reg_308[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count_new_0_reg_308[31]_i_9 
       (.I0(d_read_reg_22[12]),
        .I1(d_read_reg_22[13]),
        .I2(d_read_reg_22[14]),
        .I3(d_read_reg_22[15]),
        .I4(\count_new_0_reg_308[31]_i_15_n_3 ),
        .O(\count_new_0_reg_308[31]_i_9_n_3 ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln456_reg_609[0]_i_1 
       (.I0(icmp_ln456_fu_541_p2),
        .I1(Q),
        .I2(icmp_ln456_reg_609),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \s[0]_i_1 
       (.I0(icmp_ln456_fu_541_p2),
        .I1(\s_reg[0] ),
        .I2(\s_reg[0]_0 ),
        .I3(\s_reg[0]_1 ),
        .I4(CO),
        .O(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    ap_done,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID,
    ap_rst_n,
    Q,
    ap_start,
    \B_V_data_1_payload_A_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]D;
  output ap_done;
  output [23:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  input ap_rst_n;
  input [1:0]Q;
  input ap_start;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire \B_V_data_1_payload_A[23]_i_1_n_3 ;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B[23]_i_1_n_3 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0B)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_payload_B[23]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1_n_3 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222FFFFA222A222)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(m_axis_video_TREADY),
        .I3(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground
   (\cmp106_reg_787_reg[0] ,
    \empty_65_reg_808_reg[0] ,
    \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ,
    \y_3_reg_1597_reg[13]_0 ,
    \cmp57_reg_560_reg[0] ,
    q0_reg_1_sp_1,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter8_reg,
    ap_enable_reg_pp0_iter9_reg,
    ap_enable_reg_pp0_iter10_reg,
    ap_enable_reg_pp0_iter11_reg,
    ap_enable_reg_pp0_iter12_reg,
    icmp_ln1028_reg_3575,
    \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ,
    q0_reg,
    \x_4_reg_3544_pp0_iter8_reg_reg[0]__0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    sel,
    \q0_reg[7] ,
    \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ,
    \q0_reg[7]_0 ,
    \q0_reg[1]_0 ,
    \conv_i_i_cast_cast_reg_3534_reg[7] ,
    conv_i6_i224_reg_1536,
    q0_reg_0_sp_1,
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg,
    Q,
    \or_ln1594_reg_1667_reg[0]_0 ,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    \y_fu_328_reg[15]_0 ,
    \rampStart_reg[6]_0 ,
    conv_i_i276_reg_1561,
    \conv_i_i260_reg_1556_reg[7]_0 ,
    \icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0 ,
    \r_reg_3613_pp0_iter10_reg_reg[7]__0 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ,
    \rSerie_V_reg[27] ,
    \b_reg_3624_pp0_iter10_reg_reg[7]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[14]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[12]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[11]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[10]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[9]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[7]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[6]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[5]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[4]__0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[3]__0 ,
    \barWidth_cast_cast_reg_3519_reg[1] ,
    ap_enable_reg_pp0_iter12_reg_0,
    \y_3_reg_1597_reg[15]_0 ,
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg,
    S,
    \y_3_reg_1597_reg[0]_0 ,
    \yCount_V_2_reg[9] ,
    \yCount_V_2_reg[0] ,
    O,
    \add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ,
    \barWidth_reg_1566_reg[1]_0 ,
    \xBar_V_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_1 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ,
    \q0_reg[6] ,
    \q0_reg[7]_1 ,
    ap_loop_init_int_reg,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ,
    \rampVal_2_loc_1_fu_480_reg[5] ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ,
    \or_ln1594_reg_1667_reg[0]_1 ,
    \q0_reg[1]_1 ,
    \cmp2_i210_reg_1516_reg[0]_2 ,
    \add_ln1489_reg_1652_reg[3]_0 ,
    \bSerie_V_reg[25] ,
    \bSerie_V_reg[26] ,
    \bSerie_V_reg[27] ,
    \add_ln1489_reg_1652_reg[6]_0 ,
    \cmp57_reg_560_pp0_iter1_reg_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_3 ,
    \conv_i_reg_584_reg[7] ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ,
    \q0_reg[1]_4 ,
    \q0_reg[3] ,
    \q0_reg[1]_5 ,
    \q0_reg[1]_6 ,
    ap_enable_reg_pp0_iter11_reg_0,
    \g_reg_3619_pp0_iter10_reg_reg[5]__0 ,
    \add_ln1489_reg_1652_reg[7]_0 ,
    \cmp2_i210_reg_1516_reg[0]_4 ,
    \cmp2_i210_reg_1516_reg[0]_5 ,
    \rampStart_load_reg_1425_reg[6]_0 ,
    \rampVal_loc_1_fu_476_reg[6] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[3]_0 ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[5]_0 ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[6]_0 ,
    \rampVal_loc_1_fu_476_reg[5] ,
    ap_enable_reg_pp0_iter11_reg_1,
    \cmp2_i210_reg_1516_reg[0]_6 ,
    \rampStart_load_reg_1425_reg[3]_0 ,
    \q0_reg[1]_7 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ,
    \add_ln1489_reg_1652_reg[2]_0 ,
    \add_ln1489_reg_1652_reg[4]_0 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ,
    \cmp2_i210_reg_1516_reg[0]_7 ,
    \rampVal_2_loc_1_fu_480_reg[7] ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ,
    \phi_mul_fu_464_reg[15] ,
    shiftReg_ce,
    \y_fu_328_reg[12]_0 ,
    \y_fu_328_reg[3]_0 ,
    \y_fu_328_reg[9]_0 ,
    ap_sync_tpgBackground_U0_ap_ready,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ,
    \rampStart_load_reg_1425_reg[7]_0 ,
    \cmp2_i210_reg_1516_reg[0]_8 ,
    \q0_reg[5] ,
    in,
    E,
    and_ln1759_fu_509_p2,
    ap_clk,
    sel_tmp2_fu_527_p2,
    ap_rst_n_inv,
    \cmp106_reg_787_reg[0]_0 ,
    \empty_65_reg_808_reg[0]_0 ,
    SR,
    \cmp57_reg_560_reg[0]_0 ,
    cmp71_fu_364_p2,
    DSP_ALU_INST,
    out,
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0,
    icmp_ln519_fu_800_p2,
    zonePlateVAddr_loc_0_fu_352,
    cmp6_i_fu_830_p2,
    cmp51_i_fu_900_p2,
    icmp_fu_916_p2,
    \cmp2_i210_reg_1516_reg[0]_9 ,
    \conv_i6_i224_reg_1536_reg[7]_0 ,
    D,
    \rampStart_reg[7]_0 ,
    \conv_i_i276_reg_1561_reg[6]_0 ,
    \conv_i_i260_reg_1556_reg[7]_1 ,
    q0_reg_0,
    \rampVal_loc_1_fu_476_reg[0] ,
    \hBarSel_4_loc_1_fu_504_reg[0] ,
    \g_reg_3619_reg[7] ,
    \zonePlateVDelta_reg[0] ,
    \g_reg_3619_reg[7]_0 ,
    \bSerie_V_reg[0]__0 ,
    \cmp41_reg_780_reg[0] ,
    \cmp41_reg_780_reg[0]_0 ,
    CO,
    \vHatch_reg[0] ,
    \vHatch_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm[4]_i_2 ,
    \vHatch[0]_i_3 ,
    \vHatch[0]_i_3_0 ,
    \xCount_V_2_reg[0] ,
    \cmp50_reg_546_reg[0] ,
    \phi_mul_fu_464_reg[15]_0 ,
    \hBarSel_4_loc_1_fu_504_reg[0]_0 ,
    \hBarSel_4_loc_1_fu_504_reg[2] ,
    \g_2_fu_524_reg[3] ,
    \g_2_fu_524[7]_i_10 ,
    \g_2_fu_524[3]_i_2 ,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ,
    \rampVal_2_flag_1_fu_488_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ,
    \g_2_fu_524[3]_i_8 ,
    \g_2_fu_524[7]_i_10_0 ,
    \g_2_fu_524[1]_i_6 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ,
    \g_2_fu_524_reg[5]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ,
    \g_2_fu_524_reg[6] ,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[0]_0 ,
    \g_2_fu_524_reg[3]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524_reg[7] ,
    \hdata_flag_1_fu_500_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ,
    \g_2_fu_524_reg[3]_1 ,
    \g_2_fu_524_reg[2] ,
    \g_2_fu_524_reg[2]_0 ,
    \g_2_fu_524[4]_i_3 ,
    \zonePlateVAddr_loc_1_fu_472_reg[0] ,
    ap_rst_n,
    \hBarSel_4_loc_1_fu_504_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ,
    \zonePlateVAddr_loc_1_fu_472_reg[7] ,
    \zonePlateVAddr_loc_1_fu_472_reg[15] ,
    \rampVal_loc_1_fu_476_reg[7] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ,
    \xBar_V_reg[1] ,
    \xBar_V_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ,
    \zonePlateVDelta_reg[15] ,
    \zonePlateVDelta_reg[15]_0 ,
    \phi_mul_fu_464_reg[15]_1 ,
    \rampStart_reg[0]_0 ,
    shiftReg_ce_0,
    O15,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ,
    \d_read_reg_22_reg[9] ,
    SS,
    p_60_in,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6] ,
    \xBar_V_reg[10] ,
    \xBar_V_reg[0]_0 ,
    \conv_i4_i213_reg_1582_reg[7]_0 ,
    \select_ln1100_reg_1592_reg[0]_0 ,
    \barWidth_reg_1566_reg[10]_0 ,
    \y_fu_328_reg[15]_1 );
  output \cmp106_reg_787_reg[0] ;
  output \empty_65_reg_808_reg[0] ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ;
  output \y_3_reg_1597_reg[13]_0 ;
  output \cmp57_reg_560_reg[0] ;
  output q0_reg_1_sp_1;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter8_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output ap_enable_reg_pp0_iter10_reg;
  output ap_enable_reg_pp0_iter11_reg;
  output ap_enable_reg_pp0_iter12_reg;
  output icmp_ln1028_reg_3575;
  output \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ;
  output [1:0]q0_reg;
  output \x_4_reg_3544_pp0_iter8_reg_reg[0]__0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output [10:0]sel;
  output \q0_reg[7] ;
  output \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ;
  output \q0_reg[7]_0 ;
  output \q0_reg[1]_0 ;
  output \conv_i_i_cast_cast_reg_3534_reg[7] ;
  output [0:0]conv_i6_i224_reg_1536;
  output q0_reg_0_sp_1;
  output grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg;
  output [2:0]Q;
  output \or_ln1594_reg_1667_reg[0]_0 ;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output [6:0]\y_fu_328_reg[15]_0 ;
  output [6:0]\rampStart_reg[6]_0 ;
  output [0:0]conv_i_i276_reg_1561;
  output \conv_i_i260_reg_1556_reg[7]_0 ;
  output \icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0 ;
  output [4:0]\r_reg_3613_pp0_iter10_reg_reg[7]__0 ;
  output [4:0]\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ;
  output [5:0]\rSerie_V_reg[27] ;
  output [4:0]\b_reg_3624_pp0_iter10_reg_reg[7]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[14]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[12]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[11]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[10]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[9]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[7]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[6]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[5]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[4]__0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[3]__0 ;
  output [0:0]\barWidth_cast_cast_reg_3519_reg[1] ;
  output ap_enable_reg_pp0_iter12_reg_0;
  output [12:0]\y_3_reg_1597_reg[15]_0 ;
  output grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg;
  output [0:0]S;
  output [0:0]\y_3_reg_1597_reg[0]_0 ;
  output [6:0]\yCount_V_2_reg[9] ;
  output \yCount_V_2_reg[0] ;
  output [4:0]O;
  output [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  output [0:0]\barWidth_reg_1566_reg[1]_0 ;
  output [0:0]\xBar_V_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_1 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  output \q0_reg[6] ;
  output \q0_reg[7]_1 ;
  output ap_loop_init_int_reg;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  output \rampVal_2_loc_1_fu_480_reg[5] ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  output \or_ln1594_reg_1667_reg[0]_1 ;
  output \q0_reg[1]_1 ;
  output \cmp2_i210_reg_1516_reg[0]_2 ;
  output \add_ln1489_reg_1652_reg[3]_0 ;
  output \bSerie_V_reg[25] ;
  output \bSerie_V_reg[26] ;
  output \bSerie_V_reg[27] ;
  output \add_ln1489_reg_1652_reg[6]_0 ;
  output \cmp57_reg_560_pp0_iter1_reg_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_3 ;
  output \conv_i_reg_584_reg[7] ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  output \q0_reg[1]_4 ;
  output \q0_reg[3] ;
  output \q0_reg[1]_5 ;
  output \q0_reg[1]_6 ;
  output ap_enable_reg_pp0_iter11_reg_0;
  output \g_reg_3619_pp0_iter10_reg_reg[5]__0 ;
  output \add_ln1489_reg_1652_reg[7]_0 ;
  output \cmp2_i210_reg_1516_reg[0]_4 ;
  output \cmp2_i210_reg_1516_reg[0]_5 ;
  output [2:0]\rampStart_load_reg_1425_reg[6]_0 ;
  output \rampVal_loc_1_fu_476_reg[6] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[3]_0 ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[5]_0 ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[6]_0 ;
  output [2:0]\rampVal_loc_1_fu_476_reg[5] ;
  output ap_enable_reg_pp0_iter11_reg_1;
  output \cmp2_i210_reg_1516_reg[0]_6 ;
  output \rampStart_load_reg_1425_reg[3]_0 ;
  output \q0_reg[1]_7 ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ;
  output \add_ln1489_reg_1652_reg[2]_0 ;
  output \add_ln1489_reg_1652_reg[4]_0 ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ;
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  output \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  output \cmp2_i210_reg_1516_reg[0]_7 ;
  output \rampVal_2_loc_1_fu_480_reg[7] ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  output [0:0]\phi_mul_fu_464_reg[15] ;
  output shiftReg_ce;
  output \y_fu_328_reg[12]_0 ;
  output \y_fu_328_reg[3]_0 ;
  output \y_fu_328_reg[9]_0 ;
  output ap_sync_tpgBackground_U0_ap_ready;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  output \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ;
  output \rampStart_load_reg_1425_reg[7]_0 ;
  output \cmp2_i210_reg_1516_reg[0]_8 ;
  output [1:0]\q0_reg[5] ;
  output [23:0]in;
  input [0:0]E;
  input and_ln1759_fu_509_p2;
  input ap_clk;
  input sel_tmp2_fu_527_p2;
  input ap_rst_n_inv;
  input \cmp106_reg_787_reg[0]_0 ;
  input \empty_65_reg_808_reg[0]_0 ;
  input [0:0]SR;
  input \cmp57_reg_560_reg[0]_0 ;
  input cmp71_fu_364_p2;
  input [15:0]DSP_ALU_INST;
  input [19:0]out;
  input grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0;
  input icmp_ln519_fu_800_p2;
  input zonePlateVAddr_loc_0_fu_352;
  input cmp6_i_fu_830_p2;
  input cmp51_i_fu_900_p2;
  input icmp_fu_916_p2;
  input \cmp2_i210_reg_1516_reg[0]_9 ;
  input \conv_i6_i224_reg_1536_reg[7]_0 ;
  input [7:0]D;
  input [6:0]\rampStart_reg[7]_0 ;
  input \conv_i_i276_reg_1561_reg[6]_0 ;
  input \conv_i_i260_reg_1556_reg[7]_1 ;
  input q0_reg_0;
  input \rampVal_loc_1_fu_476_reg[0] ;
  input \hBarSel_4_loc_1_fu_504_reg[0] ;
  input [1:0]\g_reg_3619_reg[7] ;
  input \zonePlateVDelta_reg[0] ;
  input \g_reg_3619_reg[7]_0 ;
  input \bSerie_V_reg[0]__0 ;
  input [1:0]\cmp41_reg_780_reg[0] ;
  input \cmp41_reg_780_reg[0]_0 ;
  input [0:0]CO;
  input \vHatch_reg[0] ;
  input \vHatch_reg[0]_0 ;
  input [15:0]ap_enable_reg_pp0_iter1_reg;
  input [14:0]\ap_CS_fsm[4]_i_2 ;
  input [1:0]\vHatch[0]_i_3 ;
  input \vHatch[0]_i_3_0 ;
  input [0:0]\xCount_V_2_reg[0] ;
  input \cmp50_reg_546_reg[0] ;
  input [0:0]\phi_mul_fu_464_reg[15]_0 ;
  input \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  input \hBarSel_4_loc_1_fu_504_reg[2] ;
  input \g_2_fu_524_reg[3] ;
  input \g_2_fu_524[7]_i_10 ;
  input \g_2_fu_524[3]_i_2 ;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  input \rampVal_2_flag_1_fu_488_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  input \g_2_fu_524[3]_i_8 ;
  input \g_2_fu_524[7]_i_10_0 ;
  input \g_2_fu_524[1]_i_6 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  input \g_2_fu_524_reg[5]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  input \g_2_fu_524_reg[6] ;
  input \g_2_fu_524_reg[6]_0 ;
  input \g_2_fu_524_reg[0]_0 ;
  input \g_2_fu_524_reg[3]_0 ;
  input \g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524_reg[7] ;
  input \hdata_flag_1_fu_500_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  input \g_2_fu_524_reg[3]_1 ;
  input \g_2_fu_524_reg[2] ;
  input \g_2_fu_524_reg[2]_0 ;
  input \g_2_fu_524[4]_i_3 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[0] ;
  input ap_rst_n;
  input [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[7] ;
  input \zonePlateVAddr_loc_1_fu_472_reg[15] ;
  input \rampVal_loc_1_fu_476_reg[7] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  input \xBar_V_reg[1] ;
  input \xBar_V_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [14:0]\phi_mul_fu_464_reg[15]_1 ;
  input \rampStart_reg[0]_0 ;
  input shiftReg_ce_0;
  input O15;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  input [9:0]\d_read_reg_22_reg[9] ;
  input [0:0]SS;
  input p_60_in;
  input [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  input [0:0]\xBar_V_reg[10] ;
  input [0:0]\xBar_V_reg[0]_0 ;
  input [0:0]\conv_i4_i213_reg_1582_reg[7]_0 ;
  input [0:0]\select_ln1100_reg_1592_reg[0]_0 ;
  input [10:0]\barWidth_reg_1566_reg[10]_0 ;
  input [0:0]\y_fu_328_reg[15]_1 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [4:0]O;
  wire O15;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  wire [7:0]add_ln1297_fu_1752_p2;
  wire [7:0]add_ln1489_fu_1093_p2;
  wire add_ln1489_fu_1093_p2_carry_i_1_n_3;
  wire add_ln1489_fu_1093_p2_carry_i_2_n_3;
  wire add_ln1489_fu_1093_p2_carry_i_3_n_3;
  wire add_ln1489_fu_1093_p2_carry_i_4_n_3;
  wire add_ln1489_fu_1093_p2_carry_i_5_n_3;
  wire add_ln1489_fu_1093_p2_carry_i_6_n_3;
  wire add_ln1489_fu_1093_p2_carry_i_7_n_3;
  wire add_ln1489_fu_1093_p2_carry_i_8_n_3;
  wire add_ln1489_fu_1093_p2_carry_n_10;
  wire add_ln1489_fu_1093_p2_carry_n_4;
  wire add_ln1489_fu_1093_p2_carry_n_5;
  wire add_ln1489_fu_1093_p2_carry_n_6;
  wire add_ln1489_fu_1093_p2_carry_n_7;
  wire add_ln1489_fu_1093_p2_carry_n_8;
  wire add_ln1489_fu_1093_p2_carry_n_9;
  wire [7:0]add_ln1489_reg_1652;
  wire \add_ln1489_reg_1652_reg[2]_0 ;
  wire \add_ln1489_reg_1652_reg[3]_0 ;
  wire \add_ln1489_reg_1652_reg[4]_0 ;
  wire \add_ln1489_reg_1652_reg[6]_0 ;
  wire \add_ln1489_reg_1652_reg[7]_0 ;
  wire [7:0]add_ln706_fu_1132_p2;
  wire add_ln706_fu_1132_p2_carry_i_1_n_3;
  wire add_ln706_fu_1132_p2_carry_n_10;
  wire add_ln706_fu_1132_p2_carry_n_4;
  wire add_ln706_fu_1132_p2_carry_n_5;
  wire add_ln706_fu_1132_p2_carry_n_6;
  wire add_ln706_fu_1132_p2_carry_n_7;
  wire add_ln706_fu_1132_p2_carry_n_8;
  wire add_ln706_fu_1132_p2_carry_n_9;
  wire and_ln1293_reg_3605;
  wire \and_ln1293_reg_3605[0]_i_1_n_3 ;
  wire and_ln1759_fu_509_p2;
  wire [14:0]\ap_CS_fsm[4]_i_2 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire [15:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_loop_exit_ready_pp0_iter11_reg;
  wire ap_loop_init_int_reg;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_tpgBackground_U0_ap_ready;
  wire \bSerie_V_reg[0]__0 ;
  wire \bSerie_V_reg[25] ;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[27] ;
  wire [4:0]\b_reg_3624_pp0_iter10_reg_reg[7]__0 ;
  wire [0:0]\barWidth_cast_cast_reg_3519_reg[1] ;
  wire [10:0]barWidth_reg_1566;
  wire barWidth_reg_15660;
  wire [10:0]\barWidth_reg_1566_reg[10]_0 ;
  wire [0:0]\barWidth_reg_1566_reg[1]_0 ;
  wire \cmp106_reg_787_reg[0] ;
  wire \cmp106_reg_787_reg[0]_0 ;
  wire cmp11_i303_fu_1076_p2;
  wire cmp11_i303_reg_1647;
  wire \cmp11_i303_reg_1647[0]_i_3_n_3 ;
  wire \cmp11_i303_reg_1647[0]_i_4_n_3 ;
  wire \cmp11_i303_reg_1647[0]_i_5_n_3 ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0]_1 ;
  wire \cmp2_i210_reg_1516_reg[0]_2 ;
  wire \cmp2_i210_reg_1516_reg[0]_3 ;
  wire \cmp2_i210_reg_1516_reg[0]_4 ;
  wire \cmp2_i210_reg_1516_reg[0]_5 ;
  wire \cmp2_i210_reg_1516_reg[0]_6 ;
  wire \cmp2_i210_reg_1516_reg[0]_7 ;
  wire \cmp2_i210_reg_1516_reg[0]_8 ;
  wire \cmp2_i210_reg_1516_reg[0]_9 ;
  wire [1:0]\cmp41_reg_780_reg[0] ;
  wire \cmp41_reg_780_reg[0]_0 ;
  wire \cmp50_reg_546_reg[0] ;
  wire cmp51_i_fu_900_p2;
  wire cmp51_i_reg_1572;
  wire \cmp57_reg_560_pp0_iter1_reg_reg[0] ;
  wire \cmp57_reg_560_reg[0] ;
  wire \cmp57_reg_560_reg[0]_0 ;
  wire cmp6_i_fu_830_p2;
  wire cmp6_i_reg_1531;
  wire cmp71_fu_364_p2;
  wire [0:0]\conv_i4_i213_reg_1582_reg[7]_0 ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[0] ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[1] ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[2] ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[3] ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[4] ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[5] ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[6] ;
  wire \conv_i4_i213_reg_1582_reg_n_3_[7] ;
  wire [0:0]conv_i6_i224_reg_1536;
  wire \conv_i6_i224_reg_1536_reg[7]_0 ;
  wire \conv_i_i260_reg_1556_reg[7]_0 ;
  wire \conv_i_i260_reg_1556_reg[7]_1 ;
  wire [0:0]conv_i_i276_reg_1561;
  wire \conv_i_i276_reg_1561_reg[6]_0 ;
  wire \conv_i_i_cast_cast_reg_3534_reg[7] ;
  wire \conv_i_reg_584_reg[7] ;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire \empty_65_reg_808_reg[0] ;
  wire \empty_65_reg_808_reg[0]_0 ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \g_2_fu_524[1]_i_6 ;
  wire \g_2_fu_524[3]_i_2 ;
  wire \g_2_fu_524[3]_i_8 ;
  wire \g_2_fu_524[4]_i_3 ;
  wire \g_2_fu_524[7]_i_10 ;
  wire \g_2_fu_524[7]_i_10_0 ;
  wire \g_2_fu_524_reg[0] ;
  wire \g_2_fu_524_reg[0]_0 ;
  wire \g_2_fu_524_reg[2] ;
  wire \g_2_fu_524_reg[2]_0 ;
  wire \g_2_fu_524_reg[3] ;
  wire \g_2_fu_524_reg[3]_0 ;
  wire \g_2_fu_524_reg[3]_1 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[5]_0 ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire \g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[7] ;
  wire \g_reg_3619_pp0_iter10_reg_reg[5]__0 ;
  wire [1:0]\g_reg_3619_reg[7] ;
  wire \g_reg_3619_reg[7]_0 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_2;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_157;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_206;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_214;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_215;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_216;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_217;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_218;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_219;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_220;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_221;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_222;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_223;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_224;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_225;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_226;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_227;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_228;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_229;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_230;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_231;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_232;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_233;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_234;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_235;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_236;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_237;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_238;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_239;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_240;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_241;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_242;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_243;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_244;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_245;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_246;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_247;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_248;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_249;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_250;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_251;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_252;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_253;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_254;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_255;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_256;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_257;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_258;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_259;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_260;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_261;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_262;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_263;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_264;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_265;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_i_1_n_3;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg;
  wire grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_i_1_n_3;
  wire grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_i_1_n_3;
  wire [2:0]hBarSel_2;
  wire hBarSel_20;
  wire \hBarSel_3[0]_i_13_n_3 ;
  wire [2:0]hBarSel_4_loc_0_fu_356;
  wire \hBarSel_4_loc_1_fu_504_reg[0] ;
  wire \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  wire \hBarSel_4_loc_1_fu_504_reg[2] ;
  wire [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  wire [7:0]hdata;
  wire hdata0;
  wire hdata_flag_0_reg_490;
  wire \hdata_flag_0_reg_490_reg_n_3_[0] ;
  wire \hdata_flag_1_fu_500_reg[0] ;
  wire hdata_flag_3_reg_537;
  wire hdata_flag_3_reg_5370;
  wire \hdata_flag_3_reg_537_reg_n_3_[0] ;
  wire [7:0]hdata_loc_0_fu_348;
  wire [7:0]hdata_new_0_fu_372;
  wire [7:0]hdata_new_3_reg_549;
  wire icmp_fu_916_p2;
  wire icmp_ln1028_fu_1417_p2;
  wire icmp_ln1028_reg_3575;
  wire \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ;
  wire icmp_ln1051_fu_1492_p2;
  wire icmp_ln1051_reg_3609;
  wire \icmp_ln1051_reg_3609[0]_i_1_n_3 ;
  wire \icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0 ;
  wire icmp_ln1057_reg_3645;
  wire \icmp_ln1057_reg_3645[0]_i_1_n_3 ;
  wire icmp_ln1286_reg_3601;
  wire icmp_ln1286_reg_36010;
  wire \icmp_ln1286_reg_3601[0]_i_1_n_3 ;
  wire \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  wire icmp_ln1594_1_fu_1106_p2;
  wire icmp_ln1594_1_reg_1662;
  wire \icmp_ln1594_2_reg_1672[0]_i_1_n_3 ;
  wire \icmp_ln1594_2_reg_1672_reg_n_3_[0] ;
  wire icmp_ln1594_fu_1099_p2;
  wire icmp_ln1594_reg_1657;
  wire icmp_ln519_fu_800_p2;
  wire \icmp_ln519_reg_1421_reg_n_3_[0] ;
  wire icmp_reg_1577;
  wire [23:0]in;
  wire or_ln1594_fu_1113_p2;
  wire \or_ln1594_reg_1667_reg[0]_0 ;
  wire \or_ln1594_reg_1667_reg[0]_1 ;
  wire [19:0]out;
  wire [7:0]outpix_0_0_0_0_0_load366_fu_332;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[3]_0 ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[5]_0 ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[6]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  wire [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  wire [7:0]outpix_0_1_0_0_0_load370_fu_336;
  wire [7:0]outpix_0_2_0_0_0_load374_fu_340;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  wire p_60_in;
  wire [0:0]\phi_mul_fu_464_reg[15] ;
  wire [0:0]\phi_mul_fu_464_reg[15]_0 ;
  wire [14:0]\phi_mul_fu_464_reg[15]_1 ;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1__0_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[4]_i_1__0_n_3 ;
  wire \q0[4]_i_1_n_3 ;
  wire \q0[5]_i_1_n_3 ;
  wire \q0[6]_i_1_n_3 ;
  wire \q0[7]_i_1__0_n_3 ;
  wire \q0[7]_i_1__1_n_3 ;
  wire \q0[7]_i_1_n_3 ;
  wire [1:0]q0_reg;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[3] ;
  wire [1:0]\q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire q0_reg_0;
  wire q0_reg_0_sn_1;
  wire q0_reg_1_sn_1;
  wire [5:0]\rSerie_V_reg[27] ;
  wire [4:0]\r_reg_3613_pp0_iter10_reg_reg[7]__0 ;
  wire [7:0]rampStart_load_reg_1425;
  wire \rampStart_load_reg_1425_reg[3]_0 ;
  wire [2:0]\rampStart_load_reg_1425_reg[6]_0 ;
  wire \rampStart_load_reg_1425_reg[7]_0 ;
  wire [7:7]rampStart_reg;
  wire \rampStart_reg[0]_0 ;
  wire [6:0]\rampStart_reg[6]_0 ;
  wire [6:0]\rampStart_reg[7]_0 ;
  wire [7:0]rampVal;
  wire rampVal0;
  wire [7:0]rampVal_1;
  wire rampVal_10;
  wire [7:0]rampVal_2;
  wire rampVal_20;
  wire rampVal_2_flag_0_reg_502;
  wire \rampVal_2_flag_0_reg_502_reg_n_3_[0] ;
  wire \rampVal_2_flag_1_fu_488_reg[0] ;
  wire rampVal_2_flag_3_reg_560;
  wire [7:0]rampVal_2_loc_0_fu_344;
  wire \rampVal_2_loc_1_fu_480_reg[5] ;
  wire \rampVal_2_loc_1_fu_480_reg[7] ;
  wire [7:0]rampVal_2_new_0_fu_368;
  wire [7:0]rampVal_2_new_3_reg_572;
  wire \rampVal_3_flag_0_reg_478_reg_n_3_[0] ;
  wire rampVal_3_flag_3_reg_514;
  wire [7:0]rampVal_3_loc_0_fu_364;
  wire [7:0]rampVal_3_new_0_fu_376;
  wire [7:0]rampVal_3_new_3_reg_526;
  wire [7:0]rampVal_loc_0_fu_360;
  wire \rampVal_loc_1_fu_476_reg[0] ;
  wire [2:0]\rampVal_loc_1_fu_476_reg[5] ;
  wire \rampVal_loc_1_fu_476_reg[6] ;
  wire \rampVal_loc_1_fu_476_reg[7] ;
  wire [10:0]sel;
  wire sel_tmp2_fu_527_p2;
  wire [0:0]\select_ln1100_reg_1592_reg[0]_0 ;
  wire \select_ln1100_reg_1592_reg_n_3_[0] ;
  wire \select_ln1100_reg_1592_reg_n_3_[1] ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ;
  wire [4:0]\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [15:8]shl_ln_reg_1587;
  wire [13:0]trunc_ln506_reg_1376;
  wire [13:0]trunc_ln507_reg_1381;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  wire trunc_ln521_reg_3552_pp0_iter9_reg;
  wire \vBarSel[2]_i_6_n_3 ;
  wire [1:0]\vHatch[0]_i_3 ;
  wire \vHatch[0]_i_3_0 ;
  wire \vHatch_reg[0] ;
  wire \vHatch_reg[0]_0 ;
  wire \xBar_V[7]_i_8_n_3 ;
  wire [0:0]\xBar_V_reg[0] ;
  wire [0:0]\xBar_V_reg[0]_0 ;
  wire [0:0]\xBar_V_reg[10] ;
  wire \xBar_V_reg[1] ;
  wire \xBar_V_reg[7] ;
  wire [0:0]\xCount_V_2_reg[0] ;
  wire \xCount_V_3[7]_i_11_n_3 ;
  wire \xCount_V_3[7]_i_12_n_3 ;
  wire \xCount_V_3[7]_i_13_n_3 ;
  wire \xCount_V_3[9]_i_10_n_3 ;
  wire \xCount_V_3[9]_i_4_n_3 ;
  wire \xCount_V_3[9]_i_7_n_3 ;
  wire \xCount_V_3[9]_i_8_n_3 ;
  wire \xCount_V_3[9]_i_9_n_3 ;
  wire [2:1]x_4_reg_3544_pp0_iter8_reg;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[0]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[10]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[11]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[12]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[14]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[3]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[4]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[5]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[6]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[7]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[9]__0 ;
  wire \yCount_V_1[5]_i_9_n_3 ;
  wire \yCount_V_2_reg[0] ;
  wire [6:0]\yCount_V_2_reg[9] ;
  wire \yCount_V_3[9]_i_11_n_3 ;
  wire \yCount_V_3[9]_i_12_n_3 ;
  wire \yCount_V_3[9]_i_21_n_3 ;
  wire \yCount_V_3[9]_i_22_n_3 ;
  wire \yCount_V_3[9]_i_23_n_3 ;
  wire \yCount_V_3[9]_i_24_n_3 ;
  wire \yCount_V_3[9]_i_25_n_3 ;
  wire \yCount_V_3[9]_i_26_n_3 ;
  wire \yCount_V_3[9]_i_27_n_3 ;
  wire \yCount_V_3[9]_i_5_n_3 ;
  wire \yCount_V_3[9]_i_8_n_3 ;
  wire [2:0]y_3_reg_1597;
  wire y_3_reg_15970;
  wire [0:0]\y_3_reg_1597_reg[0]_0 ;
  wire \y_3_reg_1597_reg[13]_0 ;
  wire [12:0]\y_3_reg_1597_reg[15]_0 ;
  wire [15:0]y_4_fu_1034_p2;
  wire y_4_fu_1034_p2_carry__0_n_10;
  wire y_4_fu_1034_p2_carry__0_n_5;
  wire y_4_fu_1034_p2_carry__0_n_6;
  wire y_4_fu_1034_p2_carry__0_n_7;
  wire y_4_fu_1034_p2_carry__0_n_8;
  wire y_4_fu_1034_p2_carry__0_n_9;
  wire y_4_fu_1034_p2_carry_n_10;
  wire y_4_fu_1034_p2_carry_n_3;
  wire y_4_fu_1034_p2_carry_n_4;
  wire y_4_fu_1034_p2_carry_n_5;
  wire y_4_fu_1034_p2_carry_n_6;
  wire y_4_fu_1034_p2_carry_n_7;
  wire y_4_fu_1034_p2_carry_n_8;
  wire y_4_fu_1034_p2_carry_n_9;
  wire \y_fu_328_reg[12]_0 ;
  wire [6:0]\y_fu_328_reg[15]_0 ;
  wire [0:0]\y_fu_328_reg[15]_1 ;
  wire \y_fu_328_reg[3]_0 ;
  wire \y_fu_328_reg[9]_0 ;
  wire \y_fu_328_reg_n_3_[10] ;
  wire \y_fu_328_reg_n_3_[11] ;
  wire \y_fu_328_reg_n_3_[12] ;
  wire \y_fu_328_reg_n_3_[13] ;
  wire \y_fu_328_reg_n_3_[14] ;
  wire \y_fu_328_reg_n_3_[3] ;
  wire \y_fu_328_reg_n_3_[4] ;
  wire \y_fu_328_reg_n_3_[5] ;
  wire \y_fu_328_reg_n_3_[9] ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire zonePlateVAddr_loc_0_fu_352;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[0] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[10] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[11] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[12] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[13] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[14] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[15] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[1] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[2] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[3] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[4] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[5] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[6] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[7] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[8] ;
  wire \zonePlateVAddr_loc_0_fu_352_reg_n_3_[9] ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[0] ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15] ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[7] ;
  wire \zonePlateVDelta_reg[0] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [7:7]NLW_add_ln1489_fu_1093_p2_carry_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln706_fu_1132_p2_carry_CO_UNCONNECTED;
  wire [7:6]NLW_y_4_fu_1034_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_y_4_fu_1034_p2_carry__0_O_UNCONNECTED;

  assign q0_reg_0_sp_1 = q0_reg_0_sn_1;
  assign q0_reg_1_sp_1 = q0_reg_1_sn_1;
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln1489_fu_1093_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1489_fu_1093_p2_carry_CO_UNCONNECTED[7],add_ln1489_fu_1093_p2_carry_n_4,add_ln1489_fu_1093_p2_carry_n_5,add_ln1489_fu_1093_p2_carry_n_6,add_ln1489_fu_1093_p2_carry_n_7,add_ln1489_fu_1093_p2_carry_n_8,add_ln1489_fu_1093_p2_carry_n_9,add_ln1489_fu_1093_p2_carry_n_10}),
        .DI({1'b0,\rampStart_reg[6]_0 }),
        .O(add_ln1489_fu_1093_p2),
        .S({add_ln1489_fu_1093_p2_carry_i_1_n_3,add_ln1489_fu_1093_p2_carry_i_2_n_3,add_ln1489_fu_1093_p2_carry_i_3_n_3,add_ln1489_fu_1093_p2_carry_i_4_n_3,add_ln1489_fu_1093_p2_carry_i_5_n_3,add_ln1489_fu_1093_p2_carry_i_6_n_3,add_ln1489_fu_1093_p2_carry_i_7_n_3,add_ln1489_fu_1093_p2_carry_i_8_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_1
       (.I0(rampStart_reg),
        .I1(\y_fu_328_reg[15]_0 [4]),
        .O(add_ln1489_fu_1093_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_2
       (.I0(\rampStart_reg[6]_0 [6]),
        .I1(\y_fu_328_reg[15]_0 [3]),
        .O(add_ln1489_fu_1093_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_3
       (.I0(\rampStart_reg[6]_0 [5]),
        .I1(\y_fu_328_reg_n_3_[5] ),
        .O(add_ln1489_fu_1093_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_4
       (.I0(\rampStart_reg[6]_0 [4]),
        .I1(\y_fu_328_reg_n_3_[4] ),
        .O(add_ln1489_fu_1093_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_5
       (.I0(\rampStart_reg[6]_0 [3]),
        .I1(\y_fu_328_reg_n_3_[3] ),
        .O(add_ln1489_fu_1093_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_6
       (.I0(\rampStart_reg[6]_0 [2]),
        .I1(\y_fu_328_reg[15]_0 [2]),
        .O(add_ln1489_fu_1093_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_7
       (.I0(\rampStart_reg[6]_0 [1]),
        .I1(\y_fu_328_reg[15]_0 [1]),
        .O(add_ln1489_fu_1093_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1489_fu_1093_p2_carry_i_8
       (.I0(\rampStart_reg[6]_0 [0]),
        .I1(\y_fu_328_reg[15]_0 [0]),
        .O(add_ln1489_fu_1093_p2_carry_i_8_n_3));
  FDRE \add_ln1489_reg_1652_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[0]),
        .Q(add_ln1489_reg_1652[0]),
        .R(1'b0));
  FDRE \add_ln1489_reg_1652_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[1]),
        .Q(add_ln1489_reg_1652[1]),
        .R(1'b0));
  FDRE \add_ln1489_reg_1652_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[2]),
        .Q(add_ln1489_reg_1652[2]),
        .R(1'b0));
  FDRE \add_ln1489_reg_1652_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[3]),
        .Q(add_ln1489_reg_1652[3]),
        .R(1'b0));
  FDRE \add_ln1489_reg_1652_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[4]),
        .Q(add_ln1489_reg_1652[4]),
        .R(1'b0));
  FDRE \add_ln1489_reg_1652_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[5]),
        .Q(add_ln1489_reg_1652[5]),
        .R(1'b0));
  FDRE \add_ln1489_reg_1652_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[6]),
        .Q(add_ln1489_reg_1652[6]),
        .R(1'b0));
  FDRE \add_ln1489_reg_1652_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(add_ln1489_fu_1093_p2[7]),
        .Q(add_ln1489_reg_1652[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln706_fu_1132_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln706_fu_1132_p2_carry_CO_UNCONNECTED[7],add_ln706_fu_1132_p2_carry_n_4,add_ln706_fu_1132_p2_carry_n_5,add_ln706_fu_1132_p2_carry_n_6,add_ln706_fu_1132_p2_carry_n_7,add_ln706_fu_1132_p2_carry_n_8,add_ln706_fu_1132_p2_carry_n_9,add_ln706_fu_1132_p2_carry_n_10}),
        .DI({1'b0,D[6:0]}),
        .O(add_ln706_fu_1132_p2),
        .S({add_ln706_fu_1132_p2_carry_i_1_n_3,\rampStart_reg[7]_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln706_fu_1132_p2_carry_i_1
       (.I0(rampStart_reg),
        .I1(D[7]),
        .O(add_ln706_fu_1132_p2_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \and_ln1293_reg_3605[0]_i_1 
       (.I0(cmp11_i303_reg_1647),
        .I1(icmp_ln1028_fu_1417_p2),
        .I2(icmp_ln1286_reg_36010),
        .I3(icmp_ln1051_fu_1492_p2),
        .I4(and_ln1293_reg_3605),
        .O(\and_ln1293_reg_3605[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[2]),
        .I1(shiftReg_ce_0),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(shiftReg_ce_0),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\icmp_ln519_reg_1421_reg_n_3_[0] ),
        .I1(\rampStart_reg[0]_0 ),
        .I2(ap_CS_fsm_state2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\y_fu_328_reg_n_3_[9] ),
        .I1(\ap_CS_fsm[4]_i_2 [9]),
        .I2(\ap_CS_fsm[4]_i_2 [10]),
        .I3(\y_fu_328_reg_n_3_[10] ),
        .I4(\ap_CS_fsm[4]_i_2 [11]),
        .I5(\y_fu_328_reg_n_3_[11] ),
        .O(\y_fu_328_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(\y_fu_328_reg_n_3_[3] ),
        .I1(\ap_CS_fsm[4]_i_2 [3]),
        .I2(\ap_CS_fsm[4]_i_2 [4]),
        .I3(\y_fu_328_reg_n_3_[4] ),
        .I4(\ap_CS_fsm[4]_i_2 [5]),
        .I5(\y_fu_328_reg_n_3_[5] ),
        .O(\y_fu_328_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(\y_fu_328_reg_n_3_[12] ),
        .I1(\ap_CS_fsm[4]_i_2 [12]),
        .I2(\ap_CS_fsm[4]_i_2 [14]),
        .I3(\y_fu_328_reg_n_3_[14] ),
        .I4(\ap_CS_fsm[4]_i_2 [13]),
        .I5(\y_fu_328_reg_n_3_[13] ),
        .O(\y_fu_328_reg[12]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .I2(q0_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter11_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_i_1
       (.I0(O15),
        .I1(Q[2]),
        .O(ap_sync_tpgBackground_U0_ap_ready));
  FDRE \barWidth_reg_1566_reg[0] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [0]),
        .Q(barWidth_reg_1566[0]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[10] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [10]),
        .Q(barWidth_reg_1566[10]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[1] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [1]),
        .Q(barWidth_reg_1566[1]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[2] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [2]),
        .Q(barWidth_reg_1566[2]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[3] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [3]),
        .Q(barWidth_reg_1566[3]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[4] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [4]),
        .Q(barWidth_reg_1566[4]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[5] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [5]),
        .Q(barWidth_reg_1566[5]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[6] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [6]),
        .Q(barWidth_reg_1566[6]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[7] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [7]),
        .Q(barWidth_reg_1566[7]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[8] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [8]),
        .Q(barWidth_reg_1566[8]),
        .R(1'b0));
  FDRE \barWidth_reg_1566_reg[9] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\barWidth_reg_1566_reg[10]_0 [9]),
        .Q(barWidth_reg_1566[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h10)) 
    \cmp11_i303_reg_1647[0]_i_1 
       (.I0(\icmp_ln519_reg_1421_reg_n_3_[0] ),
        .I1(\rampStart_reg[0]_0 ),
        .I2(ap_CS_fsm_state2),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp11_i303_reg_1647[0]_i_2 
       (.I0(\cmp11_i303_reg_1647[0]_i_3_n_3 ),
        .I1(\y_fu_328_reg_n_3_[12] ),
        .I2(\y_fu_328_reg_n_3_[11] ),
        .I3(\y_fu_328_reg_n_3_[14] ),
        .I4(\y_fu_328_reg[15]_0 [5]),
        .I5(\cmp11_i303_reg_1647[0]_i_4_n_3 ),
        .O(cmp11_i303_fu_1076_p2));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp11_i303_reg_1647[0]_i_3 
       (.I0(\y_fu_328_reg[15]_0 [3]),
        .I1(\y_fu_328_reg[15]_0 [4]),
        .I2(\y_fu_328_reg_n_3_[10] ),
        .I3(\y_fu_328_reg[15]_0 [2]),
        .O(\cmp11_i303_reg_1647[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp11_i303_reg_1647[0]_i_4 
       (.I0(\y_fu_328_reg[15]_0 [0]),
        .I1(\y_fu_328_reg_n_3_[4] ),
        .I2(\y_fu_328_reg[15]_0 [1]),
        .I3(\y_fu_328_reg[15]_0 [6]),
        .I4(\cmp11_i303_reg_1647[0]_i_5_n_3 ),
        .O(\cmp11_i303_reg_1647[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp11_i303_reg_1647[0]_i_5 
       (.I0(\y_fu_328_reg_n_3_[13] ),
        .I1(\y_fu_328_reg_n_3_[9] ),
        .I2(\y_fu_328_reg_n_3_[5] ),
        .I3(\y_fu_328_reg_n_3_[3] ),
        .O(\cmp11_i303_reg_1647[0]_i_5_n_3 ));
  FDRE \cmp11_i303_reg_1647_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(cmp11_i303_fu_1076_p2),
        .Q(cmp11_i303_reg_1647),
        .R(1'b0));
  FDRE \cmp2_i210_reg_1516_reg[0] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\cmp2_i210_reg_1516_reg[0]_9 ),
        .Q(\cmp2_i210_reg_1516_reg[0]_0 ),
        .R(1'b0));
  FDRE \cmp51_i_reg_1572_reg[0] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(cmp51_i_fu_900_p2),
        .Q(cmp51_i_reg_1572),
        .R(1'b0));
  FDRE \cmp6_i_reg_1531_reg[0] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(cmp6_i_fu_830_p2),
        .Q(cmp6_i_reg_1531),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \conv_i4_i213_reg_1582[7]_i_2 
       (.I0(Q[0]),
        .I1(icmp_ln519_fu_800_p2),
        .O(barWidth_reg_15660));
  FDRE \conv_i4_i213_reg_1582_reg[0] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [0]),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[0] ),
        .R(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDRE \conv_i4_i213_reg_1582_reg[1] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [1]),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[1] ),
        .R(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDRE \conv_i4_i213_reg_1582_reg[2] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [2]),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[2] ),
        .R(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDRE \conv_i4_i213_reg_1582_reg[3] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [3]),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[3] ),
        .R(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDRE \conv_i4_i213_reg_1582_reg[4] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [4]),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[4] ),
        .R(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDRE \conv_i4_i213_reg_1582_reg[5] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [5]),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[5] ),
        .R(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDRE \conv_i4_i213_reg_1582_reg[6] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [6]),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[6] ),
        .R(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDSE \conv_i4_i213_reg_1582_reg[7] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(rampStart_reg),
        .Q(\conv_i4_i213_reg_1582_reg_n_3_[7] ),
        .S(\conv_i4_i213_reg_1582_reg[7]_0 ));
  FDRE \conv_i6_i224_reg_1536_reg[7] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\conv_i6_i224_reg_1536_reg[7]_0 ),
        .Q(conv_i6_i224_reg_1536),
        .R(1'b0));
  FDRE \conv_i_i260_reg_1556_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conv_i_i260_reg_1556_reg[7]_1 ),
        .Q(\conv_i_i260_reg_1556_reg[7]_0 ),
        .R(1'b0));
  FDRE \conv_i_i276_reg_1561_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conv_i_i276_reg_1561_reg[6]_0 ),
        .Q(conv_i_i276_reg_1561),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2 grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583
       (.CO(CO),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_2),
        .DI({\xBar_V[7]_i_8_n_3 ,barWidth_reg_1566[1]}),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .O(add_ln1297_fu_1752_p2),
        .Q({\y_3_reg_1597_reg[15]_0 ,y_3_reg_1597}),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 (\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ),
        .\add_ln1489_reg_1652_reg[2] (\add_ln1489_reg_1652_reg[2]_0 ),
        .\add_ln1489_reg_1652_reg[3] (\add_ln1489_reg_1652_reg[3]_0 ),
        .\add_ln1489_reg_1652_reg[4] (\add_ln1489_reg_1652_reg[4]_0 ),
        .\add_ln1489_reg_1652_reg[6] (\add_ln1489_reg_1652_reg[6]_0 ),
        .\add_ln1489_reg_1652_reg[7] (\add_ln1489_reg_1652_reg[7]_0 ),
        .and_ln1293_reg_3605(and_ln1293_reg_3605),
        .\and_ln1293_reg_3605_reg[0]_0 (\and_ln1293_reg_3605[0]_i_1_n_3 ),
        .and_ln1759_fu_509_p2(and_ln1759_fu_509_p2),
        .\ap_CS_fsm_reg[2] (hBarSel_20),
        .\ap_CS_fsm_reg[2]_0 (rampVal0),
        .\ap_CS_fsm_reg[2]_1 (ap_NS_fsm[3:2]),
        .\ap_CS_fsm_reg[2]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213),
        .\ap_CS_fsm_reg[3] (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_206),
        .ap_clk(ap_clk),
        .ap_clk_0(O),
        .ap_clk_1(ap_clk_0),
        .ap_clk_2(ap_clk_1),
        .ap_clk_3(ap_clk_2),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_3),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10_reg_0(ap_enable_reg_pp0_iter10_reg),
        .ap_enable_reg_pp0_iter11_reg_0(ap_enable_reg_pp0_iter11_reg),
        .ap_enable_reg_pp0_iter11_reg_1(ap_enable_reg_pp0_iter11_reg_0),
        .ap_enable_reg_pp0_iter11_reg_2(ap_enable_reg_pp0_iter11_reg_1),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter12_reg_1(ap_enable_reg_pp0_iter12_reg_0),
        .ap_enable_reg_pp0_iter12_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_265),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter5_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr),
        .ap_enable_reg_pp0_iter8_reg_0(ap_enable_reg_pp0_iter8_reg),
        .ap_enable_reg_pp0_iter9_reg_0(ap_enable_reg_pp0_iter9_reg),
        .ap_loop_exit_ready_pp0_iter11_reg(ap_loop_exit_ready_pp0_iter11_reg),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] (\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ),
        .\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] (\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bSerie_V_reg[0]__0_0 (\bSerie_V_reg[0]__0 ),
        .\bSerie_V_reg[25]_0 (\bSerie_V_reg[25] ),
        .\bSerie_V_reg[26]_0 (\bSerie_V_reg[26] ),
        .\bSerie_V_reg[27]_0 (\bSerie_V_reg[27] ),
        .\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 (\b_reg_3624_pp0_iter10_reg_reg[7]__0 ),
        .\barWidth_cast_cast_reg_3519_reg[10]_0 ({barWidth_reg_1566[10:2],barWidth_reg_1566[0]}),
        .\barWidth_cast_cast_reg_3519_reg[1]_0 (\barWidth_cast_cast_reg_3519_reg[1] ),
        .\barWidth_reg_1566_reg[1] (\barWidth_reg_1566_reg[1]_0 ),
        .\cmp106_reg_787_reg[0] (\cmp106_reg_787_reg[0] ),
        .\cmp106_reg_787_reg[0]_0 (\cmp106_reg_787_reg[0]_0 ),
        .\cmp2_i210_reg_1516_reg[0] (\cmp2_i210_reg_1516_reg[0]_1 ),
        .\cmp2_i210_reg_1516_reg[0]_0 (\cmp2_i210_reg_1516_reg[0]_2 ),
        .\cmp2_i210_reg_1516_reg[0]_1 (\cmp2_i210_reg_1516_reg[0]_3 ),
        .\cmp2_i210_reg_1516_reg[0]_2 (\cmp2_i210_reg_1516_reg[0]_4 ),
        .\cmp2_i210_reg_1516_reg[0]_3 (\cmp2_i210_reg_1516_reg[0]_5 ),
        .\cmp2_i210_reg_1516_reg[0]_4 (\cmp2_i210_reg_1516_reg[0]_6 ),
        .\cmp2_i210_reg_1516_reg[0]_5 (\cmp2_i210_reg_1516_reg[0]_7 ),
        .\cmp2_i210_reg_1516_reg[0]_6 (\cmp2_i210_reg_1516_reg[0]_8 ),
        .\cmp41_reg_780_reg[0] (\cmp41_reg_780_reg[0] ),
        .\cmp41_reg_780_reg[0]_0 (\cmp41_reg_780_reg[0]_0 ),
        .\cmp50_reg_546_reg[0] (\cmp50_reg_546_reg[0] ),
        .cmp51_i_reg_1572(cmp51_i_reg_1572),
        .\cmp57_reg_560_pp0_iter1_reg_reg[0] (\cmp57_reg_560_pp0_iter1_reg_reg[0] ),
        .\cmp57_reg_560_reg[0] (\cmp57_reg_560_reg[0] ),
        .\cmp57_reg_560_reg[0]_0 (\cmp57_reg_560_reg[0]_0 ),
        .cmp6_i_reg_1531(cmp6_i_reg_1531),
        .cmp71_fu_364_p2(cmp71_fu_364_p2),
        .conv_i6_i224_reg_1536(conv_i6_i224_reg_1536),
        .\conv_i_i_cast_cast_reg_3534_reg[7]_0 (\conv_i_i_cast_cast_reg_3534_reg[7] ),
        .\conv_i_reg_584_reg[7] (\conv_i_reg_584_reg[7] ),
        .\d_read_reg_22_reg[9] (\d_read_reg_22_reg[9] ),
        .\empty_65_reg_808_reg[0] (\empty_65_reg_808_reg[0] ),
        .\empty_65_reg_808_reg[0]_0 (\empty_65_reg_808_reg[0]_0 ),
        .\g_2_fu_524[0]_i_12 (\or_ln1594_reg_1667_reg[0]_0 ),
        .\g_2_fu_524[1]_i_6 (\g_2_fu_524[1]_i_6 ),
        .\g_2_fu_524[3]_i_17_0 (\icmp_ln1594_2_reg_1672_reg_n_3_[0] ),
        .\g_2_fu_524[3]_i_2 (\g_2_fu_524[3]_i_2 ),
        .\g_2_fu_524[3]_i_8 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[4]_i_3 (\g_2_fu_524[4]_i_3 ),
        .\g_2_fu_524[7]_i_10 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[7]_i_10_0 (\g_2_fu_524[7]_i_10_0 ),
        .\g_2_fu_524[7]_i_19 ({\conv_i4_i213_reg_1582_reg_n_3_[7] ,\conv_i4_i213_reg_1582_reg_n_3_[6] ,\conv_i4_i213_reg_1582_reg_n_3_[5] ,\conv_i4_i213_reg_1582_reg_n_3_[4] ,\conv_i4_i213_reg_1582_reg_n_3_[3] ,\conv_i4_i213_reg_1582_reg_n_3_[2] ,\conv_i4_i213_reg_1582_reg_n_3_[1] ,\conv_i4_i213_reg_1582_reg_n_3_[0] }),
        .\g_2_fu_524_reg[0]_0 (\g_2_fu_524_reg[0] ),
        .\g_2_fu_524_reg[0]_1 (\g_2_fu_524_reg[0]_0 ),
        .\g_2_fu_524_reg[2]_0 (\g_2_fu_524_reg[2] ),
        .\g_2_fu_524_reg[2]_1 (\g_2_fu_524_reg[2]_0 ),
        .\g_2_fu_524_reg[3]_0 (\g_2_fu_524_reg[3] ),
        .\g_2_fu_524_reg[3]_1 (\g_2_fu_524_reg[3]_0 ),
        .\g_2_fu_524_reg[3]_2 (\g_2_fu_524_reg[3]_1 ),
        .\g_2_fu_524_reg[5]_0 (\g_2_fu_524_reg[5] ),
        .\g_2_fu_524_reg[5]_1 (\g_2_fu_524_reg[5]_0 ),
        .\g_2_fu_524_reg[6]_0 (\g_2_fu_524_reg[6] ),
        .\g_2_fu_524_reg[6]_1 (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[6]_2 (\g_2_fu_524_reg[6]_1 ),
        .\g_2_fu_524_reg[7]_0 (outpix_0_1_0_0_0_load370_fu_336),
        .\g_2_fu_524_reg[7]_1 (\g_2_fu_524_reg[7] ),
        .\g_reg_3619_pp0_iter10_reg_reg[5]__0_0 (\g_reg_3619_pp0_iter10_reg_reg[5]__0 ),
        .\g_reg_3619_reg[7]_0 (\g_reg_3619_reg[7]_0 ),
        .\g_reg_3619_reg[7]_1 (\g_reg_3619_reg[7] ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_1(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0),
        .grp_tpgPatternCrossHatch_fu_1229_ap_start_reg(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg),
        .grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_0(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg),
        .grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_1(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_i_1_n_3),
        .grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg(grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg),
        .grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_reg_0(grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_i_1_n_3),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg(grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_reg_0(grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_i_1_n_3),
        .\hBarSel_2_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_246,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_247,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_248}),
        .\hBarSel_3_reg[0]_i_2 (\hBarSel_3[0]_i_13_n_3 ),
        .\hBarSel_4_loc_0_fu_356_reg[2] (hBarSel_2),
        .\hBarSel_4_loc_1_fu_504_reg[0]_0 (\hBarSel_4_loc_1_fu_504_reg[0]_0 ),
        .\hBarSel_4_loc_1_fu_504_reg[0]_1 (\hBarSel_4_loc_1_fu_504_reg[0] ),
        .\hBarSel_4_loc_1_fu_504_reg[2]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out),
        .\hBarSel_4_loc_1_fu_504_reg[2]_1 (hBarSel_4_loc_0_fu_356),
        .\hBarSel_4_loc_1_fu_504_reg[2]_2 (\hBarSel_4_loc_1_fu_504_reg[2] ),
        .\hBarSel_4_loc_1_fu_504_reg[2]_3 (\hBarSel_4_loc_1_fu_504_reg[2]_0 ),
        .hdata_flag_0_reg_490(hdata_flag_0_reg_490),
        .\hdata_flag_1_fu_500_reg[0]_0 (\hdata_flag_1_fu_500_reg[0] ),
        .\hdata_flag_1_fu_500_reg[0]_1 (\hdata_flag_0_reg_490_reg_n_3_[0] ),
        .\hdata_loc_0_fu_348_reg[7] (hdata),
        .\hdata_loc_1_fu_492_reg[7]_0 (hdata_loc_0_fu_348),
        .\hdata_new_1_fu_496_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out),
        .\hdata_new_1_fu_496_reg[7]_1 (add_ln1489_reg_1652),
        .\hdata_new_1_fu_496_reg[7]_2 (hdata_new_0_fu_372),
        .\hdata_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_222,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_223,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_224,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_225,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_226,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_227,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_228,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_229}),
        .icmp_ln1028_fu_1417_p2(icmp_ln1028_fu_1417_p2),
        .icmp_ln1028_reg_3575(icmp_ln1028_reg_3575),
        .\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 (\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 ),
        .icmp_ln1051_fu_1492_p2(icmp_ln1051_fu_1492_p2),
        .icmp_ln1051_reg_3609(icmp_ln1051_reg_3609),
        .\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 (\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0 ),
        .\icmp_ln1051_reg_3609_reg[0]_0 (\icmp_ln1051_reg_3609[0]_i_1_n_3 ),
        .icmp_ln1057_reg_3645(icmp_ln1057_reg_3645),
        .\icmp_ln1057_reg_3645_reg[0]_0 (\icmp_ln1057_reg_3645[0]_i_1_n_3 ),
        .icmp_ln1286_reg_3601(icmp_ln1286_reg_3601),
        .icmp_ln1286_reg_36010(icmp_ln1286_reg_36010),
        .\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 (\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] ),
        .\icmp_ln1286_reg_3601_reg[0]_0 (\icmp_ln1286_reg_3601[0]_i_1_n_3 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_6 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ),
        .icmp_ln1594_1_reg_1662(icmp_ln1594_1_reg_1662),
        .icmp_ln1594_reg_1657(icmp_ln1594_reg_1657),
        .icmp_ln519_fu_800_p2(icmp_ln519_fu_800_p2),
        .icmp_reg_1577(icmp_reg_1577),
        .in(in),
        .\int_width_reg[15] (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_157),
        .\or_ln1594_reg_1667_reg[0] (\or_ln1594_reg_1667_reg[0]_1 ),
        .out(out),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[3] (\outpix_0_0_0_0_0_load366_fu_332_reg[3]_0 ),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[5] (\outpix_0_0_0_0_0_load366_fu_332_reg[5]_0 ),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[6] (\outpix_0_0_0_0_0_load366_fu_332_reg[6]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_11 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_3 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_6 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[1] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[2] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[3] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[4] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[6] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 (outpix_0_0_0_0_0_load366_fu_332),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[0] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[2] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[5] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[6] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 (outpix_0_2_0_0_0_load374_fu_340),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[7] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_4 (\conv_i_i260_reg_1556_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_5 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .p_60_in(p_60_in),
        .\phi_mul_fu_464_reg[15]_0 (\phi_mul_fu_464_reg[15] ),
        .\phi_mul_fu_464_reg[15]_1 (\phi_mul_fu_464_reg[15]_0 ),
        .\phi_mul_fu_464_reg[15]_2 (\phi_mul_fu_464_reg[15]_1 ),
        .\q0_reg[0] (q0_reg_0_sn_1),
        .\q0_reg[0]_0 (\q0[0]_i_1_n_3 ),
        .\q0_reg[1] (q0_reg_1_sn_1),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_1 ),
        .\q0_reg[1]_2 (\q0_reg[1]_2 ),
        .\q0_reg[1]_3 (\q0_reg[1]_3 ),
        .\q0_reg[1]_4 (\q0_reg[1]_4 ),
        .\q0_reg[1]_5 (\q0_reg[1]_5 ),
        .\q0_reg[1]_6 (\q0_reg[1]_6 ),
        .\q0_reg[1]_7 (\q0_reg[1]_7 ),
        .\q0_reg[1]_8 (\q0[1]_i_1__0_n_3 ),
        .\q0_reg[1]_9 (\q0[1]_i_1_n_3 ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[4] (\q0[4]_i_1__0_n_3 ),
        .\q0_reg[4]_0 (\q0[4]_i_1_n_3 ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[6]_0 (\q0[6]_i_1_n_3 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_2 (\q0[7]_i_1__1_n_3 ),
        .\q0_reg[7]_3 (\q0[7]_i_1__0_n_3 ),
        .\q0_reg[7]_4 ({\select_ln1100_reg_1592_reg_n_3_[1] ,\select_ln1100_reg_1592_reg_n_3_[0] }),
        .\q0_reg[7]_5 ({\q0[7]_i_1_n_3 ,\q0[5]_i_1_n_3 }),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0),
        .\rSerie_V_reg[27]_0 (\rSerie_V_reg[27] ),
        .\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 (\r_reg_3613_pp0_iter10_reg_reg[7]__0 ),
        .\rampStart_load_reg_1425_reg[3] (\rampStart_load_reg_1425_reg[3]_0 ),
        .\rampStart_load_reg_1425_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal),
        .\rampStart_load_reg_1425_reg[7]_0 (\rampStart_load_reg_1425_reg[7]_0 ),
        .\rampVal_1_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_257,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_258,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_259,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_260,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_261,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_262,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_263,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_264}),
        .rampVal_2_flag_0_reg_502(rampVal_2_flag_0_reg_502),
        .\rampVal_2_flag_0_reg_502_reg[0] ({Q[1],ap_CS_fsm_state3}),
        .\rampVal_2_flag_1_fu_488_reg[0]_0 (\rampVal_2_flag_1_fu_488_reg[0] ),
        .\rampVal_2_flag_1_fu_488_reg[0]_1 (\rampVal_2_flag_0_reg_502_reg_n_3_[0] ),
        .\rampVal_2_loc_0_fu_344_reg[7] (rampVal_2),
        .\rampVal_2_loc_1_fu_480_reg[5]_0 (\rampVal_2_loc_1_fu_480_reg[5] ),
        .\rampVal_2_loc_1_fu_480_reg[7]_0 (\rampVal_2_loc_1_fu_480_reg[7] ),
        .\rampVal_2_loc_1_fu_480_reg[7]_1 (rampVal_2_loc_0_fu_344),
        .\rampVal_2_new_1_fu_484_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out),
        .\rampVal_2_new_1_fu_484_reg[7]_1 (rampVal_2_new_0_fu_368),
        .\rampVal_2_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_214,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_215,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_216,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_217,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_218,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_219,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_220,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_221}),
        .\rampVal_3_flag_1_fu_516_reg[0]_0 (\rampVal_3_flag_0_reg_478_reg_n_3_[0] ),
        .\rampVal_3_loc_0_fu_364_reg[7] (rampVal_1),
        .\rampVal_3_loc_1_fu_508_reg[7]_0 (rampVal_3_loc_0_fu_364),
        .\rampVal_3_new_1_fu_512_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out),
        .\rampVal_3_new_1_fu_512_reg[7]_1 (rampVal_3_new_0_fu_376),
        .\rampVal_loc_0_fu_360_reg[7] (rampVal),
        .\rampVal_loc_1_fu_476_reg[0]_0 (\rampVal_loc_1_fu_476_reg[0] ),
        .\rampVal_loc_1_fu_476_reg[5]_0 (\rampVal_loc_1_fu_476_reg[5] ),
        .\rampVal_loc_1_fu_476_reg[6]_0 (\rampVal_loc_1_fu_476_reg[6] ),
        .\rampVal_loc_1_fu_476_reg[7]_0 (rampVal_loc_0_fu_360),
        .\rampVal_loc_1_fu_476_reg[7]_1 (\rampVal_loc_1_fu_476_reg[7] ),
        .\rampVal_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_249,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_250,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_251,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_252,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_253,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_254,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_255,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_256}),
        .sel(sel),
        .sel_tmp2_fu_527_p2(sel_tmp2_fu_527_p2),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0_0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0_0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0_0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ),
        .\select_ln314_reg_3680_reg[7]_0 (\cmp2_i210_reg_1516_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .trunc_ln521_reg_3552_pp0_iter9_reg(trunc_ln521_reg_3552_pp0_iter9_reg),
        .\vBarSel_1_reg[0] (\yCount_V_1[5]_i_9_n_3 ),
        .\vBarSel_2_reg[0] (\yCount_V_3[9]_i_8_n_3 ),
        .\vHatch[0]_i_3 (\vHatch[0]_i_3 ),
        .\vHatch[0]_i_3_0 (\vHatch[0]_i_3_0 ),
        .\vHatch_reg[0] (\vHatch_reg[0] ),
        .\vHatch_reg[0]_0 (\vHatch_reg[0]_0 ),
        .\vHatch_reg[0]_i_6 (\ap_CS_fsm[4]_i_2 [2:0]),
        .\xBar_V_reg[0]_0 (\xBar_V_reg[0] ),
        .\xBar_V_reg[0]_1 (\xBar_V_reg[0]_0 ),
        .\xBar_V_reg[10]_0 (\xBar_V_reg[10] ),
        .\xBar_V_reg[1]_0 (\xBar_V_reg[1] ),
        .\xBar_V_reg[7]_0 (\xBar_V_reg[7] ),
        .\xCount_V_2_reg[0] (\xCount_V_2_reg[0] ),
        .\xCount_V_reg[7] (\xCount_V_3[7]_i_13_n_3 ),
        .\xCount_V_reg[7]_0 (\xCount_V_3[7]_i_12_n_3 ),
        .\xCount_V_reg[7]_1 (\xCount_V_3[7]_i_11_n_3 ),
        .\xCount_V_reg[9] (trunc_ln507_reg_1381),
        .\xCount_V_reg[9]_0 (\xCount_V_3[9]_i_9_n_3 ),
        .x_4_reg_3544_pp0_iter8_reg(x_4_reg_3544_pp0_iter8_reg),
        .\x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[0]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[10]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[10]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[11]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[11]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[12]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[12]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_1 (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[14]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[14]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[15]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[3]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[3]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[4]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[4]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[5]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[5]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[6]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[6]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[7]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[7]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[8]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[9]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[9]__0 ),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[9] (\yCount_V_2_reg[9] ),
        .\yCount_V_3_reg[9]_i_4 (trunc_ln506_reg_1376),
        .\yCount_V_3_reg[9]_i_4_0 (\yCount_V_3[9]_i_24_n_3 ),
        .\yCount_V_3_reg[9]_i_4_1 (\yCount_V_3[9]_i_23_n_3 ),
        .\yCount_V_3_reg[9]_i_7 (\yCount_V_3[9]_i_27_n_3 ),
        .\yCount_V_3_reg[9]_i_7_0 (\yCount_V_3[9]_i_26_n_3 ),
        .\yCount_V_reg[9] (\xCount_V_3[9]_i_4_n_3 ),
        .\yCount_V_reg[9]_0 (\yCount_V_3[9]_i_5_n_3 ),
        .\yCount_V_reg[9]_1 (\vBarSel[2]_i_6_n_3 ),
        .\y_3_reg_1597_reg[0] (\y_3_reg_1597_reg[0]_0 ),
        .\y_3_reg_1597_reg[13] (\y_3_reg_1597_reg[13]_0 ),
        .\zext_ln519_cast_reg_3524_reg[7]_0 ({rampStart_load_reg_1425[7],\rampStart_load_reg_1425_reg[6]_0 [2:1],rampStart_load_reg_1425[4:3],\rampStart_load_reg_1425_reg[6]_0 [0],rampStart_load_reg_1425[1:0]}),
        .zonePlateVAddr(zonePlateVAddr),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_loc_1_fu_472_reg[0]_0 (\zonePlateVAddr_loc_1_fu_472_reg[0] ),
        .\zonePlateVAddr_loc_1_fu_472_reg[15]_0 ({\zonePlateVAddr_loc_0_fu_352_reg_n_3_[15] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[14] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[13] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[12] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[11] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[10] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[9] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[8] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[7] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[6] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[5] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[4] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[3] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[2] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[1] ,\zonePlateVAddr_loc_0_fu_352_reg_n_3_[0] }),
        .\zonePlateVAddr_loc_1_fu_472_reg[15]_1 (\zonePlateVAddr_loc_1_fu_472_reg[15] ),
        .\zonePlateVAddr_loc_1_fu_472_reg[15]_2 (shl_ln_reg_1587),
        .\zonePlateVAddr_loc_1_fu_472_reg[7]_0 (\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .\zonePlateVAddr_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_230,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_231,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_232,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_233,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_234,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_235,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_236,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_237,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_238,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_239,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_240,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_241,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_242,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_243,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_244,grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_245}),
        .\zonePlateVDelta_reg[0]_0 (\zonePlateVDelta_reg[0] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_1 (\zonePlateVDelta_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_265),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_i_1
       (.I0(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg),
        .I1(\g_reg_3619_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter8_reg),
        .I3(\g_reg_3619_reg[7] [1]),
        .I4(\g_reg_3619_reg[7] [0]),
        .I5(ap_enable_reg_pp0_iter12_reg_0),
        .O(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hAA00AA00AAC0AA00)) 
    grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_i_1
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg),
        .I1(\g_reg_3619_reg[7] [1]),
        .I2(\g_reg_3619_reg[7] [0]),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(ap_enable_reg_pp0_iter8_reg),
        .I5(\bSerie_V_reg[0]__0 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hAA00AA00AAC0AA00)) 
    grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_i_1
       (.I0(grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg),
        .I1(\g_reg_3619_reg[7] [1]),
        .I2(\g_reg_3619_reg[7] [0]),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(ap_enable_reg_pp0_iter8_reg),
        .I5(\zonePlateVDelta_reg[0] ),
        .O(grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_2[0]),
        .Q(hBarSel_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_2[1]),
        .Q(hBarSel_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_2[2]),
        .Q(hBarSel_2[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hBarSel_3[0]_i_13 
       (.I0(trunc_ln507_reg_1381[1]),
        .I1(trunc_ln507_reg_1381[0]),
        .I2(trunc_ln507_reg_1381[3]),
        .I3(trunc_ln507_reg_1381[2]),
        .O(\hBarSel_3[0]_i_13_n_3 ));
  FDRE \hBarSel_4_loc_0_fu_356_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_248),
        .Q(hBarSel_4_loc_0_fu_356[0]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_356_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_247),
        .Q(hBarSel_4_loc_0_fu_356[1]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_356_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_246),
        .Q(hBarSel_4_loc_0_fu_356[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \hdata[7]_i_1 
       (.I0(Q[2]),
        .I1(\hdata_flag_3_reg_537_reg_n_3_[0] ),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(hdata_flag_0_reg_490),
        .Q(\hdata_flag_0_reg_490_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \hdata_flag_3_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(\hdata_flag_0_reg_490_reg_n_3_[0] ),
        .Q(\hdata_flag_3_reg_537_reg_n_3_[0] ),
        .R(hdata_flag_3_reg_537));
  FDRE \hdata_loc_0_fu_348_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_229),
        .Q(hdata_loc_0_fu_348[0]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_348_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_228),
        .Q(hdata_loc_0_fu_348[1]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_348_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_227),
        .Q(hdata_loc_0_fu_348[2]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_348_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_226),
        .Q(hdata_loc_0_fu_348[3]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_348_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_225),
        .Q(hdata_loc_0_fu_348[4]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_348_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_224),
        .Q(hdata_loc_0_fu_348[5]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_348_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_223),
        .Q(hdata_loc_0_fu_348[6]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_348_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_222),
        .Q(hdata_loc_0_fu_348[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[0]),
        .Q(hdata_new_0_fu_372[0]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_372[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_372[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_372[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_372[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_372[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_372[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_372_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_372[7]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[0] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[0]),
        .Q(hdata_new_3_reg_549[0]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[1] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[1]),
        .Q(hdata_new_3_reg_549[1]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[2] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[2]),
        .Q(hdata_new_3_reg_549[2]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[3] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[3]),
        .Q(hdata_new_3_reg_549[3]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[4] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[4]),
        .Q(hdata_new_3_reg_549[4]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[5] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[5]),
        .Q(hdata_new_3_reg_549[5]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[6] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[6]),
        .Q(hdata_new_3_reg_549[6]),
        .R(1'b0));
  FDRE \hdata_new_3_reg_549_reg[7] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(hdata_new_0_fu_372[7]),
        .Q(hdata_new_3_reg_549[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_3_reg_549[7]),
        .Q(hdata[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFFFB08080008)) 
    \icmp_ln1051_reg_3609[0]_i_1 
       (.I0(icmp_ln1051_fu_1492_p2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_157),
        .I2(\rampVal_loc_1_fu_476_reg[0] ),
        .I3(ap_enable_reg_pp0_iter12_reg),
        .I4(q0_reg_0),
        .I5(icmp_ln1051_reg_3609),
        .O(\icmp_ln1051_reg_3609[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFDFDFFFD01010001)) 
    \icmp_ln1057_reg_3645[0]_i_1 
       (.I0(\barWidth_cast_cast_reg_3519_reg[1] ),
        .I1(icmp_ln1028_reg_3575),
        .I2(\hBarSel_4_loc_1_fu_504_reg[0] ),
        .I3(ap_enable_reg_pp0_iter12_reg),
        .I4(q0_reg_0),
        .I5(icmp_ln1057_reg_3645),
        .O(\icmp_ln1057_reg_3645[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1286_reg_3601[0]_i_1 
       (.I0(icmp_ln1051_fu_1492_p2),
        .I1(icmp_ln1286_reg_36010),
        .I2(icmp_ln1286_reg_3601),
        .O(\icmp_ln1286_reg_3601[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1594_1_reg_1662[0]_i_1 
       (.I0(\y_fu_328_reg[15]_0 [4]),
        .I1(\y_fu_328_reg[15]_0 [3]),
        .O(icmp_ln1594_1_fu_1106_p2));
  FDRE \icmp_ln1594_1_reg_1662_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(icmp_ln1594_1_fu_1106_p2),
        .Q(icmp_ln1594_1_reg_1662),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h30AA)) 
    \icmp_ln1594_2_reg_1672[0]_i_1 
       (.I0(\icmp_ln1594_2_reg_1672_reg_n_3_[0] ),
        .I1(\y_fu_328_reg[15]_0 [3]),
        .I2(\y_fu_328_reg[15]_0 [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .O(\icmp_ln1594_2_reg_1672[0]_i_1_n_3 ));
  FDRE \icmp_ln1594_2_reg_1672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1594_2_reg_1672[0]_i_1_n_3 ),
        .Q(\icmp_ln1594_2_reg_1672_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1594_reg_1657[0]_i_1 
       (.I0(\y_fu_328_reg[15]_0 [3]),
        .I1(\y_fu_328_reg[15]_0 [4]),
        .O(icmp_ln1594_fu_1099_p2));
  FDRE \icmp_ln1594_reg_1657_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(icmp_ln1594_fu_1099_p2),
        .Q(icmp_ln1594_reg_1657),
        .R(1'b0));
  FDRE \icmp_ln519_reg_1421_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln519_fu_800_p2),
        .Q(\icmp_ln519_reg_1421_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_reg_1577_reg[0] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(icmp_fu_916_p2),
        .Q(icmp_reg_1577),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1594_reg_1667[0]_i_1 
       (.I0(\y_fu_328_reg[15]_0 [4]),
        .O(or_ln1594_fu_1113_p2));
  FDRE \or_ln1594_reg_1667_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(or_ln1594_fu_1113_p2),
        .Q(\or_ln1594_reg_1667_reg[0]_0 ),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[0]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[0]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[1]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[1]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[2]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[2]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[3]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[3]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[4]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[4]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[5]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[5]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[6]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[6]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load366_fu_332_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[7]),
        .Q(outpix_0_0_0_0_0_load366_fu_332[7]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[8]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[0]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[9]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[1]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[10]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[2]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[11]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[3]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[12]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[4]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[13]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[5]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[14]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[6]),
        .R(1'b0));
  FDRE \outpix_0_1_0_0_0_load370_fu_336_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[15]),
        .Q(outpix_0_1_0_0_0_load370_fu_336[7]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[16]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[0]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[17]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[1]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[18]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[2]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[19]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[3]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[20]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[4]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[21]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[5]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[22]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[6]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load374_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(in[23]),
        .Q(outpix_0_2_0_0_0_load374_fu_340[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[2]),
        .O(\q0[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[1]),
        .O(\q0[1]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__0 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[0]),
        .O(\q0[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \q0[4]_i_1 
       (.I0(cmp6_i_reg_1531),
        .I1(trunc_ln521_reg_3552_pp0_iter9_reg),
        .I2(\select_ln1100_reg_1592_reg_n_3_[0] ),
        .O(\q0[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \q0[4]_i_1__0 
       (.I0(cmp6_i_reg_1531),
        .I1(trunc_ln521_reg_3552_pp0_iter9_reg),
        .I2(\select_ln1100_reg_1592_reg_n_3_[1] ),
        .O(\q0[4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[0]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[1]),
        .O(\q0[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[0]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[1]),
        .O(\q0[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hBarSel_4_loc_1_out[0]),
        .O(\q0[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    \q0[7]_i_1__0 
       (.I0(\select_ln1100_reg_1592_reg_n_3_[0] ),
        .I1(trunc_ln521_reg_3552_pp0_iter9_reg),
        .I2(cmp6_i_reg_1531),
        .I3(\select_ln1100_reg_1592_reg_n_3_[1] ),
        .O(\q0[7]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \q0[7]_i_1__1 
       (.I0(\select_ln1100_reg_1592_reg_n_3_[1] ),
        .I1(cmp6_i_reg_1531),
        .I2(trunc_ln521_reg_3552_pp0_iter9_reg),
        .I3(\select_ln1100_reg_1592_reg_n_3_[0] ),
        .O(\q0[7]_i_1__1_n_3 ));
  FDRE \rampStart_load_reg_1425_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rampStart_reg[6]_0 [0]),
        .Q(rampStart_load_reg_1425[0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1425_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rampStart_reg[6]_0 [1]),
        .Q(rampStart_load_reg_1425[1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1425_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rampStart_reg[6]_0 [2]),
        .Q(\rampStart_load_reg_1425_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1425_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rampStart_reg[6]_0 [3]),
        .Q(rampStart_load_reg_1425[3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1425_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rampStart_reg[6]_0 [4]),
        .Q(rampStart_load_reg_1425[4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1425_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rampStart_reg[6]_0 [5]),
        .Q(\rampStart_load_reg_1425_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1425_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rampStart_reg[6]_0 [6]),
        .Q(\rampStart_load_reg_1425_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1425_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rampStart_reg),
        .Q(rampStart_load_reg_1425[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[0]),
        .Q(\rampStart_reg[6]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[1]),
        .Q(\rampStart_reg[6]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[2]),
        .Q(\rampStart_reg[6]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[3]),
        .Q(\rampStart_reg[6]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[4]),
        .Q(\rampStart_reg[6]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[5]),
        .Q(\rampStart_reg[6]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[6]),
        .Q(\rampStart_reg[6]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(add_ln706_fu_1132_p2[7]),
        .Q(rampStart_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_1[7]_i_1 
       (.I0(Q[2]),
        .I1(rampVal_3_flag_3_reg_514),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_3_reg_526[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2[7]_i_1 
       (.I0(Q[2]),
        .I1(rampVal_2_flag_3_reg_560),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(rampVal_2_flag_0_reg_502),
        .Q(\rampVal_2_flag_0_reg_502_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \rampVal_2_flag_3_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(\rampVal_2_flag_0_reg_502_reg_n_3_[0] ),
        .Q(rampVal_2_flag_3_reg_560),
        .R(hdata_flag_3_reg_537));
  FDRE \rampVal_2_loc_0_fu_344_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_221),
        .Q(rampVal_2_loc_0_fu_344[0]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_344_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_220),
        .Q(rampVal_2_loc_0_fu_344[1]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_344_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_219),
        .Q(rampVal_2_loc_0_fu_344[2]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_344_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_218),
        .Q(rampVal_2_loc_0_fu_344[3]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_344_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_217),
        .Q(rampVal_2_loc_0_fu_344[4]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_344_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_216),
        .Q(rampVal_2_loc_0_fu_344[5]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_344_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_215),
        .Q(rampVal_2_loc_0_fu_344[6]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_344_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_214),
        .Q(rampVal_2_loc_0_fu_344[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[0]),
        .Q(rampVal_2_new_0_fu_368[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_368[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_368[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_368[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_368[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_368[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_368[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_368_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_368[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[0] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[0]),
        .Q(rampVal_2_new_3_reg_572[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[1] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[1]),
        .Q(rampVal_2_new_3_reg_572[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[2] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[2]),
        .Q(rampVal_2_new_3_reg_572[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[3] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[3]),
        .Q(rampVal_2_new_3_reg_572[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[4] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[4]),
        .Q(rampVal_2_new_3_reg_572[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[5] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[5]),
        .Q(rampVal_2_new_3_reg_572[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[6] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[6]),
        .Q(rampVal_2_new_3_reg_572[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_3_reg_572_reg[7] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_2_new_0_fu_368[7]),
        .Q(rampVal_2_new_3_reg_572[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[0]),
        .Q(rampVal_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_3_reg_572[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_478_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_206),
        .Q(\rampVal_3_flag_0_reg_478_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBF000000)) 
    \rampVal_3_flag_3_reg_514[0]_i_1 
       (.I0(\icmp_ln519_reg_1421_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\rampStart_reg[0]_0 ),
        .I3(shiftReg_ce_0),
        .I4(icmp_ln519_fu_800_p2),
        .O(hdata_flag_3_reg_537));
  LUT3 #(
    .INIT(8'h40)) 
    \rampVal_3_flag_3_reg_514[0]_i_2 
       (.I0(\icmp_ln519_reg_1421_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\rampStart_reg[0]_0 ),
        .O(hdata_flag_3_reg_5370));
  FDRE \rampVal_3_flag_3_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(\rampVal_3_flag_0_reg_478_reg_n_3_[0] ),
        .Q(rampVal_3_flag_3_reg_514),
        .R(hdata_flag_3_reg_537));
  FDRE \rampVal_3_loc_0_fu_364_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_264),
        .Q(rampVal_3_loc_0_fu_364[0]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_364_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_263),
        .Q(rampVal_3_loc_0_fu_364[1]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_364_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_262),
        .Q(rampVal_3_loc_0_fu_364[2]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_364_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_261),
        .Q(rampVal_3_loc_0_fu_364[3]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_364_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_260),
        .Q(rampVal_3_loc_0_fu_364[4]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_364_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_259),
        .Q(rampVal_3_loc_0_fu_364[5]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_364_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_258),
        .Q(rampVal_3_loc_0_fu_364[6]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_364_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_257),
        .Q(rampVal_3_loc_0_fu_364[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[0]),
        .Q(rampVal_3_new_0_fu_376[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_376[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_376[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_376[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_376[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_376[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_376[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_376_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_new_1_out[7]),
        .Q(rampVal_3_new_0_fu_376[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[0] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[0]),
        .Q(rampVal_3_new_3_reg_526[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[1] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[1]),
        .Q(rampVal_3_new_3_reg_526[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[2] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[2]),
        .Q(rampVal_3_new_3_reg_526[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[3] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[3]),
        .Q(rampVal_3_new_3_reg_526[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[4] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[4]),
        .Q(rampVal_3_new_3_reg_526[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[5] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[5]),
        .Q(rampVal_3_new_3_reg_526[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[6] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[6]),
        .Q(rampVal_3_new_3_reg_526[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_3_reg_526_reg[7] 
       (.C(ap_clk),
        .CE(hdata_flag_3_reg_5370),
        .D(rampVal_3_new_0_fu_376[7]),
        .Q(rampVal_3_new_3_reg_526[7]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_256),
        .Q(rampVal_loc_0_fu_360[0]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_255),
        .Q(rampVal_loc_0_fu_360[1]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_254),
        .Q(rampVal_loc_0_fu_360[2]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_253),
        .Q(rampVal_loc_0_fu_360[3]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_252),
        .Q(rampVal_loc_0_fu_360[4]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_251),
        .Q(rampVal_loc_0_fu_360[5]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_250),
        .Q(rampVal_loc_0_fu_360[6]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_360_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_249),
        .Q(rampVal_loc_0_fu_360[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[0]),
        .Q(rampVal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[1]),
        .Q(rampVal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[2]),
        .Q(rampVal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[3]),
        .Q(rampVal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[4]),
        .Q(rampVal[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[5]),
        .Q(rampVal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[6]),
        .Q(rampVal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal[7]),
        .Q(rampVal[7]),
        .R(1'b0));
  FDSE \select_ln1100_reg_1592_reg[0] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(1'b0),
        .Q(\select_ln1100_reg_1592_reg_n_3_[0] ),
        .S(\select_ln1100_reg_1592_reg[0]_0 ));
  FDRE \select_ln1100_reg_1592_reg[1] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(1'b1),
        .Q(\select_ln1100_reg_1592_reg_n_3_[1] ),
        .R(\select_ln1100_reg_1592_reg[0]_0 ));
  FDRE \shl_ln_reg_1587_reg[10] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [2]),
        .Q(shl_ln_reg_1587[10]),
        .R(1'b0));
  FDRE \shl_ln_reg_1587_reg[11] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [3]),
        .Q(shl_ln_reg_1587[11]),
        .R(1'b0));
  FDRE \shl_ln_reg_1587_reg[12] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [4]),
        .Q(shl_ln_reg_1587[12]),
        .R(1'b0));
  FDRE \shl_ln_reg_1587_reg[13] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [5]),
        .Q(shl_ln_reg_1587[13]),
        .R(1'b0));
  FDRE \shl_ln_reg_1587_reg[14] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [6]),
        .Q(shl_ln_reg_1587[14]),
        .R(1'b0));
  FDRE \shl_ln_reg_1587_reg[15] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(rampStart_reg),
        .Q(shl_ln_reg_1587[15]),
        .R(1'b0));
  FDRE \shl_ln_reg_1587_reg[8] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [0]),
        .Q(shl_ln_reg_1587[8]),
        .R(1'b0));
  FDRE \shl_ln_reg_1587_reg[9] 
       (.C(ap_clk),
        .CE(barWidth_reg_15660),
        .D(\rampStart_reg[6]_0 [1]),
        .Q(shl_ln_reg_1587[9]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [0]),
        .Q(trunc_ln506_reg_1376[0]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [10]),
        .Q(trunc_ln506_reg_1376[10]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [11]),
        .Q(trunc_ln506_reg_1376[11]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [12]),
        .Q(trunc_ln506_reg_1376[12]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [13]),
        .Q(trunc_ln506_reg_1376[13]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [1]),
        .Q(trunc_ln506_reg_1376[1]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [2]),
        .Q(trunc_ln506_reg_1376[2]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [3]),
        .Q(trunc_ln506_reg_1376[3]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [4]),
        .Q(trunc_ln506_reg_1376[4]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [5]),
        .Q(trunc_ln506_reg_1376[5]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [6]),
        .Q(trunc_ln506_reg_1376[6]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [7]),
        .Q(trunc_ln506_reg_1376[7]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [8]),
        .Q(trunc_ln506_reg_1376[8]),
        .R(1'b0));
  FDRE \trunc_ln506_reg_1376_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ap_CS_fsm[4]_i_2 [9]),
        .Q(trunc_ln506_reg_1376[9]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[0]),
        .Q(trunc_ln507_reg_1381[0]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[10]),
        .Q(trunc_ln507_reg_1381[10]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[11]),
        .Q(trunc_ln507_reg_1381[11]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[12]),
        .Q(trunc_ln507_reg_1381[12]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[13]),
        .Q(trunc_ln507_reg_1381[13]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[1]),
        .Q(trunc_ln507_reg_1381[1]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[2]),
        .Q(trunc_ln507_reg_1381[2]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[3]),
        .Q(trunc_ln507_reg_1381[3]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[4]),
        .Q(trunc_ln507_reg_1381[4]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[5]),
        .Q(trunc_ln507_reg_1381[5]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[6]),
        .Q(trunc_ln507_reg_1381[6]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[7]),
        .Q(trunc_ln507_reg_1381[7]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[8]),
        .Q(trunc_ln507_reg_1381[8]),
        .R(1'b0));
  FDRE \trunc_ln507_reg_1381_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_enable_reg_pp0_iter1_reg[9]),
        .Q(trunc_ln507_reg_1381[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \vBarSel[2]_i_6 
       (.I0(\yCount_V_3[9]_i_21_n_3 ),
        .I1(\yCount_V_3[9]_i_22_n_3 ),
        .O(\vBarSel[2]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_V[7]_i_8 
       (.I0(barWidth_reg_1566[1]),
        .O(\xBar_V[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_3[7]_i_11 
       (.I0(trunc_ln507_reg_1381[7]),
        .I1(trunc_ln507_reg_1381[5]),
        .I2(\xCount_V_3[7]_i_13_n_3 ),
        .I3(trunc_ln507_reg_1381[6]),
        .I4(trunc_ln507_reg_1381[8]),
        .O(\xCount_V_3[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \xCount_V_3[7]_i_12 
       (.I0(trunc_ln507_reg_1381[5]),
        .I1(\xCount_V_3[7]_i_13_n_3 ),
        .I2(trunc_ln507_reg_1381[6]),
        .O(\xCount_V_3[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_3[7]_i_13 
       (.I0(trunc_ln507_reg_1381[2]),
        .I1(trunc_ln507_reg_1381[3]),
        .I2(trunc_ln507_reg_1381[0]),
        .I3(trunc_ln507_reg_1381[1]),
        .I4(trunc_ln507_reg_1381[4]),
        .O(\xCount_V_3[7]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V_3[9]_i_10 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[12]__0 ),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[14]__0 ),
        .O(\xCount_V_3[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_3[9]_i_4 
       (.I0(\xCount_V_3[9]_i_7_n_3 ),
        .I1(x_4_reg_3544_pp0_iter8_reg[1]),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[0]__0 ),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[3]__0 ),
        .I4(x_4_reg_3544_pp0_iter8_reg[2]),
        .I5(\xCount_V_3[9]_i_8_n_3 ),
        .O(\xCount_V_3[9]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V_3[9]_i_7 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[5]__0 ),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[4]__0 ),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[7]__0 ),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[6]__0 ),
        .O(\xCount_V_3[9]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_3[9]_i_8 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[10]__0 ),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[11]__0 ),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[9]__0 ),
        .I4(\xCount_V_3[9]_i_10_n_3 ),
        .O(\xCount_V_3[9]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \xCount_V_3[9]_i_9 
       (.I0(trunc_ln507_reg_1381[9]),
        .I1(\xCount_V_3[7]_i_11_n_3 ),
        .I2(trunc_ln507_reg_1381[10]),
        .O(\xCount_V_3[9]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \yCount_V_1[5]_i_9 
       (.I0(\y_3_reg_1597_reg[15]_0 [1]),
        .I1(\y_3_reg_1597_reg[15]_0 [12]),
        .O(\yCount_V_1[5]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_3[9]_i_11 
       (.I0(\y_3_reg_1597_reg[15]_0 [2]),
        .I1(\y_3_reg_1597_reg[15]_0 [1]),
        .I2(\y_3_reg_1597_reg[15]_0 [4]),
        .I3(\y_3_reg_1597_reg[15]_0 [3]),
        .O(\yCount_V_3[9]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_3[9]_i_12 
       (.I0(\y_3_reg_1597_reg[15]_0 [7]),
        .I1(\y_3_reg_1597_reg[15]_0 [8]),
        .I2(\y_3_reg_1597_reg[15]_0 [5]),
        .I3(\y_3_reg_1597_reg[15]_0 [6]),
        .I4(\yCount_V_3[9]_i_25_n_3 ),
        .O(\yCount_V_3[9]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_21 
       (.I0(trunc_ln506_reg_1376[5]),
        .I1(trunc_ln506_reg_1376[8]),
        .I2(trunc_ln506_reg_1376[4]),
        .I3(trunc_ln506_reg_1376[7]),
        .I4(\yCount_V_3[9]_i_27_n_3 ),
        .I5(trunc_ln506_reg_1376[6]),
        .O(\yCount_V_3[9]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_22 
       (.I0(trunc_ln506_reg_1376[9]),
        .I1(trunc_ln506_reg_1376[12]),
        .I2(trunc_ln506_reg_1376[13]),
        .I3(trunc_ln506_reg_1376[11]),
        .I4(\yCount_V_3[9]_i_27_n_3 ),
        .I5(trunc_ln506_reg_1376[10]),
        .O(\yCount_V_3[9]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_23 
       (.I0(trunc_ln506_reg_1376[9]),
        .I1(trunc_ln506_reg_1376[7]),
        .I2(\yCount_V_3[9]_i_26_n_3 ),
        .I3(trunc_ln506_reg_1376[6]),
        .I4(trunc_ln506_reg_1376[8]),
        .I5(trunc_ln506_reg_1376[10]),
        .O(\yCount_V_3[9]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_24 
       (.I0(trunc_ln506_reg_1376[7]),
        .I1(trunc_ln506_reg_1376[5]),
        .I2(\yCount_V_3[9]_i_27_n_3 ),
        .I3(trunc_ln506_reg_1376[4]),
        .I4(trunc_ln506_reg_1376[6]),
        .I5(trunc_ln506_reg_1376[8]),
        .O(\yCount_V_3[9]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_3[9]_i_25 
       (.I0(\y_3_reg_1597_reg[15]_0 [10]),
        .I1(\y_3_reg_1597_reg[15]_0 [9]),
        .I2(\y_3_reg_1597_reg[15]_0 [12]),
        .I3(\y_3_reg_1597_reg[15]_0 [11]),
        .O(\yCount_V_3[9]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_26 
       (.I0(trunc_ln506_reg_1376[4]),
        .I1(trunc_ln506_reg_1376[1]),
        .I2(trunc_ln506_reg_1376[0]),
        .I3(trunc_ln506_reg_1376[3]),
        .I4(trunc_ln506_reg_1376[2]),
        .I5(trunc_ln506_reg_1376[5]),
        .O(\yCount_V_3[9]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_3[9]_i_27 
       (.I0(trunc_ln506_reg_1376[1]),
        .I1(trunc_ln506_reg_1376[0]),
        .I2(trunc_ln506_reg_1376[3]),
        .I3(trunc_ln506_reg_1376[2]),
        .O(\yCount_V_3[9]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_5 
       (.I0(\yCount_V_3[9]_i_11_n_3 ),
        .I1(y_3_reg_1597[1]),
        .I2(y_3_reg_1597[0]),
        .I3(\y_3_reg_1597_reg[15]_0 [0]),
        .I4(y_3_reg_1597[2]),
        .I5(\yCount_V_3[9]_i_12_n_3 ),
        .O(\yCount_V_3[9]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \yCount_V_3[9]_i_8 
       (.I0(\yCount_V_3[9]_i_21_n_3 ),
        .I1(\yCount_V_3[9]_i_22_n_3 ),
        .O(\yCount_V_3[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_3_reg_1597[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln519_reg_1421_reg_n_3_[0] ),
        .O(y_3_reg_15970));
  FDRE \y_3_reg_1597_reg[0] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg[15]_0 [0]),
        .Q(y_3_reg_1597[0]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[10] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[10] ),
        .Q(\y_3_reg_1597_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[11] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[11] ),
        .Q(\y_3_reg_1597_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[12] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[12] ),
        .Q(\y_3_reg_1597_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[13] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[13] ),
        .Q(\y_3_reg_1597_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[14] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[14] ),
        .Q(\y_3_reg_1597_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[15] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg[15]_0 [6]),
        .Q(\y_3_reg_1597_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[1] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg[15]_0 [1]),
        .Q(y_3_reg_1597[1]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[2] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg[15]_0 [2]),
        .Q(y_3_reg_1597[2]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[3] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[3] ),
        .Q(\y_3_reg_1597_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[4] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[4] ),
        .Q(\y_3_reg_1597_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[5] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[5] ),
        .Q(\y_3_reg_1597_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[6] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg[15]_0 [3]),
        .Q(\y_3_reg_1597_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[7] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg[15]_0 [4]),
        .Q(\y_3_reg_1597_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[8] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg[15]_0 [5]),
        .Q(\y_3_reg_1597_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \y_3_reg_1597_reg[9] 
       (.C(ap_clk),
        .CE(y_3_reg_15970),
        .D(\y_fu_328_reg_n_3_[9] ),
        .Q(\y_3_reg_1597_reg[15]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_4_fu_1034_p2_carry
       (.CI(\y_fu_328_reg[15]_0 [0]),
        .CI_TOP(1'b0),
        .CO({y_4_fu_1034_p2_carry_n_3,y_4_fu_1034_p2_carry_n_4,y_4_fu_1034_p2_carry_n_5,y_4_fu_1034_p2_carry_n_6,y_4_fu_1034_p2_carry_n_7,y_4_fu_1034_p2_carry_n_8,y_4_fu_1034_p2_carry_n_9,y_4_fu_1034_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_4_fu_1034_p2[8:1]),
        .S({\y_fu_328_reg[15]_0 [5:3],\y_fu_328_reg_n_3_[5] ,\y_fu_328_reg_n_3_[4] ,\y_fu_328_reg_n_3_[3] ,\y_fu_328_reg[15]_0 [2:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_4_fu_1034_p2_carry__0
       (.CI(y_4_fu_1034_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_y_4_fu_1034_p2_carry__0_CO_UNCONNECTED[7:6],y_4_fu_1034_p2_carry__0_n_5,y_4_fu_1034_p2_carry__0_n_6,y_4_fu_1034_p2_carry__0_n_7,y_4_fu_1034_p2_carry__0_n_8,y_4_fu_1034_p2_carry__0_n_9,y_4_fu_1034_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_4_fu_1034_p2_carry__0_O_UNCONNECTED[7],y_4_fu_1034_p2[15:9]}),
        .S({1'b0,\y_fu_328_reg[15]_0 [6],\y_fu_328_reg_n_3_[14] ,\y_fu_328_reg_n_3_[13] ,\y_fu_328_reg_n_3_[12] ,\y_fu_328_reg_n_3_[11] ,\y_fu_328_reg_n_3_[10] ,\y_fu_328_reg_n_3_[9] }));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_328[0]_i_1 
       (.I0(\y_fu_328_reg[15]_0 [0]),
        .O(y_4_fu_1034_p2[0]));
  FDRE \y_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[0]),
        .Q(\y_fu_328_reg[15]_0 [0]),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[10]),
        .Q(\y_fu_328_reg_n_3_[10] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[11]),
        .Q(\y_fu_328_reg_n_3_[11] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[12]),
        .Q(\y_fu_328_reg_n_3_[12] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[13]),
        .Q(\y_fu_328_reg_n_3_[13] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[14]),
        .Q(\y_fu_328_reg_n_3_[14] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[15]),
        .Q(\y_fu_328_reg[15]_0 [6]),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[1]),
        .Q(\y_fu_328_reg[15]_0 [1]),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[2]),
        .Q(\y_fu_328_reg[15]_0 [2]),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[3]),
        .Q(\y_fu_328_reg_n_3_[3] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[4]),
        .Q(\y_fu_328_reg_n_3_[4] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[5]),
        .Q(\y_fu_328_reg_n_3_[5] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[6]),
        .Q(\y_fu_328_reg[15]_0 [3]),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[7]),
        .Q(\y_fu_328_reg[15]_0 [4]),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[8]),
        .Q(\y_fu_328_reg[15]_0 [5]),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \y_fu_328_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .D(y_4_fu_1034_p2[9]),
        .Q(\y_fu_328_reg_n_3_[9] ),
        .R(\y_fu_328_reg[15]_1 ));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_245),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_235),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_234),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_233),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_232),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_231),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_230),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_244),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_243),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_242),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_241),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_240),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_239),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_238),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_237),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_352_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_0_fu_352),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_236),
        .Q(\zonePlateVAddr_loc_0_fu_352_reg_n_3_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[0]),
        .Q(zonePlateVAddr[0]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[10]),
        .Q(zonePlateVAddr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[11]),
        .Q(zonePlateVAddr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[12]),
        .Q(zonePlateVAddr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[13]),
        .Q(zonePlateVAddr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[14]),
        .Q(zonePlateVAddr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[15]),
        .Q(zonePlateVAddr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[1]),
        .Q(zonePlateVAddr[1]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[2]),
        .Q(zonePlateVAddr[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[3]),
        .Q(zonePlateVAddr[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[4]),
        .Q(zonePlateVAddr[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[5]),
        .Q(zonePlateVAddr[5]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[6]),
        .Q(zonePlateVAddr[6]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1297_fu_1752_p2[7]),
        .Q(zonePlateVAddr[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_n_213));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[8]),
        .Q(zonePlateVAddr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr[9]),
        .Q(zonePlateVAddr[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2
   (\cmp106_reg_787_reg[0] ,
    \empty_65_reg_808_reg[0] ,
    grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg,
    \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ,
    \y_3_reg_1597_reg[13] ,
    \cmp57_reg_560_reg[0] ,
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg,
    \q0_reg[1] ,
    grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter5_reg_0,
    ap_enable_reg_pp0_iter8_reg_0,
    ap_enable_reg_pp0_iter9_reg_0,
    ap_enable_reg_pp0_iter10_reg_0,
    ap_enable_reg_pp0_iter11_reg_0,
    ap_enable_reg_pp0_iter12_reg_0,
    icmp_ln1028_reg_3575,
    icmp_ln1028_fu_1417_p2,
    \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ,
    q0_reg_0,
    trunc_ln521_reg_3552_pp0_iter9_reg,
    \x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ,
    sel,
    \q0_reg[7] ,
    \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[1]_0 ,
    \conv_i_i_cast_cast_reg_3534_reg[7]_0 ,
    \q0_reg[0] ,
    ap_done_cache,
    icmp_ln1051_reg_3609,
    icmp_ln1057_reg_3645,
    icmp_ln1286_reg_3601,
    and_ln1293_reg_3605,
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0,
    \icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ,
    \r_reg_3613_pp0_iter10_reg_reg[7]__0_0 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 ,
    \rSerie_V_reg[27]_0 ,
    \b_reg_3624_pp0_iter10_reg_reg[7]__0_0 ,
    ap_loop_exit_ready_pp0_iter11_reg,
    \x_4_reg_3544_pp0_iter8_reg_reg[15]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[14]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_1 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[12]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[11]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[10]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[9]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[8]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[7]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[6]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[5]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[4]__0_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[3]__0_0 ,
    x_4_reg_3544_pp0_iter8_reg,
    ap_enable_reg_pp0_iter12_reg_1,
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_0,
    S,
    \y_3_reg_1597_reg[0] ,
    \yCount_V_2_reg[9] ,
    \yCount_V_2_reg[0] ,
    O,
    ap_clk_0,
    \add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ,
    \barWidth_reg_1566_reg[1] ,
    \xBar_V_reg[0]_0 ,
    \barWidth_cast_cast_reg_3519_reg[1]_0 ,
    D,
    \hBarSel_4_loc_1_fu_504_reg[2]_0 ,
    \cmp2_i210_reg_1516_reg[0] ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ,
    \q0_reg[6] ,
    \q0_reg[7]_1 ,
    ap_loop_init_int_reg,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ,
    \rampVal_2_loc_1_fu_480_reg[5]_0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ,
    \or_ln1594_reg_1667_reg[0] ,
    \q0_reg[1]_1 ,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    \add_ln1489_reg_1652_reg[3] ,
    \bSerie_V_reg[25]_0 ,
    \bSerie_V_reg[26]_0 ,
    \bSerie_V_reg[27]_0 ,
    \add_ln1489_reg_1652_reg[6] ,
    \cmp57_reg_560_pp0_iter1_reg_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_1 ,
    \conv_i_reg_584_reg[7] ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ,
    \q0_reg[1]_4 ,
    \q0_reg[3] ,
    \q0_reg[1]_5 ,
    \q0_reg[1]_6 ,
    ap_enable_reg_pp0_iter11_reg_1,
    \g_reg_3619_pp0_iter10_reg_reg[5]__0_0 ,
    \add_ln1489_reg_1652_reg[7] ,
    \cmp2_i210_reg_1516_reg[0]_2 ,
    icmp_ln1286_reg_36010,
    \int_width_reg[15] ,
    \cmp2_i210_reg_1516_reg[0]_3 ,
    \rampVal_loc_1_fu_476_reg[6]_0 ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[3] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[5] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[6] ,
    \rampVal_loc_1_fu_476_reg[5]_0 ,
    icmp_ln1051_fu_1492_p2,
    ap_enable_reg_pp0_iter11_reg_2,
    \cmp2_i210_reg_1516_reg[0]_4 ,
    \rampStart_load_reg_1425_reg[3] ,
    \q0_reg[1]_7 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0_0 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0_0 ,
    \add_ln1489_reg_1652_reg[2] ,
    \add_ln1489_reg_1652_reg[4] ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0_0 ,
    ap_enable_reg_pp0_iter5_reg_1,
    ap_clk_1,
    ap_clk_2,
    ap_clk_3,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ,
    \rampStart_load_reg_1425_reg[7] ,
    \cmp2_i210_reg_1516_reg[0]_5 ,
    \rampVal_2_loc_1_fu_480_reg[7]_0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ,
    \phi_mul_fu_464_reg[15]_0 ,
    zonePlateVAddr0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    shiftReg_ce,
    \ap_CS_fsm_reg[3] ,
    hdata_flag_0_reg_490,
    rampVal_2_flag_0_reg_502,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_6 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ,
    \rampStart_load_reg_1425_reg[7]_0 ,
    \cmp2_i210_reg_1516_reg[0]_6 ,
    \ap_CS_fsm_reg[2]_2 ,
    \rampVal_2_reg[7] ,
    \hdata_reg[7] ,
    \zonePlateVAddr_reg[15] ,
    \hBarSel_2_reg[2] ,
    \rampVal_reg[7] ,
    \rampVal_1_reg[7] ,
    ap_enable_reg_pp0_iter12_reg_2,
    \q0_reg[5] ,
    in,
    \rampVal_3_new_1_fu_512_reg[7]_0 ,
    \hdata_new_1_fu_496_reg[7]_0 ,
    \rampVal_2_new_1_fu_484_reg[7]_0 ,
    E,
    and_ln1759_fu_509_p2,
    ap_clk,
    sel_tmp2_fu_527_p2,
    ap_rst_n_inv,
    \cmp106_reg_787_reg[0]_0 ,
    \empty_65_reg_808_reg[0]_0 ,
    SR,
    \cmp57_reg_560_reg[0]_0 ,
    cmp71_fu_364_p2,
    DSP_ALU_INST,
    out,
    \q0_reg[7]_2 ,
    \q0_reg[4] ,
    \q0_reg[7]_3 ,
    \q0_reg[1]_8 ,
    \q0_reg[4]_0 ,
    \q0_reg[1]_9 ,
    conv_i6_i224_reg_1536,
    \q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    ap_done_cache_reg,
    \icmp_ln1051_reg_3609_reg[0]_0 ,
    \icmp_ln1057_reg_3645_reg[0]_0 ,
    \icmp_ln1286_reg_3601_reg[0]_0 ,
    \and_ln1293_reg_3605_reg[0]_0 ,
    grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_reg_0,
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_1,
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_1,
    grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_reg_0,
    \vBarSel_1_reg[0] ,
    Q,
    q0_reg_1,
    \cmp41_reg_780_reg[0] ,
    \cmp41_reg_780_reg[0]_0 ,
    CO,
    \vHatch_reg[0] ,
    \vHatch_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \vHatch_reg[0]_i_6 ,
    \vHatch[0]_i_3 ,
    \vHatch[0]_i_3_0 ,
    \xCount_V_2_reg[0] ,
    \yCount_V_reg[9] ,
    \cmp50_reg_546_reg[0] ,
    \xCount_V_reg[9] ,
    \xCount_V_reg[9]_0 ,
    \hBarSel_3_reg[0]_i_2 ,
    \xCount_V_reg[7] ,
    \xCount_V_reg[7]_0 ,
    \xCount_V_reg[7]_1 ,
    \yCount_V_reg[9]_0 ,
    \yCount_V_reg[9]_1 ,
    \yCount_V_3_reg[9]_i_4 ,
    \yCount_V_3_reg[9]_i_7 ,
    \yCount_V_3_reg[9]_i_7_0 ,
    \yCount_V_3_reg[9]_i_4_0 ,
    \yCount_V_3_reg[9]_i_4_1 ,
    \phi_mul_fu_464_reg[15]_1 ,
    DI,
    \hBarSel_4_loc_1_fu_504_reg[0]_0 ,
    \hBarSel_4_loc_1_fu_504_reg[2]_1 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg,
    \hBarSel_4_loc_1_fu_504_reg[2]_2 ,
    \g_2_fu_524_reg[7]_0 ,
    \g_2_fu_524_reg[3]_0 ,
    \g_2_fu_524[7]_i_10 ,
    \g_2_fu_524[3]_i_2 ,
    \g_2_fu_524_reg[5]_0 ,
    \select_ln314_reg_3680_reg[7]_0 ,
    \g_2_fu_524_reg[0]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ,
    \rampVal_2_flag_1_fu_488_reg[0]_0 ,
    \g_2_fu_524[0]_i_12 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ,
    \g_2_fu_524[3]_i_8 ,
    \g_2_fu_524[7]_i_10_0 ,
    \g_2_fu_524[1]_i_6 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ,
    \g_reg_3619_reg[7]_0 ,
    \g_reg_3619_reg[7]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ,
    \g_2_fu_524_reg[5]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ,
    \zonePlateVDelta_reg[0]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524_reg[0]_1 ,
    \g_2_fu_524_reg[3]_1 ,
    \g_2_fu_524_reg[6]_2 ,
    \g_2_fu_524_reg[7]_1 ,
    cmp51_i_reg_1572,
    \bSerie_V_reg[0]__0_0 ,
    \hBarSel_4_loc_1_fu_504_reg[0]_1 ,
    \hdata_new_1_fu_496_reg[7]_1 ,
    \hdata_flag_1_fu_500_reg[0]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ,
    \g_2_fu_524_reg[3]_2 ,
    \g_2_fu_524_reg[2]_0 ,
    \g_2_fu_524_reg[2]_1 ,
    \g_2_fu_524[4]_i_3 ,
    \zonePlateVAddr_loc_1_fu_472_reg[0]_0 ,
    icmp_ln1594_1_reg_1662,
    \rampVal_loc_1_fu_476_reg[0]_0 ,
    ap_rst_n,
    \rampVal_2_new_1_fu_484_reg[7]_1 ,
    \hdata_new_1_fu_496_reg[7]_2 ,
    \hBarSel_4_loc_1_fu_504_reg[2]_3 ,
    \zext_ln519_cast_reg_3524_reg[7]_0 ,
    \rampVal_3_new_1_fu_512_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ,
    \g_2_fu_524[7]_i_19 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ,
    \zonePlateVAddr_loc_1_fu_472_reg[15]_0 ,
    \zonePlateVAddr_loc_1_fu_472_reg[7]_0 ,
    \zonePlateVAddr_loc_1_fu_472_reg[15]_1 ,
    \zonePlateVAddr_loc_1_fu_472_reg[15]_2 ,
    \rampVal_2_loc_1_fu_480_reg[7]_1 ,
    \hdata_loc_1_fu_492_reg[7]_0 ,
    \rampVal_loc_1_fu_476_reg[7]_0 ,
    \rampVal_loc_1_fu_476_reg[7]_1 ,
    \rampVal_3_loc_1_fu_508_reg[7]_0 ,
    \rampVal_2_flag_1_fu_488_reg[0]_1 ,
    \hdata_flag_1_fu_500_reg[0]_1 ,
    \rampVal_3_flag_1_fu_516_reg[0]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_4 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ,
    \xBar_V_reg[1]_0 ,
    \xBar_V_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ,
    \g_2_fu_524[3]_i_17_0 ,
    icmp_ln1594_reg_1657,
    \zonePlateVDelta_reg[15]_0 ,
    \zonePlateVDelta_reg[15]_1 ,
    icmp_reg_1577,
    \barWidth_cast_cast_reg_3519_reg[10]_0 ,
    \q0_reg[7]_4 ,
    cmp6_i_reg_1531,
    \phi_mul_fu_464_reg[15]_2 ,
    \rampVal_2_flag_0_reg_502_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ,
    shiftReg_ce_0,
    icmp_ln519_fu_800_p2,
    \rampVal_2_loc_0_fu_344_reg[7] ,
    \hdata_loc_0_fu_348_reg[7] ,
    zonePlateVAddr,
    \hBarSel_4_loc_0_fu_356_reg[2] ,
    \rampVal_loc_0_fu_360_reg[7] ,
    \rampVal_3_loc_0_fu_364_reg[7] ,
    \d_read_reg_22_reg[9] ,
    SS,
    p_60_in,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 ,
    \q0_reg[7]_5 ,
    \xBar_V_reg[10]_0 ,
    \xBar_V_reg[0]_1 ,
    \vBarSel_2_reg[0] );
  output \cmp106_reg_787_reg[0] ;
  output \empty_65_reg_808_reg[0] ;
  output grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg;
  output \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ;
  output \y_3_reg_1597_reg[13] ;
  output \cmp57_reg_560_reg[0] ;
  output grp_tpgPatternCrossHatch_fu_1229_ap_start_reg;
  output \q0_reg[1] ;
  output grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter5_reg_0;
  output ap_enable_reg_pp0_iter8_reg_0;
  output ap_enable_reg_pp0_iter9_reg_0;
  output ap_enable_reg_pp0_iter10_reg_0;
  output ap_enable_reg_pp0_iter11_reg_0;
  output ap_enable_reg_pp0_iter12_reg_0;
  output icmp_ln1028_reg_3575;
  output icmp_ln1028_fu_1417_p2;
  output \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ;
  output [1:0]q0_reg_0;
  output trunc_ln521_reg_3552_pp0_iter9_reg;
  output \x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  output [10:0]sel;
  output \q0_reg[7] ;
  output \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[1]_0 ;
  output \conv_i_i_cast_cast_reg_3534_reg[7]_0 ;
  output \q0_reg[0] ;
  output ap_done_cache;
  output icmp_ln1051_reg_3609;
  output icmp_ln1057_reg_3645;
  output icmp_ln1286_reg_3601;
  output and_ln1293_reg_3605;
  output grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0;
  output \icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ;
  output [4:0]\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 ;
  output [4:0]\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 ;
  output [5:0]\rSerie_V_reg[27]_0 ;
  output [4:0]\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 ;
  output ap_loop_exit_ready_pp0_iter11_reg;
  output \x_4_reg_3544_pp0_iter8_reg_reg[15]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[14]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_1 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[12]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[11]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[10]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[9]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[8]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[7]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[6]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[5]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[4]__0_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[3]__0_0 ;
  output [1:0]x_4_reg_3544_pp0_iter8_reg;
  output ap_enable_reg_pp0_iter12_reg_1;
  output grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_0;
  output [0:0]S;
  output [0:0]\y_3_reg_1597_reg[0] ;
  output [6:0]\yCount_V_2_reg[9] ;
  output \yCount_V_2_reg[0] ;
  output [7:0]O;
  output [4:0]ap_clk_0;
  output [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ;
  output [0:0]\barWidth_reg_1566_reg[1] ;
  output [0:0]\xBar_V_reg[0]_0 ;
  output [0:0]\barWidth_cast_cast_reg_3519_reg[1]_0 ;
  output [2:0]D;
  output [2:0]\hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  output \q0_reg[6] ;
  output \q0_reg[7]_1 ;
  output ap_loop_init_int_reg;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  output \rampVal_2_loc_1_fu_480_reg[5]_0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  output \or_ln1594_reg_1667_reg[0] ;
  output \q0_reg[1]_1 ;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output \add_ln1489_reg_1652_reg[3] ;
  output \bSerie_V_reg[25]_0 ;
  output \bSerie_V_reg[26]_0 ;
  output \bSerie_V_reg[27]_0 ;
  output \add_ln1489_reg_1652_reg[6] ;
  output \cmp57_reg_560_pp0_iter1_reg_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_1 ;
  output \conv_i_reg_584_reg[7] ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  output \q0_reg[1]_4 ;
  output \q0_reg[3] ;
  output \q0_reg[1]_5 ;
  output \q0_reg[1]_6 ;
  output ap_enable_reg_pp0_iter11_reg_1;
  output \g_reg_3619_pp0_iter10_reg_reg[5]__0_0 ;
  output \add_ln1489_reg_1652_reg[7] ;
  output \cmp2_i210_reg_1516_reg[0]_2 ;
  output icmp_ln1286_reg_36010;
  output \int_width_reg[15] ;
  output \cmp2_i210_reg_1516_reg[0]_3 ;
  output \rampVal_loc_1_fu_476_reg[6]_0 ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[3] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[5] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[6] ;
  output [2:0]\rampVal_loc_1_fu_476_reg[5]_0 ;
  output icmp_ln1051_fu_1492_p2;
  output ap_enable_reg_pp0_iter11_reg_2;
  output \cmp2_i210_reg_1516_reg[0]_4 ;
  output \rampStart_load_reg_1425_reg[3] ;
  output \q0_reg[1]_7 ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0_0 ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0_0 ;
  output \add_ln1489_reg_1652_reg[2] ;
  output \add_ln1489_reg_1652_reg[4] ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0_0 ;
  output [7:0]ap_enable_reg_pp0_iter5_reg_1;
  output ap_clk_1;
  output ap_clk_2;
  output ap_clk_3;
  output \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  output [7:0]\rampStart_load_reg_1425_reg[7] ;
  output \cmp2_i210_reg_1516_reg[0]_5 ;
  output \rampVal_2_loc_1_fu_480_reg[7]_0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ;
  output [0:0]\phi_mul_fu_464_reg[15]_0 ;
  output zonePlateVAddr0;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[2]_1 ;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[3] ;
  output hdata_flag_0_reg_490;
  output rampVal_2_flag_0_reg_502;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_6 ;
  output \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ;
  output \rampStart_load_reg_1425_reg[7]_0 ;
  output \cmp2_i210_reg_1516_reg[0]_6 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output [7:0]\rampVal_2_reg[7] ;
  output [7:0]\hdata_reg[7] ;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output [2:0]\hBarSel_2_reg[2] ;
  output [7:0]\rampVal_reg[7] ;
  output [7:0]\rampVal_1_reg[7] ;
  output ap_enable_reg_pp0_iter12_reg_2;
  output [1:0]\q0_reg[5] ;
  output [23:0]in;
  output [7:0]\rampVal_3_new_1_fu_512_reg[7]_0 ;
  output [7:0]\hdata_new_1_fu_496_reg[7]_0 ;
  output [7:0]\rampVal_2_new_1_fu_484_reg[7]_0 ;
  input [0:0]E;
  input and_ln1759_fu_509_p2;
  input ap_clk;
  input sel_tmp2_fu_527_p2;
  input ap_rst_n_inv;
  input \cmp106_reg_787_reg[0]_0 ;
  input \empty_65_reg_808_reg[0]_0 ;
  input [0:0]SR;
  input \cmp57_reg_560_reg[0]_0 ;
  input cmp71_fu_364_p2;
  input [15:0]DSP_ALU_INST;
  input [19:0]out;
  input \q0_reg[7]_2 ;
  input \q0_reg[4] ;
  input \q0_reg[7]_3 ;
  input \q0_reg[1]_8 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[1]_9 ;
  input [0:0]conv_i6_i224_reg_1536;
  input \q0_reg[0]_0 ;
  input \q0_reg[6]_0 ;
  input ap_done_cache_reg;
  input \icmp_ln1051_reg_3609_reg[0]_0 ;
  input \icmp_ln1057_reg_3645_reg[0]_0 ;
  input \icmp_ln1286_reg_3601_reg[0]_0 ;
  input \and_ln1293_reg_3605_reg[0]_0 ;
  input grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_reg_0;
  input grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_1;
  input grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_1;
  input grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_reg_0;
  input \vBarSel_1_reg[0] ;
  input [15:0]Q;
  input q0_reg_1;
  input [1:0]\cmp41_reg_780_reg[0] ;
  input \cmp41_reg_780_reg[0]_0 ;
  input [0:0]CO;
  input \vHatch_reg[0] ;
  input \vHatch_reg[0]_0 ;
  input [15:0]ap_enable_reg_pp0_iter1_reg_0;
  input [2:0]\vHatch_reg[0]_i_6 ;
  input [1:0]\vHatch[0]_i_3 ;
  input \vHatch[0]_i_3_0 ;
  input [0:0]\xCount_V_2_reg[0] ;
  input \yCount_V_reg[9] ;
  input \cmp50_reg_546_reg[0] ;
  input [13:0]\xCount_V_reg[9] ;
  input \xCount_V_reg[9]_0 ;
  input \hBarSel_3_reg[0]_i_2 ;
  input \xCount_V_reg[7] ;
  input \xCount_V_reg[7]_0 ;
  input \xCount_V_reg[7]_1 ;
  input \yCount_V_reg[9]_0 ;
  input [0:0]\yCount_V_reg[9]_1 ;
  input [13:0]\yCount_V_3_reg[9]_i_4 ;
  input \yCount_V_3_reg[9]_i_7 ;
  input \yCount_V_3_reg[9]_i_7_0 ;
  input \yCount_V_3_reg[9]_i_4_0 ;
  input \yCount_V_3_reg[9]_i_4_1 ;
  input [0:0]\phi_mul_fu_464_reg[15]_1 ;
  input [1:0]DI;
  input \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  input [2:0]\hBarSel_4_loc_1_fu_504_reg[2]_1 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg;
  input \hBarSel_4_loc_1_fu_504_reg[2]_2 ;
  input [7:0]\g_2_fu_524_reg[7]_0 ;
  input \g_2_fu_524_reg[3]_0 ;
  input \g_2_fu_524[7]_i_10 ;
  input \g_2_fu_524[3]_i_2 ;
  input \g_2_fu_524_reg[5]_0 ;
  input \select_ln314_reg_3680_reg[7]_0 ;
  input \g_2_fu_524_reg[0]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  input [7:0]\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  input \rampVal_2_flag_1_fu_488_reg[0]_0 ;
  input \g_2_fu_524[0]_i_12 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  input [7:0]\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  input \g_2_fu_524[3]_i_8 ;
  input \g_2_fu_524[7]_i_10_0 ;
  input \g_2_fu_524[1]_i_6 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  input \g_reg_3619_reg[7]_0 ;
  input [1:0]\g_reg_3619_reg[7]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  input \g_2_fu_524_reg[5]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  input \zonePlateVDelta_reg[0]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ;
  input \g_2_fu_524_reg[6]_0 ;
  input \g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524_reg[0]_1 ;
  input \g_2_fu_524_reg[3]_1 ;
  input \g_2_fu_524_reg[6]_2 ;
  input \g_2_fu_524_reg[7]_1 ;
  input cmp51_i_reg_1572;
  input \bSerie_V_reg[0]__0_0 ;
  input \hBarSel_4_loc_1_fu_504_reg[0]_1 ;
  input [7:0]\hdata_new_1_fu_496_reg[7]_1 ;
  input \hdata_flag_1_fu_500_reg[0]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ;
  input \g_2_fu_524_reg[3]_2 ;
  input \g_2_fu_524_reg[2]_0 ;
  input \g_2_fu_524_reg[2]_1 ;
  input \g_2_fu_524[4]_i_3 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[0]_0 ;
  input icmp_ln1594_1_reg_1662;
  input \rampVal_loc_1_fu_476_reg[0]_0 ;
  input ap_rst_n;
  input [7:0]\rampVal_2_new_1_fu_484_reg[7]_1 ;
  input [7:0]\hdata_new_1_fu_496_reg[7]_2 ;
  input [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_3 ;
  input [7:0]\zext_ln519_cast_reg_3524_reg[7]_0 ;
  input [7:0]\rampVal_3_new_1_fu_512_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  input [7:0]\g_2_fu_524[7]_i_19 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  input [15:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_0 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[7]_0 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[15]_1 ;
  input [7:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_2 ;
  input [7:0]\rampVal_2_loc_1_fu_480_reg[7]_1 ;
  input [7:0]\hdata_loc_1_fu_492_reg[7]_0 ;
  input [7:0]\rampVal_loc_1_fu_476_reg[7]_0 ;
  input \rampVal_loc_1_fu_476_reg[7]_1 ;
  input [7:0]\rampVal_3_loc_1_fu_508_reg[7]_0 ;
  input \rampVal_2_flag_1_fu_488_reg[0]_1 ;
  input \hdata_flag_1_fu_500_reg[0]_1 ;
  input \rampVal_3_flag_1_fu_516_reg[0]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_4 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ;
  input \xBar_V_reg[1]_0 ;
  input \xBar_V_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ;
  input \g_2_fu_524[3]_i_17_0 ;
  input icmp_ln1594_reg_1657;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_1 ;
  input icmp_reg_1577;
  input [9:0]\barWidth_cast_cast_reg_3519_reg[10]_0 ;
  input [1:0]\q0_reg[7]_4 ;
  input cmp6_i_reg_1531;
  input [14:0]\phi_mul_fu_464_reg[15]_2 ;
  input [1:0]\rampVal_2_flag_0_reg_502_reg[0] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ;
  input shiftReg_ce_0;
  input icmp_ln519_fu_800_p2;
  input [7:0]\rampVal_2_loc_0_fu_344_reg[7] ;
  input [7:0]\hdata_loc_0_fu_348_reg[7] ;
  input [15:0]zonePlateVAddr;
  input [2:0]\hBarSel_4_loc_0_fu_356_reg[2] ;
  input [7:0]\rampVal_loc_0_fu_360_reg[7] ;
  input [7:0]\rampVal_3_loc_0_fu_364_reg[7] ;
  input [9:0]\d_read_reg_22_reg[9] ;
  input [0:0]SS;
  input p_60_in;
  input [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 ;
  input [1:0]\q0_reg[7]_5 ;
  input [0:0]\xBar_V_reg[10]_0 ;
  input [0:0]\xBar_V_reg[0]_1 ;
  input [0:0]\vBarSel_2_reg[0] ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [15:6]add_ln1259_1_reg_3675;
  wire \add_ln1259_1_reg_3675[15]_i_1_n_3 ;
  wire [15:6]add_ln1259_1_reg_3675_pp0_iter10_reg;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[10]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[11]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[12]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[13]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[14]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[15]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[6]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[7]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[8]_srl4_n_3 ;
  wire \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[9]_srl4_n_3 ;
  wire [16:8]add_ln1259_2_fu_2459_p2;
  wire [11:9]add_ln1260_3_fu_2471_p2;
  wire [15:0]add_ln1260_reg_3664;
  wire add_ln1260_reg_36640;
  wire [15:0]add_ln1260_reg_3664_pp0_iter10_reg;
  wire [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[0]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[10]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[11]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[12]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[13]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[14]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[15]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[1]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[2]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[3]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[4]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[5]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[6]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[7]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[8]_srl5_n_3 ;
  wire \add_ln1260_reg_3664_pp0_iter9_reg_reg[9]_srl5_n_3 ;
  wire [15:8]add_ln1297_fu_1752_p2;
  wire \add_ln1489_reg_1652_reg[2] ;
  wire \add_ln1489_reg_1652_reg[3] ;
  wire \add_ln1489_reg_1652_reg[4] ;
  wire \add_ln1489_reg_1652_reg[6] ;
  wire \add_ln1489_reg_1652_reg[7] ;
  wire [15:0]add_ln529_fu_1787_p2;
  wire and_ln1293_reg_3605;
  wire \and_ln1293_reg_3605_pp0_iter3_reg_reg[0]_srl3_n_3 ;
  wire and_ln1293_reg_3605_pp0_iter4_reg;
  wire \and_ln1293_reg_3605_reg[0]_0 ;
  wire and_ln1759_fu_509_p2;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [4:0]ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire ap_clk_3;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_1;
  wire ap_enable_reg_pp0_iter11_reg_2;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter12_reg_1;
  wire ap_enable_reg_pp0_iter12_reg_2;
  wire [15:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire [7:0]ap_enable_reg_pp0_iter5_reg_1;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_reg_0;
  wire ap_enable_reg_pp0_iter9_reg_0;
  wire ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_3;
  wire ap_loop_exit_ready_pp0_iter11_reg;
  wire ap_loop_init_int_reg;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ;
  wire [15:0]ap_return;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bSerie_V_reg[0]__0_0 ;
  wire \bSerie_V_reg[0]__0_n_3 ;
  wire \bSerie_V_reg[1]_srl2_n_3 ;
  wire \bSerie_V_reg[25]_0 ;
  wire \bSerie_V_reg[26]_0 ;
  wire \bSerie_V_reg[27]_0 ;
  wire \bSerie_V_reg[3]__0_n_3 ;
  wire \bSerie_V_reg[4]_srl17_n_3 ;
  wire [4:0]\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[1]_srl2_n_3 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[2]_srl2_n_3 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[3]_srl2_n_3 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[4]_srl2_n_3 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[5]_srl2_n_3 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[6]_srl2_n_3 ;
  wire \b_reg_3624_pp0_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]b_reg_3624_pp0_iter4_reg;
  wire [7:0]b_reg_3624_pp0_iter5_reg;
  wire [7:0]b_reg_3624_pp0_iter6_reg;
  wire \b_reg_3624_pp0_iter9_reg_reg[0]_srl3_n_3 ;
  wire \b_reg_3624_pp0_iter9_reg_reg[1]_srl3_n_3 ;
  wire \b_reg_3624_pp0_iter9_reg_reg[2]_srl3_n_3 ;
  wire \b_reg_3624_pp0_iter9_reg_reg[3]_srl3_n_3 ;
  wire \b_reg_3624_pp0_iter9_reg_reg[4]_srl3_n_3 ;
  wire \b_reg_3624_pp0_iter9_reg_reg[5]_srl3_n_3 ;
  wire \b_reg_3624_pp0_iter9_reg_reg[6]_srl3_n_3 ;
  wire \b_reg_3624_pp0_iter9_reg_reg[7]_srl3_n_3 ;
  wire \b_reg_3624_reg_n_3_[0] ;
  wire \b_reg_3624_reg_n_3_[1] ;
  wire \b_reg_3624_reg_n_3_[2] ;
  wire \b_reg_3624_reg_n_3_[3] ;
  wire \b_reg_3624_reg_n_3_[4] ;
  wire \b_reg_3624_reg_n_3_[5] ;
  wire \b_reg_3624_reg_n_3_[6] ;
  wire \b_reg_3624_reg_n_3_[7] ;
  wire [10:0]barWidth_cast_cast_reg_3519_reg;
  wire [9:0]\barWidth_cast_cast_reg_3519_reg[10]_0 ;
  wire [0:0]\barWidth_cast_cast_reg_3519_reg[1]_0 ;
  wire [0:0]\barWidth_reg_1566_reg[1] ;
  wire blkYuv_U_n_4;
  wire blkYuv_U_n_5;
  wire blkYuv_ce0;
  wire bluYuv_U_n_3;
  wire bluYuv_U_n_4;
  wire bluYuv_U_n_5;
  wire bluYuv_U_n_6;
  wire bluYuv_U_n_7;
  wire \cmp106_reg_787_reg[0] ;
  wire \cmp106_reg_787_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0]_1 ;
  wire \cmp2_i210_reg_1516_reg[0]_2 ;
  wire \cmp2_i210_reg_1516_reg[0]_3 ;
  wire \cmp2_i210_reg_1516_reg[0]_4 ;
  wire \cmp2_i210_reg_1516_reg[0]_5 ;
  wire \cmp2_i210_reg_1516_reg[0]_6 ;
  wire [1:0]\cmp41_reg_780_reg[0] ;
  wire \cmp41_reg_780_reg[0]_0 ;
  wire \cmp50_reg_546_reg[0] ;
  wire cmp51_i_reg_1572;
  wire \cmp57_reg_560_pp0_iter1_reg_reg[0] ;
  wire \cmp57_reg_560_reg[0] ;
  wire \cmp57_reg_560_reg[0]_0 ;
  wire cmp6_i_reg_1531;
  wire cmp71_fu_364_p2;
  wire [0:0]conv_i6_i224_reg_1536;
  wire \conv_i_i_cast_cast_reg_3534_reg[7]_0 ;
  wire \conv_i_reg_584_reg[7] ;
  wire [15:0]d;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire [7:0]data18;
  wire [12:0]dout;
  wire \empty_65_reg_808_reg[0] ;
  wire \empty_65_reg_808_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_162;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_166;
  wire flow_control_loop_pipe_sequential_init_U_n_167;
  wire flow_control_loop_pipe_sequential_init_U_n_168;
  wire flow_control_loop_pipe_sequential_init_U_n_169;
  wire flow_control_loop_pipe_sequential_init_U_n_174;
  wire flow_control_loop_pipe_sequential_init_U_n_175;
  wire flow_control_loop_pipe_sequential_init_U_n_176;
  wire flow_control_loop_pipe_sequential_init_U_n_177;
  wire flow_control_loop_pipe_sequential_init_U_n_180;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire [27:0]gSerie_V;
  wire \gSerie_V_reg[1]_srl2_n_3 ;
  wire \gSerie_V_reg[4]_srl17_n_3 ;
  wire g_2_fu_524153_out;
  wire \g_2_fu_524[0]_i_12 ;
  wire \g_2_fu_524[0]_i_13_n_3 ;
  wire \g_2_fu_524[0]_i_14_n_3 ;
  wire \g_2_fu_524[0]_i_7_n_3 ;
  wire \g_2_fu_524[0]_i_9_n_3 ;
  wire \g_2_fu_524[1]_i_13_n_3 ;
  wire \g_2_fu_524[1]_i_14_n_3 ;
  wire \g_2_fu_524[1]_i_17_n_3 ;
  wire \g_2_fu_524[1]_i_6 ;
  wire \g_2_fu_524[1]_i_7_n_3 ;
  wire \g_2_fu_524[2]_i_11_n_3 ;
  wire \g_2_fu_524[2]_i_12_n_3 ;
  wire \g_2_fu_524[2]_i_15_n_3 ;
  wire \g_2_fu_524[2]_i_8_n_3 ;
  wire \g_2_fu_524[3]_i_10_n_3 ;
  wire \g_2_fu_524[3]_i_11_n_3 ;
  wire \g_2_fu_524[3]_i_15_n_3 ;
  wire \g_2_fu_524[3]_i_17_0 ;
  wire \g_2_fu_524[3]_i_17_n_3 ;
  wire \g_2_fu_524[3]_i_19_n_3 ;
  wire \g_2_fu_524[3]_i_2 ;
  wire \g_2_fu_524[3]_i_4_n_3 ;
  wire \g_2_fu_524[3]_i_7_n_3 ;
  wire \g_2_fu_524[3]_i_8 ;
  wire \g_2_fu_524[4]_i_13_n_3 ;
  wire \g_2_fu_524[4]_i_14_n_3 ;
  wire \g_2_fu_524[4]_i_19_n_3 ;
  wire \g_2_fu_524[4]_i_3 ;
  wire \g_2_fu_524[4]_i_6_n_3 ;
  wire \g_2_fu_524[5]_i_15_n_3 ;
  wire \g_2_fu_524[5]_i_17_n_3 ;
  wire \g_2_fu_524[5]_i_18_n_3 ;
  wire \g_2_fu_524[5]_i_19_n_3 ;
  wire \g_2_fu_524[5]_i_20_n_3 ;
  wire \g_2_fu_524[5]_i_21_n_3 ;
  wire \g_2_fu_524[5]_i_22_n_3 ;
  wire \g_2_fu_524[5]_i_23_n_3 ;
  wire \g_2_fu_524[5]_i_24_n_3 ;
  wire \g_2_fu_524[6]_i_14_n_3 ;
  wire \g_2_fu_524[6]_i_15_n_3 ;
  wire \g_2_fu_524[6]_i_18_n_3 ;
  wire \g_2_fu_524[6]_i_19_n_3 ;
  wire \g_2_fu_524[6]_i_20_n_3 ;
  wire \g_2_fu_524[6]_i_25_n_3 ;
  wire \g_2_fu_524[6]_i_26_n_3 ;
  wire \g_2_fu_524[6]_i_28_n_3 ;
  wire \g_2_fu_524[6]_i_30_n_3 ;
  wire \g_2_fu_524[6]_i_38_n_3 ;
  wire \g_2_fu_524[6]_i_39_n_3 ;
  wire \g_2_fu_524[6]_i_5_n_3 ;
  wire \g_2_fu_524[7]_i_10 ;
  wire \g_2_fu_524[7]_i_10_0 ;
  wire \g_2_fu_524[7]_i_13_n_3 ;
  wire \g_2_fu_524[7]_i_14_n_3 ;
  wire \g_2_fu_524[7]_i_18_n_3 ;
  wire [7:0]\g_2_fu_524[7]_i_19 ;
  wire \g_2_fu_524[7]_i_20_n_3 ;
  wire \g_2_fu_524[7]_i_22_n_3 ;
  wire \g_2_fu_524[7]_i_25_n_3 ;
  wire \g_2_fu_524[7]_i_26_n_3 ;
  wire \g_2_fu_524[7]_i_28_n_3 ;
  wire \g_2_fu_524[7]_i_29_n_3 ;
  wire \g_2_fu_524[7]_i_31_n_3 ;
  wire \g_2_fu_524[7]_i_9_n_3 ;
  wire \g_2_fu_524_reg[0]_0 ;
  wire \g_2_fu_524_reg[0]_1 ;
  wire \g_2_fu_524_reg[2]_0 ;
  wire \g_2_fu_524_reg[2]_1 ;
  wire \g_2_fu_524_reg[3]_0 ;
  wire \g_2_fu_524_reg[3]_1 ;
  wire \g_2_fu_524_reg[3]_2 ;
  wire \g_2_fu_524_reg[5]_0 ;
  wire \g_2_fu_524_reg[5]_1 ;
  wire \g_2_fu_524_reg[5]_i_14_n_10 ;
  wire \g_2_fu_524_reg[5]_i_14_n_3 ;
  wire \g_2_fu_524_reg[5]_i_14_n_4 ;
  wire \g_2_fu_524_reg[5]_i_14_n_5 ;
  wire \g_2_fu_524_reg[5]_i_14_n_6 ;
  wire \g_2_fu_524_reg[5]_i_14_n_7 ;
  wire \g_2_fu_524_reg[5]_i_14_n_8 ;
  wire \g_2_fu_524_reg[5]_i_14_n_9 ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire \g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[6]_2 ;
  wire \g_2_fu_524_reg[6]_i_29_n_10 ;
  wire [7:0]\g_2_fu_524_reg[7]_0 ;
  wire \g_2_fu_524_reg[7]_1 ;
  wire [7:0]g_reg_3619;
  wire [7:0]g_reg_3619_pp0_iter10_reg;
  wire \g_reg_3619_pp0_iter10_reg_reg[5]__0_0 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[0]_srl8_n_3 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[1]_srl8_n_3 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[2]_srl8_n_3 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[3]_srl8_n_3 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[4]_srl8_n_3 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[5]_srl8_n_3 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[6]_srl8_n_3 ;
  wire \g_reg_3619_pp0_iter9_reg_reg[7]_srl8_n_3 ;
  wire \g_reg_3619_reg[7]_0 ;
  wire [1:0]\g_reg_3619_reg[7]_1 ;
  wire grnYuv_U_n_3;
  wire grnYuv_U_n_4;
  wire grnYuv_U_n_5;
  wire grnYuv_U_n_6;
  wire grnYuv_U_n_7;
  wire grnYuv_U_n_8;
  wire [6:0]grp_fu_3065_p0;
  wire [6:0]grp_fu_3074_p0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_1;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_12;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_13;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_14;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_18;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_3;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_4;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_5;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_6;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_7;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_8;
  wire grp_tpgPatternCheckerBoard_fu_1198_n_9;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_0;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_1;
  wire grp_tpgPatternCrossHatch_fu_1229_n_18;
  wire grp_tpgPatternCrossHatch_fu_1229_n_20;
  wire grp_tpgPatternCrossHatch_fu_1229_n_21;
  wire grp_tpgPatternCrossHatch_fu_1229_n_22;
  wire grp_tpgPatternCrossHatch_fu_1229_n_23;
  wire grp_tpgPatternCrossHatch_fu_1229_n_25;
  wire grp_tpgPatternCrossHatch_fu_1229_n_26;
  wire grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_reg_0;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_10;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_11;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_12;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_13;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_14;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_24;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_26;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_27;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_5;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_6;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_7;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_8;
  wire grp_tpgPatternDPColorSquare_fu_1155_n_9;
  wire [7:4]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  wire grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_reg_0;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_12;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_14;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_15;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_17;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_4;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_5;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_7;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_8;
  wire grp_tpgPatternTartanColorBars_fu_1248_n_9;
  wire [2:0]\hBarSel_2_reg[2] ;
  wire \hBarSel_3_reg[0]_i_2 ;
  wire [2:0]\hBarSel_4_loc_0_fu_356_reg[2] ;
  wire hBarSel_4_loc_1_fu_504;
  wire \hBarSel_4_loc_1_fu_504[2]_i_4_n_3 ;
  wire \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  wire \hBarSel_4_loc_1_fu_504_reg[0]_1 ;
  wire [2:0]\hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  wire [2:0]\hBarSel_4_loc_1_fu_504_reg[2]_1 ;
  wire \hBarSel_4_loc_1_fu_504_reg[2]_2 ;
  wire [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_3 ;
  wire hdata_flag_0_reg_490;
  wire \hdata_flag_1_fu_500_reg[0]_0 ;
  wire \hdata_flag_1_fu_500_reg[0]_1 ;
  wire [7:0]\hdata_loc_0_fu_348_reg[7] ;
  wire hdata_loc_1_fu_492;
  wire \hdata_loc_1_fu_492[1]_i_2_n_3 ;
  wire \hdata_loc_1_fu_492[2]_i_2_n_3 ;
  wire \hdata_loc_1_fu_492[3]_i_2_n_3 ;
  wire \hdata_loc_1_fu_492[4]_i_2_n_3 ;
  wire \hdata_loc_1_fu_492[5]_i_2_n_3 ;
  wire \hdata_loc_1_fu_492[6]_i_2_n_3 ;
  wire \hdata_loc_1_fu_492[7]_i_3_n_3 ;
  wire [7:0]\hdata_loc_1_fu_492_reg[7]_0 ;
  wire [7:0]\hdata_new_1_fu_496_reg[7]_0 ;
  wire [7:0]\hdata_new_1_fu_496_reg[7]_1 ;
  wire [7:0]\hdata_new_1_fu_496_reg[7]_2 ;
  wire [7:0]\hdata_reg[7] ;
  wire icmp_ln1028_fu_1417_p2;
  wire icmp_ln1028_reg_3575;
  wire icmp_ln1028_reg_3575_pp0_iter10_reg;
  wire \icmp_ln1028_reg_3575_pp0_iter7_reg_reg[0]_srl7_n_3 ;
  wire \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ;
  wire icmp_ln1028_reg_3575_pp0_iter9_reg;
  wire icmp_ln1051_fu_1492_p2;
  wire icmp_ln1051_reg_3609;
  wire \icmp_ln1051_reg_3609[0]_i_3_n_3 ;
  wire \icmp_ln1051_reg_3609[0]_i_4_n_3 ;
  wire \icmp_ln1051_reg_3609[0]_i_5_n_3 ;
  wire \icmp_ln1051_reg_3609[0]_i_6_n_3 ;
  wire \icmp_ln1051_reg_3609_pp0_iter8_reg_reg[0]_srl8_n_3 ;
  wire \icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ;
  wire \icmp_ln1051_reg_3609_reg[0]_0 ;
  wire icmp_ln1057_reg_3645;
  wire \icmp_ln1057_reg_3645[0]_i_10_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_11_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_12_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_13_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_14_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_15_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_16_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_17_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_18_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_19_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_20_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_21_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_22_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_23_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_24_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_25_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_4_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_5_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_6_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_7_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_8_n_3 ;
  wire \icmp_ln1057_reg_3645[0]_i_9_n_3 ;
  wire \icmp_ln1057_reg_3645_pp0_iter7_reg_reg[0]_srl6_n_3 ;
  wire icmp_ln1057_reg_3645_pp0_iter8_reg;
  wire \icmp_ln1057_reg_3645_reg[0]_0 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_2_n_10 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_2_n_8 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_2_n_9 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_10 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_3 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_4 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_5 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_6 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_7 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_8 ;
  wire \icmp_ln1057_reg_3645_reg[0]_i_3_n_9 ;
  wire icmp_ln1286_reg_3601;
  wire icmp_ln1286_reg_36010;
  wire \icmp_ln1286_reg_3601_pp0_iter2_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln1286_reg_3601_pp0_iter3_reg;
  wire \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ;
  wire \icmp_ln1286_reg_3601_reg[0]_0 ;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_6 ;
  wire \icmp_ln1586_reg_3581_pp0_iter9_reg_reg[0]_srl9_n_3 ;
  wire \icmp_ln1586_reg_3581_reg_n_3_[0] ;
  wire icmp_ln1594_1_reg_1662;
  wire icmp_ln1594_reg_1657;
  wire icmp_ln519_fu_800_p2;
  wire icmp_reg_1577;
  wire [23:0]in;
  wire \int_width_reg[15] ;
  wire mac_muladd_8ns_6s_16s_16_4_1_U60_n_12;
  wire mac_muladd_8ns_6s_16s_16_4_1_U60_n_13;
  wire mac_muladd_8ns_6s_16s_16_4_1_U60_n_14;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_10;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_11;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_12;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_13;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_14;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_15;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_16;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_17;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_3;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_4;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_5;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_6;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_7;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_8;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_9;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_10;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_11;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_12;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_3;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_4;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_5;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_6;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_7;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_8;
  wire mac_muladd_8ns_7s_16s_16_4_1_U58_n_9;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_10;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_11;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_12;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_13;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_14;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_15;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_16;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_17;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_18;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_3;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_4;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_5;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_6;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_7;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_8;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U56_n_9;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_10;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_11;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_12;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_13;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_14;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_15;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_16;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_17;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_18;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_19;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_20;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_21;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_22;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_23;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_24;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_25;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_26;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_27;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_28;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_29;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_3;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_30;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_31;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_32;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_33;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_34;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_35;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_36;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_37;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_38;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_39;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_4;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_40;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_41;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_42;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_43;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_44;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_45;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_46;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_47;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_48;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_49;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_5;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_50;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_6;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_7;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_8;
  wire mac_muladd_8ns_8s_16s_16_4_1_U55_n_9;
  wire mul_mul_20s_8ns_28_4_1_U61_n_12;
  wire mul_mul_20s_8ns_28_4_1_U61_n_13;
  wire mul_mul_20s_8ns_28_4_1_U61_n_14;
  wire mul_mul_20s_8ns_28_4_1_U61_n_15;
  wire mul_mul_20s_8ns_28_4_1_U61_n_17;
  wire mul_mul_20s_8ns_28_4_1_U61_n_3;
  wire mul_mul_20s_8ns_28_4_1_U61_n_5;
  wire mul_mul_20s_8ns_28_4_1_U61_n_6;
  wire mul_mul_20s_8ns_28_4_1_U61_n_7;
  wire \or_ln1594_reg_1667_reg[0] ;
  wire [19:0]out;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[3] ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[5] ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[6] ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_11_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_13_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_11_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_5_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_2_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_10_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_4_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_9_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_24_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[6]_i_20_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_8_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ;
  wire [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  wire [7:0]\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_10_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[1]_i_8_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_8_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_8_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_9_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_11_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_12_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_8_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_11_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_9_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_11_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_15_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_15_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_6_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ;
  wire [7:0]\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_4 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_5 ;
  wire p_60_in;
  wire phi_mul_fu_464;
  wire \phi_mul_fu_464[15]_i_10_n_3 ;
  wire \phi_mul_fu_464[15]_i_11_n_3 ;
  wire \phi_mul_fu_464[15]_i_5_n_3 ;
  wire \phi_mul_fu_464[15]_i_6_n_3 ;
  wire \phi_mul_fu_464[15]_i_7_n_3 ;
  wire \phi_mul_fu_464[15]_i_8_n_3 ;
  wire \phi_mul_fu_464[15]_i_9_n_3 ;
  wire \phi_mul_fu_464[7]_i_2_n_3 ;
  wire \phi_mul_fu_464[7]_i_3_n_3 ;
  wire \phi_mul_fu_464[7]_i_4_n_3 ;
  wire \phi_mul_fu_464[7]_i_5_n_3 ;
  wire \phi_mul_fu_464[7]_i_6_n_3 ;
  wire \phi_mul_fu_464[7]_i_7_n_3 ;
  wire \phi_mul_fu_464[7]_i_8_n_3 ;
  wire \phi_mul_fu_464[7]_i_9_n_3 ;
  wire [14:0]phi_mul_fu_464_reg;
  wire [0:0]\phi_mul_fu_464_reg[15]_0 ;
  wire [0:0]\phi_mul_fu_464_reg[15]_1 ;
  wire [14:0]\phi_mul_fu_464_reg[15]_2 ;
  wire \phi_mul_fu_464_reg[15]_i_3_n_10 ;
  wire \phi_mul_fu_464_reg[15]_i_3_n_4 ;
  wire \phi_mul_fu_464_reg[15]_i_3_n_5 ;
  wire \phi_mul_fu_464_reg[15]_i_3_n_6 ;
  wire \phi_mul_fu_464_reg[15]_i_3_n_7 ;
  wire \phi_mul_fu_464_reg[15]_i_3_n_8 ;
  wire \phi_mul_fu_464_reg[15]_i_3_n_9 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_10 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_3 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_4 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_5 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_6 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_7 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_8 ;
  wire \phi_mul_fu_464_reg[7]_i_1_n_9 ;
  wire [7:7]q0;
  wire [6:0]q0_reg;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[1]_8 ;
  wire \q0_reg[1]_9 ;
  wire \q0_reg[4]_0 ;
  wire [1:0]\q0_reg[5] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [1:0]\q0_reg[7]_4 ;
  wire [1:0]\q0_reg[7]_5 ;
  wire [1:0]q0_reg_0;
  wire q0_reg_0_sn_1;
  wire q0_reg_1;
  wire q0_reg_1_sn_1;
  wire q0_reg_3_sn_1;
  wire q0_reg_4_sn_1;
  wire q0_reg_6_sn_1;
  wire [6:0]q1_reg;
  wire [6:0]q2_reg;
  wire [23:0]rSerie_V;
  wire \rSerie_V_reg[1]_srl2_n_3 ;
  wire [5:0]\rSerie_V_reg[27]_0 ;
  wire \rSerie_V_reg[4]_srl17_n_3 ;
  wire [7:0]r_reg_3613;
  wire [5:0]r_reg_3613_pp0_iter10_reg;
  wire [4:0]\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[0]_srl8_n_3 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[1]_srl8_n_3 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[2]_srl8_n_3 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[3]_srl8_n_3 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[4]_srl8_n_3 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[5]_srl8_n_3 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[6]_srl8_n_3 ;
  wire \r_reg_3613_pp0_iter9_reg_reg[7]_srl8_n_3 ;
  wire \rampStart_load_reg_1425_reg[3] ;
  wire [7:0]\rampStart_load_reg_1425_reg[7] ;
  wire \rampStart_load_reg_1425_reg[7]_0 ;
  wire [7:0]\rampVal_1_reg[7] ;
  wire rampVal_2_flag_0_reg_502;
  wire [1:0]\rampVal_2_flag_0_reg_502_reg[0] ;
  wire \rampVal_2_flag_1_fu_488_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_488_reg[0]_1 ;
  wire [7:0]\rampVal_2_loc_0_fu_344_reg[7] ;
  wire rampVal_2_loc_1_fu_480;
  wire \rampVal_2_loc_1_fu_480[3]_i_2_n_3 ;
  wire \rampVal_2_loc_1_fu_480[3]_i_3_n_3 ;
  wire \rampVal_2_loc_1_fu_480[4]_i_2_n_3 ;
  wire \rampVal_2_loc_1_fu_480[6]_i_2_n_3 ;
  wire \rampVal_2_loc_1_fu_480[7]_i_3_n_3 ;
  wire \rampVal_2_loc_1_fu_480[7]_i_4_n_3 ;
  wire \rampVal_2_loc_1_fu_480_reg[5]_0 ;
  wire \rampVal_2_loc_1_fu_480_reg[7]_0 ;
  wire [7:0]\rampVal_2_loc_1_fu_480_reg[7]_1 ;
  wire [7:0]\rampVal_2_new_1_fu_484_reg[7]_0 ;
  wire [7:0]\rampVal_2_new_1_fu_484_reg[7]_1 ;
  wire [7:0]\rampVal_2_reg[7] ;
  wire \rampVal_3_flag_1_fu_516_reg[0]_0 ;
  wire [7:0]\rampVal_3_loc_0_fu_364_reg[7] ;
  wire \rampVal_3_loc_1_fu_508[1]_i_2_n_3 ;
  wire \rampVal_3_loc_1_fu_508[2]_i_2_n_3 ;
  wire \rampVal_3_loc_1_fu_508[3]_i_2_n_3 ;
  wire \rampVal_3_loc_1_fu_508[3]_i_3_n_3 ;
  wire \rampVal_3_loc_1_fu_508[4]_i_2_n_3 ;
  wire \rampVal_3_loc_1_fu_508[5]_i_2_n_3 ;
  wire \rampVal_3_loc_1_fu_508[6]_i_2_n_3 ;
  wire \rampVal_3_loc_1_fu_508[7]_i_4_n_3 ;
  wire [7:0]\rampVal_3_loc_1_fu_508_reg[7]_0 ;
  wire [7:0]\rampVal_3_new_1_fu_512_reg[7]_0 ;
  wire [7:0]\rampVal_3_new_1_fu_512_reg[7]_1 ;
  wire [7:0]\rampVal_loc_0_fu_360_reg[7] ;
  wire rampVal_loc_1_fu_476;
  wire \rampVal_loc_1_fu_476[2]_i_2_n_3 ;
  wire \rampVal_loc_1_fu_476[3]_i_2_n_3 ;
  wire \rampVal_loc_1_fu_476[4]_i_2_n_3 ;
  wire \rampVal_loc_1_fu_476[5]_i_2_n_3 ;
  wire \rampVal_loc_1_fu_476[6]_i_2_n_3 ;
  wire \rampVal_loc_1_fu_476[7]_i_5_n_3 ;
  wire \rampVal_loc_1_fu_476_reg[0]_0 ;
  wire [2:0]\rampVal_loc_1_fu_476_reg[5]_0 ;
  wire \rampVal_loc_1_fu_476_reg[6]_0 ;
  wire [7:0]\rampVal_loc_1_fu_476_reg[7]_0 ;
  wire \rampVal_loc_1_fu_476_reg[7]_1 ;
  wire [7:0]\rampVal_reg[7] ;
  wire redYuv_U_n_4;
  wire [10:0]sel;
  wire [2:1]sel_0;
  wire sel_tmp2_fu_527_p2;
  wire select_ln314_reg_3680;
  wire [5:0]select_ln314_reg_3680_pp0_iter10_reg;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0_0 ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0_0 ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0_0 ;
  wire [4:0]\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[0]_srl4_n_3 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[1]_srl4_n_3 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[2]_srl4_n_3 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[3]_srl4_n_3 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[4]_srl4_n_3 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[5]_srl4_n_3 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[6]_srl4_n_3 ;
  wire \select_ln314_reg_3680_pp0_iter9_reg_reg[7]_srl4_n_3 ;
  wire \select_ln314_reg_3680_reg[7]_0 ;
  wire \select_ln314_reg_3680_reg_n_3_[0] ;
  wire \select_ln314_reg_3680_reg_n_3_[1] ;
  wire \select_ln314_reg_3680_reg_n_3_[2] ;
  wire \select_ln314_reg_3680_reg_n_3_[3] ;
  wire \select_ln314_reg_3680_reg_n_3_[4] ;
  wire \select_ln314_reg_3680_reg_n_3_[5] ;
  wire \select_ln314_reg_3680_reg_n_3_[6] ;
  wire \select_ln314_reg_3680_reg_n_3_[7] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [10:1]sub_ln223_fu_1632_p2;
  wire tpgBarSelRgb_b_U_n_3;
  wire tpgBarSelRgb_r_U_n_4;
  wire tpgBarSelYuv_u_U_n_3;
  wire tpgBarSelYuv_u_U_n_4;
  wire tpgBarSelYuv_v_U_n_10;
  wire tpgBarSelYuv_v_U_n_11;
  wire tpgBarSelYuv_v_U_n_4;
  wire tpgBarSelYuv_v_U_n_5;
  wire tpgBarSelYuv_v_U_n_6;
  wire tpgBarSelYuv_v_U_n_7;
  wire tpgBarSelYuv_v_U_n_8;
  wire tpgBarSelYuv_v_U_n_9;
  wire tpgBarSelYuv_y_U_n_10;
  wire tpgBarSelYuv_y_U_n_5;
  wire tpgBarSelYuv_y_U_n_6;
  wire tpgBarSelYuv_y_U_n_7;
  wire tpgBarSelYuv_y_U_n_9;
  wire tpgSinTableArray_9bit_U_n_27;
  wire tpgSinTableArray_9bit_U_n_28;
  wire tpgSinTableArray_9bit_U_n_29;
  wire tpgSinTableArray_9bit_U_n_37;
  wire [10:0]tpgSinTableArray_9bit_address2;
  wire [7:0]trunc_ln314_1_fu_1727_p4;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ;
  wire trunc_ln521_reg_3552_pp0_iter9_reg;
  wire \vBarSel_1_reg[0] ;
  wire [0:0]\vBarSel_2_reg[0] ;
  wire [1:0]\vHatch[0]_i_3 ;
  wire \vHatch[0]_i_3_0 ;
  wire \vHatch_reg[0] ;
  wire \vHatch_reg[0]_0 ;
  wire [2:0]\vHatch_reg[0]_i_6 ;
  wire \xBar_V[10]_i_10_n_3 ;
  wire \xBar_V[10]_i_11_n_3 ;
  wire \xBar_V[10]_i_12_n_3 ;
  wire \xBar_V[10]_i_13_n_3 ;
  wire \xBar_V[10]_i_3_n_3 ;
  wire \xBar_V[10]_i_8_n_3 ;
  wire \xBar_V[10]_i_9_n_3 ;
  wire \xBar_V[1]_i_1_n_3 ;
  wire \xBar_V[2]_i_1_n_3 ;
  wire \xBar_V[3]_i_1_n_3 ;
  wire \xBar_V[4]_i_1_n_3 ;
  wire \xBar_V[4]_i_2_n_3 ;
  wire \xBar_V[5]_i_1_n_3 ;
  wire \xBar_V[5]_i_2_n_3 ;
  wire \xBar_V[6]_i_1_n_3 ;
  wire \xBar_V[7]_i_10_n_3 ;
  wire \xBar_V[7]_i_11_n_3 ;
  wire \xBar_V[7]_i_12_n_3 ;
  wire \xBar_V[7]_i_13_n_3 ;
  wire \xBar_V[7]_i_14_n_3 ;
  wire \xBar_V[7]_i_15_n_3 ;
  wire \xBar_V[7]_i_16_n_3 ;
  wire \xBar_V[7]_i_1_n_3 ;
  wire \xBar_V[7]_i_3_n_3 ;
  wire \xBar_V[7]_i_4_n_3 ;
  wire \xBar_V[7]_i_5_n_3 ;
  wire \xBar_V[7]_i_6_n_3 ;
  wire \xBar_V[7]_i_7_n_3 ;
  wire \xBar_V[7]_i_9_n_3 ;
  wire \xBar_V[8]_i_1_n_3 ;
  wire \xBar_V[8]_i_2_n_3 ;
  wire \xBar_V[9]_i_1_n_3 ;
  wire [0:0]\xBar_V_reg[0]_0 ;
  wire [0:0]\xBar_V_reg[0]_1 ;
  wire [0:0]\xBar_V_reg[10]_0 ;
  wire \xBar_V_reg[10]_i_6_n_10 ;
  wire \xBar_V_reg[10]_i_6_n_9 ;
  wire \xBar_V_reg[1]_0 ;
  wire \xBar_V_reg[7]_0 ;
  wire \xBar_V_reg[7]_i_2_n_10 ;
  wire \xBar_V_reg[7]_i_2_n_3 ;
  wire \xBar_V_reg[7]_i_2_n_4 ;
  wire \xBar_V_reg[7]_i_2_n_5 ;
  wire \xBar_V_reg[7]_i_2_n_6 ;
  wire \xBar_V_reg[7]_i_2_n_7 ;
  wire \xBar_V_reg[7]_i_2_n_8 ;
  wire \xBar_V_reg[7]_i_2_n_9 ;
  wire \xBar_V_reg_n_3_[10] ;
  wire \xBar_V_reg_n_3_[1] ;
  wire \xBar_V_reg_n_3_[2] ;
  wire \xBar_V_reg_n_3_[3] ;
  wire \xBar_V_reg_n_3_[4] ;
  wire \xBar_V_reg_n_3_[5] ;
  wire \xBar_V_reg_n_3_[6] ;
  wire \xBar_V_reg_n_3_[7] ;
  wire \xBar_V_reg_n_3_[8] ;
  wire \xBar_V_reg_n_3_[9] ;
  wire [0:0]\xCount_V_2_reg[0] ;
  wire \xCount_V_reg[7] ;
  wire \xCount_V_reg[7]_0 ;
  wire \xCount_V_reg[7]_1 ;
  wire [13:0]\xCount_V_reg[9] ;
  wire \xCount_V_reg[9]_0 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[0]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[10]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[11]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[12]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[13]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[14]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[15]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[1]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[2]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[3]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[4]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[5]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[6]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[7]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[8]_srl8_n_3 ;
  wire \x_4_reg_3544_pp0_iter7_reg_reg[9]_srl8_n_3 ;
  wire [1:0]x_4_reg_3544_pp0_iter8_reg;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[10]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[11]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[12]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[13]__0_1 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[14]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[15]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[3]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[4]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[5]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[6]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[7]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[8]__0_0 ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[9]__0_0 ;
  wire [15:0]x_5_fu_1423_p2;
  wire \x_fu_468_reg_n_3_[0] ;
  wire \x_fu_468_reg_n_3_[10] ;
  wire \x_fu_468_reg_n_3_[11] ;
  wire \x_fu_468_reg_n_3_[12] ;
  wire \x_fu_468_reg_n_3_[13] ;
  wire \x_fu_468_reg_n_3_[14] ;
  wire \x_fu_468_reg_n_3_[15] ;
  wire \x_fu_468_reg_n_3_[1] ;
  wire \x_fu_468_reg_n_3_[2] ;
  wire \x_fu_468_reg_n_3_[3] ;
  wire \x_fu_468_reg_n_3_[4] ;
  wire \x_fu_468_reg_n_3_[5] ;
  wire \x_fu_468_reg_n_3_[6] ;
  wire \x_fu_468_reg_n_3_[7] ;
  wire \x_fu_468_reg_n_3_[8] ;
  wire \x_fu_468_reg_n_3_[9] ;
  wire [7:7]xor_ln1237_fu_1513_p2;
  wire [7:7]xor_ln1241_fu_1545_p2;
  wire [7:7]xor_ln1245_fu_1577_p2;
  wire xor_ln1528_1_fu_2209_p2;
  wire xor_ln1528_fu_2173_p2;
  wire \yCount_V_2_reg[0] ;
  wire [6:0]\yCount_V_2_reg[9] ;
  wire [13:0]\yCount_V_3_reg[9]_i_4 ;
  wire \yCount_V_3_reg[9]_i_4_0 ;
  wire \yCount_V_3_reg[9]_i_4_1 ;
  wire \yCount_V_3_reg[9]_i_7 ;
  wire \yCount_V_3_reg[9]_i_7_0 ;
  wire \yCount_V_reg[9] ;
  wire \yCount_V_reg[9]_0 ;
  wire [0:0]\yCount_V_reg[9]_1 ;
  wire [0:0]\y_3_reg_1597_reg[0] ;
  wire \y_3_reg_1597_reg[13] ;
  wire [10:8]zext_ln1259_fu_2452_p1;
  wire [7:0]zext_ln519_cast_reg_3524_reg;
  wire [7:0]\zext_ln519_cast_reg_3524_reg[7]_0 ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[7]_i_10_n_3 ;
  wire \zonePlateVAddr[7]_i_3_n_3 ;
  wire \zonePlateVAddr[7]_i_4_n_3 ;
  wire \zonePlateVAddr[7]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_6_n_3 ;
  wire \zonePlateVAddr[7]_i_7_n_3 ;
  wire \zonePlateVAddr[7]_i_8_n_3 ;
  wire \zonePlateVAddr[7]_i_9_n_3 ;
  wire zonePlateVAddr_loc_1_fu_472;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_10_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_11_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_12_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_13_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_6_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_7_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_8_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472[15]_i_9_n_3 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[0]_0 ;
  wire [15:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_0 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_1 ;
  wire [7:0]\zonePlateVAddr_loc_1_fu_472_reg[15]_2 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_10 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_4 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_5 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_6 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_7 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_8 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_9 ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[7]_0 ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire \zonePlateVAddr_reg[7]_i_2_n_10 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_7 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_8 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_9 ;
  wire \zonePlateVDelta[15]_i_10_n_3 ;
  wire \zonePlateVDelta[15]_i_11_n_3 ;
  wire \zonePlateVDelta[15]_i_12_n_3 ;
  wire \zonePlateVDelta[15]_i_13_n_3 ;
  wire \zonePlateVDelta[15]_i_14_n_3 ;
  wire \zonePlateVDelta[15]_i_15_n_3 ;
  wire \zonePlateVDelta[15]_i_16_n_3 ;
  wire \zonePlateVDelta[15]_i_17_n_3 ;
  wire \zonePlateVDelta[15]_i_18_n_3 ;
  wire \zonePlateVDelta[15]_i_19_n_3 ;
  wire \zonePlateVDelta[15]_i_3_n_3 ;
  wire \zonePlateVDelta[15]_i_4_n_3 ;
  wire \zonePlateVDelta[15]_i_5_n_3 ;
  wire \zonePlateVDelta[15]_i_6_n_3 ;
  wire \zonePlateVDelta[15]_i_7_n_3 ;
  wire \zonePlateVDelta[15]_i_8_n_3 ;
  wire \zonePlateVDelta[15]_i_9_n_3 ;
  wire \zonePlateVDelta[7]_i_10_n_3 ;
  wire \zonePlateVDelta[7]_i_11_n_3 ;
  wire \zonePlateVDelta[7]_i_12_n_3 ;
  wire \zonePlateVDelta[7]_i_13_n_3 ;
  wire \zonePlateVDelta[7]_i_14_n_3 ;
  wire \zonePlateVDelta[7]_i_15_n_3 ;
  wire \zonePlateVDelta[7]_i_16_n_3 ;
  wire \zonePlateVDelta[7]_i_17_n_3 ;
  wire \zonePlateVDelta[7]_i_2_n_3 ;
  wire \zonePlateVDelta[7]_i_3_n_3 ;
  wire \zonePlateVDelta[7]_i_4_n_3 ;
  wire \zonePlateVDelta[7]_i_5_n_3 ;
  wire \zonePlateVDelta[7]_i_6_n_3 ;
  wire \zonePlateVDelta[7]_i_7_n_3 ;
  wire \zonePlateVDelta[7]_i_8_n_3 ;
  wire \zonePlateVDelta[7]_i_9_n_3 ;
  wire [15:0]zonePlateVDelta_reg;
  wire \zonePlateVDelta_reg[0]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15]_1 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_10 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_11 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_12 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_13 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_14 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_15 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_16 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_17 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_18 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_7 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_8 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_9 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_11 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_12 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_13 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_14 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_15 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_16 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_17 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_18 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[7]_i_1_n_9 ;
  wire \NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [1:0]\NLW_g_2_fu_524_reg[5]_i_14_O_UNCONNECTED ;
  wire [7:1]\NLW_g_2_fu_524_reg[6]_i_29_CO_UNCONNECTED ;
  wire [7:2]\NLW_g_2_fu_524_reg[6]_i_29_O_UNCONNECTED ;
  wire [7:4]\NLW_icmp_ln1057_reg_3645_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1057_reg_3645_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1057_reg_3645_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_phi_mul_fu_464_reg[15]_i_3_CO_UNCONNECTED ;
  wire \NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [7:2]\NLW_xBar_V_reg[10]_i_6_CO_UNCONNECTED ;
  wire [7:3]\NLW_xBar_V_reg[10]_i_6_O_UNCONNECTED ;
  wire [7:7]\NLW_zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED ;

  assign \q0_reg[0]  = q0_reg_0_sn_1;
  assign \q0_reg[1]  = q0_reg_1_sn_1;
  assign \q0_reg[3]  = q0_reg_3_sn_1;
  assign \q0_reg[6]  = q0_reg_6_sn_1;
  assign q0_reg_4_sn_1 = \q0_reg[4] ;
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_0),
        .I1(q0_reg_1),
        .I2(\rampVal_2_flag_0_reg_502_reg[0] [0]),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1259_1_reg_3675[15]_i_1 
       (.I0(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .O(\add_ln1259_1_reg_3675[15]_i_1_n_3 ));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[10]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[10]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[11]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[11]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[12]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[12]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[13]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[13]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[14]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[14]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[15]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[15]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[6]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[7]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[7]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[8]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[8]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_pp0_iter10_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[9]_srl4_n_3 ),
        .Q(add_ln1259_1_reg_3675_pp0_iter10_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[10]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[10]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[10]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[11]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[11]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[11]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[12]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[12]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[12]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[13]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[13]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[13]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[14]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[14]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[14]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[15]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[15]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[15]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[6]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[6]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[6]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[7]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[7]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[7]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[8]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[8]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[8]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter9_reg_reg[9]_srl4 " *) 
  SRL16E \add_ln1259_1_reg_3675_pp0_iter9_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1259_1_reg_3675[9]),
        .Q(\add_ln1259_1_reg_3675_pp0_iter9_reg_reg[9]_srl4_n_3 ));
  FDRE \add_ln1259_1_reg_3675_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_8),
        .Q(add_ln1259_1_reg_3675[10]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_7),
        .Q(add_ln1259_1_reg_3675[11]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_6),
        .Q(add_ln1259_1_reg_3675[12]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_5),
        .Q(add_ln1259_1_reg_3675[13]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_4),
        .Q(add_ln1259_1_reg_3675[14]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_3),
        .Q(add_ln1259_1_reg_3675[15]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_12),
        .Q(add_ln1259_1_reg_3675[6]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_11),
        .Q(add_ln1259_1_reg_3675[7]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_10),
        .Q(add_ln1259_1_reg_3675[8]),
        .R(1'b0));
  FDRE \add_ln1259_1_reg_3675_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln1259_1_reg_3675[15]_i_1_n_3 ),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U58_n_9),
        .Q(add_ln1259_1_reg_3675[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1260_reg_3664[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .O(add_ln1260_reg_36640));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[0]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[10]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[10]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[11]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[11]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[12]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[12]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[13]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[13]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[14]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[14]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[15]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[15]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[1]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[2]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[3]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[4]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[5]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[6]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[7]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[7]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[8]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[8]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_pp0_iter10_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln1260_reg_3664_pp0_iter9_reg_reg[9]_srl5_n_3 ),
        .Q(add_ln1260_reg_3664_pp0_iter10_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[0]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[0]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[10]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[10]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[11]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[11]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[12]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[12]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[13]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[13]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[14]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[14]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[15]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[15]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[1]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[1]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[2]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[2]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[3]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[3]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[4]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[4]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[5]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[5]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[6]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[6]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[7]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[7]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[8]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[8]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter9_reg_reg[9]_srl5 " *) 
  SRL16E \add_ln1260_reg_3664_pp0_iter9_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(add_ln1260_reg_3664[9]),
        .Q(\add_ln1260_reg_3664_pp0_iter9_reg_reg[9]_srl5_n_3 ));
  FDRE \add_ln1260_reg_3664_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_18),
        .Q(add_ln1260_reg_3664[0]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_8),
        .Q(add_ln1260_reg_3664[10]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_7),
        .Q(add_ln1260_reg_3664[11]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_6),
        .Q(add_ln1260_reg_3664[12]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_5),
        .Q(add_ln1260_reg_3664[13]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_4),
        .Q(add_ln1260_reg_3664[14]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_3),
        .Q(add_ln1260_reg_3664[15]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_17),
        .Q(add_ln1260_reg_3664[1]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_16),
        .Q(add_ln1260_reg_3664[2]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_15),
        .Q(add_ln1260_reg_3664[3]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_14),
        .Q(add_ln1260_reg_3664[4]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_13),
        .Q(add_ln1260_reg_3664[5]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_12),
        .Q(add_ln1260_reg_3664[6]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_11),
        .Q(add_ln1260_reg_3664[7]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_10),
        .Q(add_ln1260_reg_3664[8]),
        .R(1'b0));
  FDRE \add_ln1260_reg_3664_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1260_reg_36640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U56_n_9),
        .Q(add_ln1260_reg_3664[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U53
       (.B({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,tpgSinTableArray_9bit_address2}),
        .D(d),
        .DSP_PREADD_INST(flow_control_loop_pipe_sequential_init_U_n_151),
        .E(E),
        .ap_clk(ap_clk));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/and_ln1293_reg_3605_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/and_ln1293_reg_3605_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1293_reg_3605_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(and_ln1293_reg_3605),
        .Q(\and_ln1293_reg_3605_pp0_iter3_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\and_ln1293_reg_3605_pp0_iter3_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln1293_reg_3605_pp0_iter4_reg),
        .R(1'b0));
  FDRE \and_ln1293_reg_3605_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1293_reg_3605_reg[0]_0 ),
        .Q(and_ln1293_reg_3605),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter9_reg_0),
        .Q(ap_enable_reg_pp0_iter10_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter10_reg_0),
        .Q(ap_enable_reg_pp0_iter11_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter11_reg_0),
        .Q(ap_enable_reg_pp0_iter12_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_180),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter5_reg_0),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8_reg_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter8_reg_0),
        .Q(ap_enable_reg_pp0_iter9_reg_0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_loop_exit_ready_pp0_iter10_reg_reg_srl10 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter10_reg_reg_srl10
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_177),
        .Q(ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_3));
  FDRE ap_loop_exit_ready_pp0_iter11_reg_reg__0
       (.C(ap_clk),
        .CE(E),
        .D(ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_3),
        .Q(ap_loop_exit_ready_pp0_iter11_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie_V[27]_i_1 
       (.I0(\bSerie_V_reg[0]__0_n_3 ),
        .I1(\bSerie_V_reg[3]__0_n_3 ),
        .O(data18[7]));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\bSerie_V_reg[1]_srl2_n_3 ),
        .Q(\bSerie_V_reg[0]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/bSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    \bSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_2_fu_524153_out),
        .CLK(ap_clk),
        .D(\bSerie_V_reg[3]__0_n_3 ),
        .Q(\bSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(data18[1]),
        .Q(data18[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(data18[2]),
        .Q(data18[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(data18[3]),
        .Q(data18[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(data18[4]),
        .Q(data18[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(data18[5]),
        .Q(data18[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(data18[6]),
        .Q(data18[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(data18[7]),
        .Q(data18[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q(\bSerie_V_reg[3]__0_n_3 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/bSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h000001FE)) 
    \bSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(g_2_fu_524153_out),
        .CLK(ap_clk),
        .D(data18[0]),
        .Q(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[0]_srl3_n_3 ),
        .Q(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [0]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[1]_srl3_n_3 ),
        .Q(zext_ln1259_fu_2452_p1[8]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[2]_srl3_n_3 ),
        .Q(zext_ln1259_fu_2452_p1[9]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[3]_srl3_n_3 ),
        .Q(zext_ln1259_fu_2452_p1[10]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[4]_srl3_n_3 ),
        .Q(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [1]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[5]_srl3_n_3 ),
        .Q(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [2]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[6]_srl3_n_3 ),
        .Q(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [3]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter9_reg_reg[7]_srl3_n_3 ),
        .Q(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[0] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[1] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[2] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[3] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[4] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[5] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[6] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \b_reg_3624_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\b_reg_3624_reg_n_3_[7] ),
        .Q(\b_reg_3624_pp0_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\b_reg_3624_pp0_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(b_reg_3624_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[0]),
        .Q(b_reg_3624_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[1]),
        .Q(b_reg_3624_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[2]),
        .Q(b_reg_3624_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[3]),
        .Q(b_reg_3624_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[4]),
        .Q(b_reg_3624_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[5]),
        .Q(b_reg_3624_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[6]),
        .Q(b_reg_3624_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter4_reg[7]),
        .Q(b_reg_3624_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[0]),
        .Q(b_reg_3624_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[1]),
        .Q(b_reg_3624_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[2]),
        .Q(b_reg_3624_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[3]),
        .Q(b_reg_3624_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[4]),
        .Q(b_reg_3624_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[5]),
        .Q(b_reg_3624_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[6]),
        .Q(b_reg_3624_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3624_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(b_reg_3624_pp0_iter5_reg[7]),
        .Q(b_reg_3624_pp0_iter6_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[0]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[0]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[1]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[1]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[2]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[2]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[3]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[3]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[4]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[4]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[5]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[5]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[6]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[6]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter9_reg_reg[7]_srl3 " *) 
  SRL16E \b_reg_3624_pp0_iter9_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(b_reg_3624_pp0_iter6_reg[7]),
        .Q(\b_reg_3624_pp0_iter9_reg_reg[7]_srl3_n_3 ));
  FDSE \b_reg_3624_reg[0] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q0_reg[0]),
        .Q(\b_reg_3624_reg_n_3_[0] ),
        .S(SS));
  FDSE \b_reg_3624_reg[1] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q0_reg[1]),
        .Q(\b_reg_3624_reg_n_3_[1] ),
        .S(SS));
  FDSE \b_reg_3624_reg[2] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q0_reg[2]),
        .Q(\b_reg_3624_reg_n_3_[2] ),
        .S(SS));
  FDSE \b_reg_3624_reg[3] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q0_reg[3]),
        .Q(\b_reg_3624_reg_n_3_[3] ),
        .S(SS));
  FDSE \b_reg_3624_reg[4] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q0_reg[4]),
        .Q(\b_reg_3624_reg_n_3_[4] ),
        .S(SS));
  FDSE \b_reg_3624_reg[5] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q0_reg[5]),
        .Q(\b_reg_3624_reg_n_3_[5] ),
        .S(SS));
  FDSE \b_reg_3624_reg[6] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q0_reg[6]),
        .Q(\b_reg_3624_reg_n_3_[6] ),
        .S(SS));
  FDSE \b_reg_3624_reg[7] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(xor_ln1245_fu_1577_p2),
        .Q(\b_reg_3624_reg_n_3_[7] ),
        .S(SS));
  FDRE \barWidth_cast_cast_reg_3519_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [0]),
        .Q(barWidth_cast_cast_reg_3519_reg[0]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [9]),
        .Q(barWidth_cast_cast_reg_3519_reg[10]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(DI[0]),
        .Q(barWidth_cast_cast_reg_3519_reg[1]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [1]),
        .Q(barWidth_cast_cast_reg_3519_reg[2]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [2]),
        .Q(barWidth_cast_cast_reg_3519_reg[3]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [3]),
        .Q(barWidth_cast_cast_reg_3519_reg[4]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [4]),
        .Q(barWidth_cast_cast_reg_3519_reg[5]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [5]),
        .Q(barWidth_cast_cast_reg_3519_reg[6]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [6]),
        .Q(barWidth_cast_cast_reg_3519_reg[7]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [7]),
        .Q(barWidth_cast_cast_reg_3519_reg[8]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3519_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\barWidth_cast_cast_reg_3519_reg[10]_0 [8]),
        .Q(barWidth_cast_cast_reg_3519_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1 blkYuv_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .\g_2_fu_524[5]_i_6 (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524[5]_i_6_0 (\g_2_fu_524_reg[3]_2 ),
        .\g_2_fu_524[5]_i_6_1 (\g_2_fu_524[7]_i_13_n_3 ),
        .\g_2_fu_524[5]_i_6_2 (bluYuv_U_n_4),
        .\g_2_fu_524_reg[4] (q0_reg_1),
        .\g_2_fu_524_reg[4]_0 (ap_enable_reg_pp0_iter12_reg_0),
        .\g_2_fu_524_reg[4]_1 (flow_control_loop_pipe_sequential_init_U_n_55),
        .\g_2_fu_524_reg[4]_2 (bluYuv_U_n_6),
        .\g_2_fu_524_reg[4]_3 (\g_2_fu_524_reg[6]_2 ),
        .q0(q0),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (blkYuv_U_n_4),
        .\q0_reg[7]_2 (blkYuv_U_n_5),
        .\q0_reg[7]_3 (\q0_reg[7]_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv bluYuv_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .cmp6_i_reg_1531(cmp6_i_reg_1531),
        .\g_2_fu_524[1]_i_4 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .\g_2_fu_524[1]_i_4_0 (\g_reg_3619_reg[7]_1 ),
        .\g_2_fu_524[1]_i_4_1 (ap_enable_reg_pp0_iter12_reg_1),
        .\g_2_fu_524[1]_i_4_2 (\cmp2_i210_reg_1516_reg[0]_3 ),
        .\g_2_fu_524[4]_i_3 (\g_2_fu_524[4]_i_3 ),
        .\g_2_fu_524[4]_i_3_0 (\select_ln314_reg_3680_reg[7]_0 ),
        .\g_2_fu_524[4]_i_3_1 (\g_2_fu_524_reg[2]_1 ),
        .\g_2_fu_524[4]_i_3_2 (grnYuv_U_n_4),
        .\g_2_fu_524_reg[7] (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[7]_0 (\g_2_fu_524_reg[3]_2 ),
        .\g_2_fu_524_reg[7]_1 (grnYuv_U_n_3),
        .\g_2_fu_524_reg[7]_2 (\g_2_fu_524[7]_i_13_n_3 ),
        .q0(q0),
        .\q0_reg[4]_0 (bluYuv_U_n_3),
        .\q0_reg[4]_1 (bluYuv_U_n_6),
        .\q0_reg[4]_2 (q0_reg_4_sn_1),
        .\q0_reg[7]_0 (bluYuv_U_n_4),
        .\q0_reg[7]_1 (bluYuv_U_n_5),
        .\q0_reg[7]_2 (bluYuv_U_n_7),
        .\q0_reg[7]_3 (\q0_reg[7]_4 [0]),
        .\q0_reg[7]_4 (trunc_ln521_reg_3552_pp0_iter9_reg));
  FDRE \conv_i_i_cast_cast_reg_3534_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(conv_i6_i224_reg_1536),
        .Q(\conv_i_i_cast_cast_reg_3534_reg[7]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160,flow_control_loop_pipe_sequential_init_U_n_161}),
        .B({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,tpgSinTableArray_9bit_address2}),
        .D(x_5_fu_1423_p2),
        .E(hdata_loc_1_fu_492),
        .O(O),
        .Q(\hBarSel_4_loc_1_fu_504_reg[2]_0 [1:0]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_64),
        .and_ln1293_reg_3605_pp0_iter4_reg(and_ln1293_reg_3605_pp0_iter4_reg),
        .\and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0 (zonePlateVAddr_loc_1_fu_472),
        .\and_ln1293_reg_3605_reg[0] (\zonePlateVDelta_reg[0]_0 ),
        .\and_ln1293_reg_3605_reg[0]_0 (\icmp_ln1051_reg_3609[0]_i_3_n_3 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_0 (ap_enable_reg_pp0_iter12_reg_1),
        .\ap_CS_fsm_reg[2]_1 (ap_loop_exit_ready_pp0_iter11_reg),
        .\ap_CS_fsm_reg[2]_2 (\rampVal_2_flag_0_reg_502_reg[0] [0]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10_reg(rampVal_loc_1_fu_476),
        .ap_enable_reg_pp0_iter12_reg(rampVal_2_loc_1_fu_480),
        .ap_enable_reg_pp0_iter12_reg_0(flow_control_loop_pipe_sequential_init_U_n_70),
        .ap_enable_reg_pp0_iter12_reg_1(flow_control_loop_pipe_sequential_init_U_n_176),
        .ap_enable_reg_pp0_iter12_reg_2(flow_control_loop_pipe_sequential_init_U_n_177),
        .ap_enable_reg_pp0_iter12_reg_3(ap_enable_reg_pp0_iter12_reg_2),
        .ap_enable_reg_pp0_iter12_reg_4(flow_control_loop_pipe_sequential_init_U_n_180),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter12_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(q0_reg_1),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_55),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_3(flow_control_loop_pipe_sequential_init_U_n_71),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp2_i210_reg_1516_reg[0] ({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .\g_2_fu_524[7]_i_7_0 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_8_n_3 ),
        .\g_2_fu_524[7]_i_7_1 (\g_2_fu_524[7]_i_28_n_3 ),
        .\g_2_fu_524_reg[0] (\g_2_fu_524_reg[3]_0 ),
        .\g_2_fu_524_reg[0]_0 (grp_tpgPatternCrossHatch_fu_1229_n_20),
        .\g_2_fu_524_reg[0]_1 (grp_tpgPatternCheckerBoard_fu_1198_n_9),
        .\g_2_fu_524_reg[0]_2 (\g_2_fu_524[0]_i_7_n_3 ),
        .\g_2_fu_524_reg[0]_3 (\g_2_fu_524_reg[0]_0 ),
        .\g_2_fu_524_reg[0]_4 (\g_2_fu_524_reg[6]_1 ),
        .\g_2_fu_524_reg[0]_5 (\g_2_fu_524_reg[0]_1 ),
        .\g_2_fu_524_reg[0]_6 (q0_reg_0_sn_1),
        .\g_2_fu_524_reg[0]_7 (\g_2_fu_524_reg[3]_1 ),
        .\g_2_fu_524_reg[0]_8 (\g_2_fu_524[0]_i_9_n_3 ),
        .\g_2_fu_524_reg[1] (mul_mul_20s_8ns_28_4_1_U61_n_5),
        .\g_2_fu_524_reg[1]_0 (grp_tpgPatternCheckerBoard_fu_1198_n_3),
        .\g_2_fu_524_reg[1]_1 (\g_2_fu_524[1]_i_7_n_3 ),
        .\g_2_fu_524_reg[1]_2 (\q0_reg[7] ),
        .\g_2_fu_524_reg[1]_3 (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[1]_4 (redYuv_U_n_4),
        .\g_2_fu_524_reg[1]_5 (bluYuv_U_n_7),
        .\g_2_fu_524_reg[2] (grnYuv_U_n_8),
        .\g_2_fu_524_reg[2]_0 (grp_tpgPatternCheckerBoard_fu_1198_n_4),
        .\g_2_fu_524_reg[2]_1 (\g_2_fu_524[3]_i_4_n_3 ),
        .\g_2_fu_524_reg[4] (grp_tpgPatternCheckerBoard_fu_1198_n_5),
        .\g_2_fu_524_reg[4]_0 (blkYuv_U_n_4),
        .\g_2_fu_524_reg[4]_1 (grnYuv_U_n_7),
        .\g_2_fu_524_reg[4]_2 (tpgBarSelYuv_v_U_n_10),
        .\g_2_fu_524_reg[5] (grp_tpgPatternCrossHatch_fu_1229_n_23),
        .\g_2_fu_524_reg[5]_0 (\g_2_fu_524_reg[5]_0 ),
        .\g_2_fu_524_reg[5]_1 (grp_tpgPatternCheckerBoard_fu_1198_n_6),
        .\g_2_fu_524_reg[5]_2 (mul_mul_20s_8ns_28_4_1_U61_n_6),
        .\g_2_fu_524_reg[5]_3 (blkYuv_U_n_5),
        .\g_2_fu_524_reg[5]_4 (grnYuv_U_n_6),
        .\g_2_fu_524_reg[6] (tpgBarSelYuv_v_U_n_9),
        .\g_2_fu_524_reg[6]_0 (grp_tpgPatternTartanColorBars_fu_1248_n_5),
        .\g_2_fu_524_reg[6]_1 (grp_tpgPatternCheckerBoard_fu_1198_n_7),
        .\g_2_fu_524_reg[6]_2 (\g_2_fu_524[6]_i_5_n_3 ),
        .\g_2_fu_524_reg[7] (\g_2_fu_524_reg[7]_0 ),
        .\g_2_fu_524_reg[7]_0 (grp_tpgPatternCrossHatch_fu_1229_n_18),
        .\g_2_fu_524_reg[7]_1 (bluYuv_U_n_5),
        .\g_2_fu_524_reg[7]_2 (tpgBarSelYuv_v_U_n_8),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_46),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_96),
        .\hBarSel_4_loc_0_fu_356_reg[2] ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\hBarSel_4_loc_1_fu_504_reg[0] (\hBarSel_4_loc_1_fu_504_reg[0]_0 ),
        .\hBarSel_4_loc_1_fu_504_reg[0]_0 (\hBarSel_4_loc_1_fu_504_reg[0]_1 ),
        .\hBarSel_4_loc_1_fu_504_reg[0]_1 (\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ),
        .\hBarSel_4_loc_1_fu_504_reg[0]_2 (ap_enable_reg_pp0_iter9_reg_0),
        .\hBarSel_4_loc_1_fu_504_reg[2] (\hBarSel_4_loc_1_fu_504_reg[2]_1 ),
        .\hBarSel_4_loc_1_fu_504_reg[2]_0 (\hBarSel_4_loc_1_fu_504_reg[2]_2 ),
        .\hBarSel_4_loc_1_fu_504_reg[2]_1 (\hBarSel_4_loc_1_fu_504_reg[2]_3 ),
        .\hBarSel_4_loc_1_fu_504_reg[2]_2 (\hBarSel_4_loc_1_fu_504[2]_i_4_n_3 ),
        .\hdata_flag_0_reg_490_reg[0] (flow_control_loop_pipe_sequential_init_U_n_149),
        .\hdata_flag_1_fu_500_reg[0] (\g_reg_3619_reg[7]_0 ),
        .\hdata_flag_1_fu_500_reg[0]_0 (\g_reg_3619_reg[7]_1 ),
        .\hdata_flag_1_fu_500_reg[0]_1 (ap_enable_reg_pp0_iter11_reg_0),
        .\hdata_flag_1_fu_500_reg[0]_2 (\hdata_flag_1_fu_500_reg[0]_1 ),
        .\hdata_flag_1_fu_500_reg[0]_3 (\hdata_flag_1_fu_500_reg[0]_0 ),
        .\hdata_loc_0_fu_348_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131}),
        .\hdata_loc_1_fu_492_reg[6] (\hdata_new_1_fu_496_reg[7]_1 [6:0]),
        .\hdata_loc_1_fu_492_reg[7] (\hdata_loc_1_fu_492_reg[7]_0 ),
        .\hdata_new_0_fu_372_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87}),
        .\hdata_new_1_fu_496_reg[1] (\hdata_loc_1_fu_492[1]_i_2_n_3 ),
        .\hdata_new_1_fu_496_reg[2] (\hdata_loc_1_fu_492[2]_i_2_n_3 ),
        .\hdata_new_1_fu_496_reg[3] (\hdata_loc_1_fu_492[3]_i_2_n_3 ),
        .\hdata_new_1_fu_496_reg[4] (\hdata_loc_1_fu_492[4]_i_2_n_3 ),
        .\hdata_new_1_fu_496_reg[5] (\hdata_loc_1_fu_492[5]_i_2_n_3 ),
        .\hdata_new_1_fu_496_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[6:0]),
        .\hdata_new_1_fu_496_reg[6]_0 (\hdata_loc_1_fu_492[6]_i_2_n_3 ),
        .\hdata_new_1_fu_496_reg[7] (\hdata_new_1_fu_496_reg[7]_2 ),
        .\hdata_new_1_fu_496_reg[7]_0 (\hdata_loc_1_fu_492[7]_i_3_n_3 ),
        .icmp_ln1028_fu_1417_p2(icmp_ln1028_fu_1417_p2),
        .icmp_ln1028_reg_3575_pp0_iter10_reg(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 (hBarSel_4_loc_1_fu_504),
        .icmp_ln1028_reg_3575_pp0_iter9_reg(icmp_ln1028_reg_3575_pp0_iter9_reg),
        .icmp_ln1051_fu_1492_p2(icmp_ln1051_fu_1492_p2),
        .icmp_ln1057_reg_3645_pp0_iter8_reg(icmp_ln1057_reg_3645_pp0_iter8_reg),
        .icmp_ln1286_reg_36010(icmp_ln1286_reg_36010),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_reg[0] (flow_control_loop_pipe_sequential_init_U_n_68),
        .\icmp_ln1586_reg_3581_reg[0]_0 (\icmp_ln1586_reg_3581_reg_n_3_[0] ),
        .\icmp_ln1586_reg_3581_reg[0]_1 (\bSerie_V_reg[0]__0_0 ),
        .\int_width_reg[15] (\int_width_reg[15] ),
        .internal_full_n_reg(flow_control_loop_pipe_sequential_init_U_n_45),
        .internal_full_n_reg_0(flow_control_loop_pipe_sequential_init_U_n_174),
        .internal_full_n_reg_1(flow_control_loop_pipe_sequential_init_U_n_175),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[3] (\outpix_0_0_0_0_0_load366_fu_332_reg[3] ),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[5] (\outpix_0_0_0_0_0_load366_fu_332_reg[5] ),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[6] (\outpix_0_0_0_0_0_load366_fu_332_reg[6] ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_6 (\zext_ln519_cast_reg_3524_reg[7]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_6_0 ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[7:6],\rampVal_loc_1_fu_476_reg[5]_0 [0],grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]}),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0] (\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 (mul_mul_20s_8ns_28_4_1_U61_n_3),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 (tpgBarSelYuv_y_U_n_7),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1] (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 (\outpix_0_0_0_0_0_load368_fu_520[1]_i_5_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2] (\outpix_0_0_0_0_0_load368_fu_520[2]_i_2_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 (tpgBarSelRgb_r_U_n_4),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 (grp_tpgPatternTartanColorBars_fu_1248_n_4),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6] ({\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 [6:5],\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 [3:0]}),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7] (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0] (\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1] (grp_tpgPatternDPColorSquare_fu_1155_n_12),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2] (grp_tpgPatternDPColorSquare_fu_1155_n_13),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 (tpgBarSelYuv_v_U_n_5),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 (\outpix_0_2_0_0_0_load376_fu_528[2]_i_8_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 (\rampVal_3_loc_1_fu_508[3]_i_3_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3] (grp_tpgPatternDPColorSquare_fu_1155_n_14),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_8_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_9_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4] (\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 (grp_tpgPatternTartanColorBars_fu_1248_n_14),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 (\outpix_0_2_0_0_0_load376_fu_528[4]_i_11_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 (\outpix_0_2_0_0_0_load376_fu_528[4]_i_12_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5] (\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 (\outpix_0_2_0_0_0_load376_fu_528[5]_i_9_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[5]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6] (\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 (\select_ln314_reg_3680_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_3 ({\g_2_fu_524[7]_i_19 [6:4],\g_2_fu_524[7]_i_19 [1]}),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_4 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_11_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_5 (\rampVal_loc_1_fu_476_reg[6]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7] (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 (tpgBarSelRgb_b_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 (tpgBarSelYuv_v_U_n_7),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_6_n_3 ),
        .\rampStart_load_reg_1425_reg[7] (\rampStart_load_reg_1425_reg[7]_0 ),
        .\rampVal_2_flag_0_reg_502_reg[0] (flow_control_loop_pipe_sequential_init_U_n_148),
        .\rampVal_2_flag_1_fu_488_reg[0] (\rampVal_2_loc_1_fu_480[7]_i_3_n_3 ),
        .\rampVal_2_flag_1_fu_488_reg[0]_0 (\rampVal_2_flag_1_fu_488_reg[0]_1 ),
        .\rampVal_2_flag_1_fu_488_reg[0]_1 (\rampVal_2_flag_1_fu_488_reg[0]_0 ),
        .\rampVal_2_loc_0_fu_344_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123}),
        .\rampVal_2_loc_1_fu_480_reg[7] (\rampVal_2_loc_1_fu_480_reg[7]_1 ),
        .\rampVal_2_new_0_fu_368_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}),
        .\rampVal_2_new_1_fu_484_reg[3] (\rampVal_2_loc_1_fu_480[3]_i_2_n_3 ),
        .\rampVal_2_new_1_fu_484_reg[3]_0 (\rampVal_2_loc_1_fu_480[3]_i_3_n_3 ),
        .\rampVal_2_new_1_fu_484_reg[4] (\rampVal_2_loc_1_fu_480[4]_i_2_n_3 ),
        .\rampVal_2_new_1_fu_484_reg[5] (\rampVal_2_loc_1_fu_480[6]_i_2_n_3 ),
        .\rampVal_2_new_1_fu_484_reg[6] ({grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[6:5],grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[2:0]}),
        .\rampVal_2_new_1_fu_484_reg[7] (\rampVal_2_new_1_fu_484_reg[7]_1 ),
        .\rampVal_2_new_1_fu_484_reg[7]_0 (\rampVal_2_loc_1_fu_480[7]_i_4_n_3 ),
        .\rampVal_3_flag_0_reg_478_reg[0] (flow_control_loop_pipe_sequential_init_U_n_150),
        .\rampVal_3_flag_1_fu_516_reg[0] (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .\rampVal_3_flag_1_fu_516_reg[0]_0 (\rampVal_3_flag_1_fu_516_reg[0]_0 ),
        .\rampVal_3_loc_0_fu_364_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147}),
        .\rampVal_3_loc_1_fu_508_reg[7] (\rampVal_3_loc_1_fu_508_reg[7]_0 ),
        .\rampVal_3_new_0_fu_376_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .\rampVal_3_new_1_fu_512_reg[1] (\rampVal_3_loc_1_fu_508[1]_i_2_n_3 ),
        .\rampVal_3_new_1_fu_512_reg[2] (\rampVal_3_loc_1_fu_508[2]_i_2_n_3 ),
        .\rampVal_3_new_1_fu_512_reg[3] (\rampVal_3_loc_1_fu_508[3]_i_2_n_3 ),
        .\rampVal_3_new_1_fu_512_reg[4] (\rampVal_3_loc_1_fu_508[4]_i_2_n_3 ),
        .\rampVal_3_new_1_fu_512_reg[5] (\rampVal_3_loc_1_fu_508[5]_i_2_n_3 ),
        .\rampVal_3_new_1_fu_512_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[6:0]),
        .\rampVal_3_new_1_fu_512_reg[6]_0 (\rampVal_3_loc_1_fu_508[6]_i_2_n_3 ),
        .\rampVal_3_new_1_fu_512_reg[7] (\rampVal_3_new_1_fu_512_reg[7]_1 ),
        .\rampVal_3_new_1_fu_512_reg[7]_0 (\rampVal_3_loc_1_fu_508[7]_i_4_n_3 ),
        .\rampVal_loc_0_fu_360_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139}),
        .\rampVal_loc_1_fu_476_reg[0] (\rampVal_loc_1_fu_476_reg[0]_0 ),
        .\rampVal_loc_1_fu_476_reg[0]_0 (ap_enable_reg_pp0_iter10_reg_0),
        .\rampVal_loc_1_fu_476_reg[0]_1 (\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .\rampVal_loc_1_fu_476_reg[2] ({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .\rampVal_loc_1_fu_476_reg[2]_0 (\rampVal_loc_1_fu_476[2]_i_2_n_3 ),
        .\rampVal_loc_1_fu_476_reg[3] (\rampVal_loc_1_fu_476[3]_i_2_n_3 ),
        .\rampVal_loc_1_fu_476_reg[4] (\rampVal_loc_1_fu_476[4]_i_2_n_3 ),
        .\rampVal_loc_1_fu_476_reg[5] (\rampVal_loc_1_fu_476[5]_i_2_n_3 ),
        .\rampVal_loc_1_fu_476_reg[6] (\rampVal_loc_1_fu_476[6]_i_2_n_3 ),
        .\rampVal_loc_1_fu_476_reg[7] (\rampVal_loc_1_fu_476_reg[7]_0 ),
        .\rampVal_loc_1_fu_476_reg[7]_0 (zext_ln519_cast_reg_3524_reg),
        .\rampVal_loc_1_fu_476_reg[7]_1 (\rampVal_loc_1_fu_476_reg[7]_1 ),
        .\rampVal_loc_1_fu_476_reg[7]_2 (\rampVal_loc_1_fu_476[7]_i_5_n_3 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ({\x_fu_468_reg_n_3_[15] ,\x_fu_468_reg_n_3_[14] ,\x_fu_468_reg_n_3_[13] ,\x_fu_468_reg_n_3_[12] ,\x_fu_468_reg_n_3_[11] ,\x_fu_468_reg_n_3_[10] ,\x_fu_468_reg_n_3_[9] ,\x_fu_468_reg_n_3_[8] ,\x_fu_468_reg_n_3_[7] ,\x_fu_468_reg_n_3_[6] ,\x_fu_468_reg_n_3_[5] ,\x_fu_468_reg_n_3_[4] ,\x_fu_468_reg_n_3_[3] ,\x_fu_468_reg_n_3_[2] ,\x_fu_468_reg_n_3_[1] ,\x_fu_468_reg_n_3_[0] }),
        .\x_fu_468_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163,flow_control_loop_pipe_sequential_init_U_n_164,flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,sel_0}),
        .\x_fu_468_reg[15] (flow_control_loop_pipe_sequential_init_U_n_151),
        .\zonePlateVAddr_loc_0_fu_352_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115}),
        .\zonePlateVAddr_loc_1_fu_472_reg[0] (\zonePlateVAddr_loc_1_fu_472_reg[0]_0 ),
        .\zonePlateVAddr_loc_1_fu_472_reg[0]_0 (\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .\zonePlateVAddr_loc_1_fu_472_reg[0]_1 (ap_enable_reg_pp0_iter5_reg_0),
        .\zonePlateVAddr_loc_1_fu_472_reg[15] (\zonePlateVAddr_loc_1_fu_472_reg[15]_0 ),
        .\zonePlateVAddr_loc_1_fu_472_reg[15]_0 (add_ln1297_fu_1752_p2),
        .\zonePlateVAddr_loc_1_fu_472_reg[15]_1 (\zonePlateVAddr_loc_1_fu_472_reg[15]_1 ),
        .\zonePlateVAddr_loc_1_fu_472_reg[15]_2 (\zonePlateVAddr_loc_1_fu_472_reg[15]_2 ),
        .\zonePlateVAddr_loc_1_fu_472_reg[7] (\zonePlateVAddr_loc_1_fu_472_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie_V[27]_i_1 
       (.I0(gSerie_V[0]),
        .I1(gSerie_V[3]),
        .O(xor_ln1528_1_fu_2209_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\gSerie_V_reg[1]_srl2_n_3 ),
        .Q(gSerie_V[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/gSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \gSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_2_fu_524153_out),
        .CLK(ap_clk),
        .D(gSerie_V[3]),
        .Q(\gSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(gSerie_V[22]),
        .Q(gSerie_V[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(gSerie_V[23]),
        .Q(gSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(gSerie_V[24]),
        .Q(gSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(gSerie_V[25]),
        .Q(gSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(gSerie_V[26]),
        .Q(gSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(gSerie_V[27]),
        .Q(gSerie_V[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(xor_ln1528_1_fu_2209_p2),
        .Q(gSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q(gSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/gSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000AB54)) 
    \gSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(g_2_fu_524153_out),
        .CLK(ap_clk),
        .D(gSerie_V[21]),
        .Q(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    \g_2_fu_524[0]_i_13 
       (.I0(ap_clk_0[0]),
        .I1(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .I2(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .I3(cmp6_i_reg_1531),
        .I4(add_ln1259_2_fu_2459_p2[8]),
        .I5(add_ln1259_2_fu_2459_p2[16]),
        .O(\g_2_fu_524[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h040404040000000C)) 
    \g_2_fu_524[0]_i_14 
       (.I0(\g_2_fu_524[0]_i_12 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[0]),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\g_2_fu_524[6]_i_38_n_3 ),
        .I4(icmp_ln1594_1_reg_1662),
        .I5(\g_2_fu_524[6]_i_15_n_3 ),
        .O(\g_2_fu_524[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \g_2_fu_524[0]_i_7 
       (.I0(\g_2_fu_524[5]_i_15_n_3 ),
        .I1(\hdata_loc_1_fu_492[1]_i_2_n_3 ),
        .I2(g_reg_3619_pp0_iter10_reg[0]),
        .I3(\g_2_fu_524[6]_i_19_n_3 ),
        .I4(\g_2_fu_524[6]_i_28_n_3 ),
        .I5(\g_2_fu_524[0]_i_13_n_3 ),
        .O(\g_2_fu_524[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h77770777)) 
    \g_2_fu_524[0]_i_9 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I1(\g_2_fu_524[7]_i_19 [0]),
        .I2(\select_ln314_reg_3680_reg[7]_0 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\g_2_fu_524[0]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_fu_524[1]_i_13 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [1]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[1]),
        .O(\g_2_fu_524[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA800A8)) 
    \g_2_fu_524[1]_i_14 
       (.I0(\g_2_fu_524[6]_i_28_n_3 ),
        .I1(add_ln1259_2_fu_2459_p2[9]),
        .I2(add_ln1259_2_fu_2459_p2[16]),
        .I3(\g_2_fu_524[6]_i_30_n_3 ),
        .I4(add_ln1260_3_fu_2471_p2[9]),
        .I5(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .O(\g_2_fu_524[1]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \g_2_fu_524[1]_i_15 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .O(\cmp2_i210_reg_1516_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0500050000000300)) 
    \g_2_fu_524[1]_i_17 
       (.I0(\g_2_fu_524[0]_i_12 ),
        .I1(\g_2_fu_524[6]_i_38_n_3 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[1]),
        .I4(icmp_ln1594_1_reg_1662),
        .I5(\g_2_fu_524[6]_i_15_n_3 ),
        .O(\g_2_fu_524[1]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \g_2_fu_524[1]_i_7 
       (.I0(\g_2_fu_524_reg[0]_0 ),
        .I1(\g_2_fu_524[6]_i_19_n_3 ),
        .I2(g_reg_3619_pp0_iter10_reg[1]),
        .I3(\g_2_fu_524[5]_i_15_n_3 ),
        .I4(\g_2_fu_524[1]_i_13_n_3 ),
        .I5(\g_2_fu_524[1]_i_14_n_3 ),
        .O(\g_2_fu_524[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA800A8)) 
    \g_2_fu_524[2]_i_11 
       (.I0(\g_2_fu_524[6]_i_28_n_3 ),
        .I1(add_ln1259_2_fu_2459_p2[10]),
        .I2(add_ln1259_2_fu_2459_p2[16]),
        .I3(\g_2_fu_524[6]_i_30_n_3 ),
        .I4(add_ln1260_3_fu_2471_p2[10]),
        .I5(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .O(\g_2_fu_524[2]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_fu_524[2]_i_12 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [2]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[2]),
        .O(\g_2_fu_524[2]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h040404040000000C)) 
    \g_2_fu_524[2]_i_15 
       (.I0(\g_2_fu_524[0]_i_12 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[2]),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\g_2_fu_524[6]_i_38_n_3 ),
        .I4(icmp_ln1594_1_reg_1662),
        .I5(\g_2_fu_524[6]_i_15_n_3 ),
        .O(\g_2_fu_524[2]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \g_2_fu_524[2]_i_7 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .O(\cmp2_i210_reg_1516_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h2022202200002022)) 
    \g_2_fu_524[2]_i_8 
       (.I0(\g_2_fu_524_reg[0]_0 ),
        .I1(\g_2_fu_524[2]_i_11_n_3 ),
        .I2(\g_2_fu_524[6]_i_19_n_3 ),
        .I3(g_reg_3619_pp0_iter10_reg[2]),
        .I4(\g_2_fu_524[2]_i_12_n_3 ),
        .I5(\g_2_fu_524[5]_i_15_n_3 ),
        .O(\g_2_fu_524[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0004000500000000)) 
    \g_2_fu_524[3]_i_10 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\g_reg_3619_reg[7]_1 [0]),
        .I2(\zonePlateVDelta_reg[0]_0 ),
        .I3(\g_reg_3619_reg[7]_1 [1]),
        .I4(\select_ln314_reg_3680_reg[7]_0 ),
        .I5(ap_enable_reg_pp0_iter11_reg_0),
        .O(\g_2_fu_524[3]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h77F777F7FFFF77F7)) 
    \g_2_fu_524[3]_i_11 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .I3(q0_reg_1),
        .I4(\g_reg_3619_reg[7]_1 [0]),
        .I5(\g_reg_3619_reg[7]_1 [1]),
        .O(\g_2_fu_524[3]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA800A8)) 
    \g_2_fu_524[3]_i_15 
       (.I0(\g_2_fu_524[6]_i_28_n_3 ),
        .I1(add_ln1259_2_fu_2459_p2[11]),
        .I2(add_ln1259_2_fu_2459_p2[16]),
        .I3(\g_2_fu_524[6]_i_30_n_3 ),
        .I4(add_ln1260_3_fu_2471_p2[11]),
        .I5(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .O(\g_2_fu_524[3]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_fu_524[3]_i_16 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [3]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[3]),
        .O(\add_ln1489_reg_1652_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAA2220)) 
    \g_2_fu_524[3]_i_17 
       (.I0(\rampVal_2_loc_1_fu_480[7]_i_3_n_3 ),
        .I1(\g_2_fu_524[6]_i_15_n_3 ),
        .I2(icmp_ln1594_1_reg_1662),
        .I3(\g_2_fu_524[6]_i_38_n_3 ),
        .I4(\rampVal_2_loc_1_fu_480[3]_i_3_n_3 ),
        .I5(\g_2_fu_524[0]_i_12 ),
        .O(\g_2_fu_524[3]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h0010100000001000)) 
    \g_2_fu_524[3]_i_19 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\bSerie_V_reg[0]__0_0 ),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(\g_reg_3619_reg[7]_1 [0]),
        .I4(\g_reg_3619_reg[7]_1 [1]),
        .I5(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .O(\g_2_fu_524[3]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004040400)) 
    \g_2_fu_524[3]_i_4 
       (.I0(\g_2_fu_524[3]_i_10_n_3 ),
        .I1(\g_2_fu_524_reg[7]_1 ),
        .I2(\g_2_fu_524_reg[6]_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .I4(\g_2_fu_524[3]_i_11_n_3 ),
        .I5(\g_2_fu_524[7]_i_18_n_3 ),
        .O(\g_2_fu_524[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2022202200002022)) 
    \g_2_fu_524[3]_i_7 
       (.I0(\g_2_fu_524_reg[0]_0 ),
        .I1(\g_2_fu_524[3]_i_15_n_3 ),
        .I2(\g_2_fu_524[6]_i_19_n_3 ),
        .I3(g_reg_3619_pp0_iter10_reg[3]),
        .I4(\add_ln1489_reg_1652_reg[3] ),
        .I5(\g_2_fu_524[5]_i_15_n_3 ),
        .O(\g_2_fu_524[3]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_fu_524[4]_i_13 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [4]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[4]),
        .O(\g_2_fu_524[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA800A8)) 
    \g_2_fu_524[4]_i_14 
       (.I0(\g_2_fu_524[6]_i_28_n_3 ),
        .I1(add_ln1259_2_fu_2459_p2[12]),
        .I2(add_ln1259_2_fu_2459_p2[16]),
        .I3(\g_2_fu_524[6]_i_30_n_3 ),
        .I4(ap_clk_0[1]),
        .I5(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .O(\g_2_fu_524[4]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h040404040000000C)) 
    \g_2_fu_524[4]_i_19 
       (.I0(\g_2_fu_524[0]_i_12 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[4]),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\g_2_fu_524[6]_i_38_n_3 ),
        .I4(icmp_ln1594_1_reg_1662),
        .I5(\g_2_fu_524[6]_i_15_n_3 ),
        .O(\g_2_fu_524[4]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \g_2_fu_524[4]_i_6 
       (.I0(\g_2_fu_524_reg[0]_0 ),
        .I1(\g_2_fu_524[6]_i_19_n_3 ),
        .I2(g_reg_3619_pp0_iter10_reg[4]),
        .I3(\g_2_fu_524[5]_i_15_n_3 ),
        .I4(\g_2_fu_524[4]_i_13_n_3 ),
        .I5(\g_2_fu_524[4]_i_14_n_3 ),
        .O(\g_2_fu_524[4]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \g_2_fu_524[5]_i_15 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(\hdata_flag_1_fu_500_reg[0]_0 ),
        .O(\g_2_fu_524[5]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h040404040000000C)) 
    \g_2_fu_524[5]_i_17 
       (.I0(\g_2_fu_524[0]_i_12 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[5]),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\g_2_fu_524[6]_i_38_n_3 ),
        .I4(icmp_ln1594_1_reg_1662),
        .I5(\g_2_fu_524[6]_i_15_n_3 ),
        .O(\g_2_fu_524[5]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[5]_i_18 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[13]),
        .I1(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [3]),
        .O(\g_2_fu_524[5]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[5]_i_19 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[12]),
        .I1(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [2]),
        .O(\g_2_fu_524[5]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[5]_i_20 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[11]),
        .I1(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [1]),
        .O(\g_2_fu_524[5]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[5]_i_21 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[10]),
        .I1(zext_ln1259_fu_2452_p1[10]),
        .O(\g_2_fu_524[5]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[5]_i_22 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[9]),
        .I1(zext_ln1259_fu_2452_p1[9]),
        .O(\g_2_fu_524[5]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[5]_i_23 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[8]),
        .I1(zext_ln1259_fu_2452_p1[8]),
        .O(\g_2_fu_524[5]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[5]_i_24 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[7]),
        .I1(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [0]),
        .O(\g_2_fu_524[5]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    \g_2_fu_524[5]_i_7 
       (.I0(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .I1(ap_clk_0[2]),
        .I2(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .I3(cmp6_i_reg_1531),
        .I4(add_ln1259_2_fu_2459_p2[16]),
        .I5(add_ln1259_2_fu_2459_p2[13]),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \g_2_fu_524[5]_i_9 
       (.I0(\g_2_fu_524[6]_i_19_n_3 ),
        .I1(g_reg_3619_pp0_iter10_reg[5]),
        .I2(\g_2_fu_524[5]_i_15_n_3 ),
        .I3(\hdata_new_1_fu_496_reg[7]_1 [5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[5]),
        .O(\g_reg_3619_pp0_iter10_reg_reg[5]__0_0 ));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    \g_2_fu_524[6]_i_14 
       (.I0(q0_reg_1),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(\g_reg_3619_reg[7]_1 [1]),
        .I4(\bSerie_V_reg[0]__0_0 ),
        .I5(\g_reg_3619_reg[7]_1 [0]),
        .O(\g_2_fu_524[6]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \g_2_fu_524[6]_i_15 
       (.I0(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .I1(icmp_reg_1577),
        .O(\g_2_fu_524[6]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \g_2_fu_524[6]_i_18 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[6]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(\hdata_new_1_fu_496_reg[7]_1 [6]),
        .I3(\hdata_flag_1_fu_500_reg[0]_0 ),
        .I4(\select_ln314_reg_3680_reg[7]_0 ),
        .O(\g_2_fu_524[6]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \g_2_fu_524[6]_i_19 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\g_reg_3619_reg[7]_0 ),
        .I4(\g_reg_3619_reg[7]_1 [1]),
        .I5(\g_reg_3619_reg[7]_1 [0]),
        .O(\g_2_fu_524[6]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA800A8)) 
    \g_2_fu_524[6]_i_20 
       (.I0(\g_2_fu_524[6]_i_28_n_3 ),
        .I1(add_ln1259_2_fu_2459_p2[14]),
        .I2(add_ln1259_2_fu_2459_p2[16]),
        .I3(\g_2_fu_524[6]_i_30_n_3 ),
        .I4(ap_clk_0[3]),
        .I5(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .O(\g_2_fu_524[6]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4FFFFFFFFFF)) 
    \g_2_fu_524[6]_i_25 
       (.I0(q0_reg_1),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(\bSerie_V_reg[0]__0_0 ),
        .I3(ap_enable_reg_pp0_iter11_reg_0),
        .I4(\g_reg_3619_reg[7]_1 [0]),
        .I5(\g_reg_3619_reg[7]_1 [1]),
        .O(\g_2_fu_524[6]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h040404040000000C)) 
    \g_2_fu_524[6]_i_26 
       (.I0(\g_2_fu_524[0]_i_12 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[6]),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\g_2_fu_524[6]_i_38_n_3 ),
        .I4(icmp_ln1594_1_reg_1662),
        .I5(\g_2_fu_524[6]_i_15_n_3 ),
        .O(\g_2_fu_524[6]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \g_2_fu_524[6]_i_28 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\g_reg_3619_reg[7]_1 [0]),
        .I2(\g_reg_3619_reg[7]_1 [1]),
        .I3(\g_reg_3619_reg[7]_0 ),
        .I4(\select_ln314_reg_3680_reg[7]_0 ),
        .I5(ap_enable_reg_pp0_iter11_reg_0),
        .O(\g_2_fu_524[6]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \g_2_fu_524[6]_i_30 
       (.I0(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .I1(cmp6_i_reg_1531),
        .O(\g_2_fu_524[6]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \g_2_fu_524[6]_i_38 
       (.I0(\g_2_fu_524[3]_i_17_0 ),
        .I1(icmp_ln1594_reg_1657),
        .O(\g_2_fu_524[6]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_fu_524[6]_i_39 
       (.I0(add_ln1259_1_reg_3675_pp0_iter10_reg[14]),
        .I1(\b_reg_3624_pp0_iter10_reg_reg[7]__0_0 [4]),
        .O(\g_2_fu_524[6]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'hAAAABBABAAAAAAAA)) 
    \g_2_fu_524[6]_i_5 
       (.I0(\g_2_fu_524_reg[3]_0 ),
        .I1(\g_2_fu_524[6]_i_18_n_3 ),
        .I2(g_reg_3619_pp0_iter10_reg[6]),
        .I3(\g_2_fu_524[6]_i_19_n_3 ),
        .I4(\g_2_fu_524[6]_i_20_n_3 ),
        .I5(\g_2_fu_524_reg[0]_0 ),
        .O(\g_2_fu_524[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \g_2_fu_524[7]_i_13 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\g_reg_3619_reg[7]_1 [0]),
        .I4(\g_reg_3619_reg[7]_1 [1]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .O(\g_2_fu_524[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \g_2_fu_524[7]_i_14 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\g_reg_3619_reg[7]_1 [0]),
        .I4(\g_reg_3619_reg[7]_1 [1]),
        .I5(\zonePlateVDelta_reg[0]_0 ),
        .O(\g_2_fu_524[7]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000400040004)) 
    \g_2_fu_524[7]_i_18 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(\select_ln314_reg_3680_reg[7]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .I4(\g_reg_3619_reg[7]_1 [1]),
        .I5(\g_reg_3619_reg[7]_1 [0]),
        .O(\g_2_fu_524[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4FFFFFFFFFFF)) 
    \g_2_fu_524[7]_i_20 
       (.I0(q0_reg_1),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(\g_reg_3619_reg[7]_1 [1]),
        .I4(\zonePlateVDelta_reg[0]_0 ),
        .I5(\g_reg_3619_reg[7]_1 [0]),
        .O(\g_2_fu_524[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    \g_2_fu_524[7]_i_22 
       (.I0(q0_reg_1),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(ap_enable_reg_pp0_iter11_reg_0),
        .I3(\g_reg_3619_reg[7]_1 [1]),
        .I4(\g_reg_3619_reg[7]_0 ),
        .I5(\g_reg_3619_reg[7]_1 [0]),
        .O(\g_2_fu_524[7]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \g_2_fu_524[7]_i_25 
       (.I0(\g_2_fu_524[6]_i_19_n_3 ),
        .I1(g_reg_3619_pp0_iter10_reg[7]),
        .I2(\select_ln314_reg_3680_reg[7]_0 ),
        .I3(\add_ln1489_reg_1652_reg[7] ),
        .I4(\hdata_flag_1_fu_500_reg[0]_0 ),
        .O(\g_2_fu_524[7]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA800A8)) 
    \g_2_fu_524[7]_i_26 
       (.I0(\g_2_fu_524[6]_i_28_n_3 ),
        .I1(add_ln1259_2_fu_2459_p2[15]),
        .I2(add_ln1259_2_fu_2459_p2[16]),
        .I3(\g_2_fu_524[6]_i_30_n_3 ),
        .I4(ap_clk_0[4]),
        .I5(\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .O(\g_2_fu_524[7]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \g_2_fu_524[7]_i_27 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .O(ap_enable_reg_pp0_iter11_reg_1));
  LUT5 #(
    .INIT(32'h77770070)) 
    \g_2_fu_524[7]_i_28 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I1(\g_2_fu_524[7]_i_19 [7]),
        .I2(\select_ln314_reg_3680_reg[7]_0 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[7]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\g_2_fu_524[7]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h60006FFF6FFF6000)) 
    \g_2_fu_524[7]_i_29 
       (.I0(\bSerie_V_reg[0]__0_n_3 ),
        .I1(\bSerie_V_reg[3]__0_n_3 ),
        .I2(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .I3(icmp_reg_1577),
        .I4(gSerie_V[0]),
        .I5(gSerie_V[3]),
        .O(\g_2_fu_524[7]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h0500050000000300)) 
    \g_2_fu_524[7]_i_31 
       (.I0(\g_2_fu_524[0]_i_12 ),
        .I1(\g_2_fu_524[6]_i_38_n_3 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[7]),
        .I4(icmp_ln1594_1_reg_1662),
        .I5(\g_2_fu_524[6]_i_15_n_3 ),
        .O(\g_2_fu_524[7]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h0200020000000200)) 
    \g_2_fu_524[7]_i_9 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\zonePlateVDelta_reg[0]_0 ),
        .I2(\g_reg_3619_reg[7]_1 [0]),
        .I3(\g_reg_3619_reg[7]_1 [1]),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(q0_reg_1),
        .O(\g_2_fu_524[7]_i_9_n_3 ));
  FDRE \g_2_fu_524_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(in[8]),
        .R(1'b0));
  FDRE \g_2_fu_524_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(in[9]),
        .R(1'b0));
  FDRE \g_2_fu_524_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(in[10]),
        .R(1'b0));
  FDRE \g_2_fu_524_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(grnYuv_U_n_5),
        .Q(in[11]),
        .R(1'b0));
  FDRE \g_2_fu_524_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(in[12]),
        .R(1'b0));
  FDRE \g_2_fu_524_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(in[13]),
        .R(1'b0));
  CARRY8 \g_2_fu_524_reg[5]_i_14 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_2_fu_524_reg[5]_i_14_n_3 ,\g_2_fu_524_reg[5]_i_14_n_4 ,\g_2_fu_524_reg[5]_i_14_n_5 ,\g_2_fu_524_reg[5]_i_14_n_6 ,\g_2_fu_524_reg[5]_i_14_n_7 ,\g_2_fu_524_reg[5]_i_14_n_8 ,\g_2_fu_524_reg[5]_i_14_n_9 ,\g_2_fu_524_reg[5]_i_14_n_10 }),
        .DI({add_ln1259_1_reg_3675_pp0_iter10_reg[13:7],1'b0}),
        .O({add_ln1259_2_fu_2459_p2[13:8],\NLW_g_2_fu_524_reg[5]_i_14_O_UNCONNECTED [1:0]}),
        .S({\g_2_fu_524[5]_i_18_n_3 ,\g_2_fu_524[5]_i_19_n_3 ,\g_2_fu_524[5]_i_20_n_3 ,\g_2_fu_524[5]_i_21_n_3 ,\g_2_fu_524[5]_i_22_n_3 ,\g_2_fu_524[5]_i_23_n_3 ,\g_2_fu_524[5]_i_24_n_3 ,add_ln1259_1_reg_3675_pp0_iter10_reg[6]}));
  FDRE \g_2_fu_524_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(in[14]),
        .R(1'b0));
  CARRY8 \g_2_fu_524_reg[6]_i_29 
       (.CI(\g_2_fu_524_reg[5]_i_14_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_g_2_fu_524_reg[6]_i_29_CO_UNCONNECTED [7:3],add_ln1259_2_fu_2459_p2[16],\NLW_g_2_fu_524_reg[6]_i_29_CO_UNCONNECTED [1],\g_2_fu_524_reg[6]_i_29_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1259_1_reg_3675_pp0_iter10_reg[14]}),
        .O({\NLW_g_2_fu_524_reg[6]_i_29_O_UNCONNECTED [7:2],add_ln1259_2_fu_2459_p2[15:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1259_1_reg_3675_pp0_iter10_reg[15],\g_2_fu_524[6]_i_39_n_3 }));
  FDRE \g_2_fu_524_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(in[15]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[0]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[1]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[2]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[3]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[4]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[5]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[6]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \g_reg_3619_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\g_reg_3619_pp0_iter9_reg_reg[7]_srl8_n_3 ),
        .Q(g_reg_3619_pp0_iter10_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[0]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[0]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[0]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[1]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[1]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[1]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[2]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[2]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[2]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[3]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[3]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[3]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[4]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[4]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[4]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[5]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[5]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[5]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[6]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[6]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[6]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter9_reg_reg[7]_srl8 " *) 
  SRL16E \g_reg_3619_pp0_iter9_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(g_reg_3619[7]),
        .Q(\g_reg_3619_pp0_iter9_reg_reg[7]_srl8_n_3 ));
  FDSE \g_reg_3619_reg[0] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q1_reg[0]),
        .Q(g_reg_3619[0]),
        .S(tpgSinTableArray_9bit_U_n_28));
  FDSE \g_reg_3619_reg[1] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q1_reg[1]),
        .Q(g_reg_3619[1]),
        .S(tpgSinTableArray_9bit_U_n_28));
  FDSE \g_reg_3619_reg[2] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q1_reg[2]),
        .Q(g_reg_3619[2]),
        .S(tpgSinTableArray_9bit_U_n_28));
  FDSE \g_reg_3619_reg[3] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q1_reg[3]),
        .Q(g_reg_3619[3]),
        .S(tpgSinTableArray_9bit_U_n_28));
  FDSE \g_reg_3619_reg[4] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q1_reg[4]),
        .Q(g_reg_3619[4]),
        .S(tpgSinTableArray_9bit_U_n_28));
  FDSE \g_reg_3619_reg[5] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q1_reg[5]),
        .Q(g_reg_3619[5]),
        .S(tpgSinTableArray_9bit_U_n_28));
  FDSE \g_reg_3619_reg[6] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q1_reg[6]),
        .Q(g_reg_3619[6]),
        .S(tpgSinTableArray_9bit_U_n_28));
  FDSE \g_reg_3619_reg[7] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(xor_ln1241_fu_1545_p2),
        .Q(g_reg_3619[7]),
        .S(tpgSinTableArray_9bit_U_n_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv grnYuv_U
       (.D(grnYuv_U_n_5),
        .E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .\g_2_fu_524[0]_i_3 (\hBarSel_4_loc_1_fu_504_reg[0]_1 ),
        .\g_2_fu_524[0]_i_3_0 (\q0_reg[7]_0 ),
        .\g_2_fu_524[0]_i_3_1 (ap_enable_reg_pp0_iter12_reg_1),
        .\g_2_fu_524[0]_i_3_2 (ap_enable_reg_pp0_iter11_reg_1),
        .\g_2_fu_524_reg[2] (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[2]_0 (\g_2_fu_524_reg[2]_0 ),
        .\g_2_fu_524_reg[2]_1 (\g_2_fu_524_reg[2]_1 ),
        .\g_2_fu_524_reg[2]_2 (\cmp2_i210_reg_1516_reg[0]_2 ),
        .\g_2_fu_524_reg[2]_3 (bluYuv_U_n_3),
        .\g_2_fu_524_reg[3] (grp_tpgPatternDPColorSquare_fu_1155_n_7),
        .\g_2_fu_524_reg[3]_0 (\g_2_fu_524[3]_i_4_n_3 ),
        .\g_2_fu_524_reg[3]_1 (flow_control_loop_pipe_sequential_init_U_n_45),
        .\g_2_fu_524_reg[3]_10 (\g_2_fu_524[7]_i_13_n_3 ),
        .\g_2_fu_524_reg[3]_2 (flow_control_loop_pipe_sequential_init_U_n_96),
        .\g_2_fu_524_reg[3]_3 (\g_2_fu_524_reg[6]_1 ),
        .\g_2_fu_524_reg[3]_4 (\g_2_fu_524[7]_i_14_n_3 ),
        .\g_2_fu_524_reg[3]_5 (tpgBarSelYuv_v_U_n_11),
        .\g_2_fu_524_reg[3]_6 (\g_2_fu_524_reg[3]_1 ),
        .\g_2_fu_524_reg[3]_7 (tpgBarSelYuv_y_U_n_6),
        .\g_2_fu_524_reg[3]_8 (\g_2_fu_524_reg[3]_2 ),
        .\g_2_fu_524_reg[3]_9 (bluYuv_U_n_4),
        .\q0_reg[4]_0 (grnYuv_U_n_4),
        .\q0_reg[4]_1 (grnYuv_U_n_8),
        .\q0_reg[4]_2 (\q0_reg[4]_0 ),
        .\q0_reg[7]_0 (grnYuv_U_n_3),
        .\q0_reg[7]_1 (grnYuv_U_n_6),
        .\q0_reg[7]_2 (grnYuv_U_n_7),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1669
       (.B(ap_return),
        .D(d),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_1198
       (.E(E),
        .Q(gSerie_V[27:21]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bSerie_V_reg[24] (grp_tpgPatternCheckerBoard_fu_1198_n_18),
        .\bSerie_V_reg[25] (\bSerie_V_reg[25]_0 ),
        .\bSerie_V_reg[26] (\bSerie_V_reg[26]_0 ),
        .\bSerie_V_reg[27] (\bSerie_V_reg[27]_0 ),
        .\cmp2_i210_reg_1516_reg[0] (\cmp2_i210_reg_1516_reg[0]_0 ),
        .\cmp2_i210_reg_1516_reg[0]_0 (grp_tpgPatternCheckerBoard_fu_1198_n_12),
        .\cmp2_i210_reg_1516_reg[0]_1 (grp_tpgPatternCheckerBoard_fu_1198_n_13),
        .\cmp2_i210_reg_1516_reg[0]_2 (grp_tpgPatternCheckerBoard_fu_1198_n_14),
        .\cmp46_reg_552_pp0_iter1_reg_reg[0]_0 (grp_tpgPatternCheckerBoard_fu_1198_n_8),
        .\cmp46_reg_552_reg[0]_0 (\cmp50_reg_546_reg[0] ),
        .\gSerie_V_reg[21] (grp_tpgPatternCheckerBoard_fu_1198_n_9),
        .\gSerie_V_reg[22] (grp_tpgPatternCheckerBoard_fu_1198_n_3),
        .\gSerie_V_reg[26] (grp_tpgPatternCheckerBoard_fu_1198_n_6),
        .\gSerie_V_reg[27] (grp_tpgPatternCheckerBoard_fu_1198_n_7),
        .\g_2_fu_524[0]_i_2 (grp_tpgPatternDPColorSquare_fu_1155_n_26),
        .\g_2_fu_524[1]_i_2 (grp_tpgPatternDPColorSquare_fu_1155_n_5),
        .\g_2_fu_524[1]_i_6 (\g_2_fu_524[1]_i_6 ),
        .\g_2_fu_524[2]_i_3 (grp_tpgPatternDPColorSquare_fu_1155_n_6),
        .\g_2_fu_524[3]_i_8 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[4]_i_2 (grp_tpgPatternDPColorSquare_fu_1155_n_8),
        .\g_2_fu_524[7]_i_10 (\g_2_fu_524[7]_i_10_0 ),
        .\g_2_fu_524[7]_i_10_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ),
        .\g_2_fu_524[7]_i_10_1 (\g_2_fu_524[7]_i_29_n_3 ),
        .\g_2_fu_524[7]_i_2 (grp_tpgPatternDPColorSquare_fu_1155_n_11),
        .\g_2_fu_524[7]_i_2_0 (\g_2_fu_524_reg[0]_0 ),
        .\g_2_fu_524[7]_i_2_1 (\g_2_fu_524[7]_i_25_n_3 ),
        .\g_2_fu_524[7]_i_2_2 (\g_2_fu_524[7]_i_26_n_3 ),
        .\g_2_fu_524_reg[2] (\g_2_fu_524_reg[3]_0 ),
        .\g_2_fu_524_reg[2]_0 (\g_2_fu_524[2]_i_8_n_3 ),
        .\g_2_fu_524_reg[2]_1 (mul_mul_20s_8ns_28_4_1_U61_n_15),
        .\g_2_fu_524_reg[4] (\g_2_fu_524[7]_i_9_n_3 ),
        .\g_2_fu_524_reg[4]_0 (grp_tpgPatternCrossHatch_fu_1229_n_22),
        .\g_2_fu_524_reg[4]_1 (\g_2_fu_524[4]_i_6_n_3 ),
        .\g_2_fu_524_reg[4]_2 (mul_mul_20s_8ns_28_4_1_U61_n_17),
        .\g_2_fu_524_reg[5] (grp_tpgPatternDPColorSquare_fu_1155_n_9),
        .\g_2_fu_524_reg[6] (\g_2_fu_524[6]_i_14_n_3 ),
        .\g_2_fu_524_reg[6]_0 (\g_2_fu_524[6]_i_15_n_3 ),
        .\g_2_fu_524_reg[6]_1 (data18[6:0]),
        .\g_2_fu_524_reg[6]_2 (grp_tpgPatternDPColorSquare_fu_1155_n_10),
        .\hBarSel_3_reg[0]_0 (\yCount_V_reg[9] ),
        .\hBarSel_3_reg[0]_i_2_0 (\hBarSel_3_reg[0]_i_2 ),
        .\int_bckgndId_reg[0] (grp_tpgPatternCheckerBoard_fu_1198_n_4),
        .\int_bckgndId_reg[0]_0 (grp_tpgPatternCheckerBoard_fu_1198_n_5),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (\hdata_loc_1_fu_492[1]_i_2_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_5 (ap_enable_reg_pp0_iter11_reg_0),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 (\g_reg_3619_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 (\g_reg_3619_reg[7]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[1]_i_2 (\g_2_fu_524[1]_i_13_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_2 (\g_2_fu_524[2]_i_12_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 (\add_ln1489_reg_1652_reg[3] ),
        .\outpix_0_2_0_0_0_load376_fu_528[4]_i_2 (\g_2_fu_524[4]_i_13_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[5]_i_11_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 (\select_ln314_reg_3680_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 (\add_ln1489_reg_1652_reg[6] ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 (\bSerie_V_reg[0]__0_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 (\bSerie_V_reg[3]__0_n_3 ),
        .\q0_reg[1] (\q0_reg[1]_1 ),
        .\q0_reg[1]_0 (\q0_reg[1]_7 ),
        .\q0_reg[1]_1 (q0_reg_1),
        .\q0_reg[1]_2 (ap_enable_reg_pp0_iter12_reg_0),
        .\vBarSel_2_reg[0]_0 (ap_enable_reg_pp0_iter12_reg_1),
        .\vBarSel_2_reg[0]_1 (\yCount_V_reg[9]_0 ),
        .\vBarSel_2_reg[0]_2 (\vBarSel_2_reg[0] ),
        .\xCount_V_3_reg[7]_0 (\xCount_V_reg[7] ),
        .\xCount_V_3_reg[7]_1 (\xCount_V_reg[7]_0 ),
        .\xCount_V_3_reg[7]_2 (\xCount_V_reg[7]_1 ),
        .\xCount_V_3_reg[9]_0 (\xCount_V_reg[9] ),
        .\xCount_V_3_reg[9]_1 (\xCount_V_reg[9]_0 ),
        .\yCount_V_3_reg[9]_i_4 (\yCount_V_3_reg[9]_i_4 ),
        .\yCount_V_3_reg[9]_i_4_0 (\yCount_V_3_reg[9]_i_4_0 ),
        .\yCount_V_3_reg[9]_i_4_1 (\yCount_V_3_reg[9]_i_4_1 ),
        .\yCount_V_3_reg[9]_i_7 (\yCount_V_3_reg[9]_i_7 ),
        .\yCount_V_3_reg[9]_i_7_0 (\yCount_V_3_reg[9]_i_7_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_1),
        .Q(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1229
       (.CO(CO),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg_1),
        .ap_enable_reg_pp0_iter12_reg_0(grp_tpgPatternCrossHatch_fu_1229_n_20),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 (grp_tpgPatternCrossHatch_fu_1229_n_25),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 (grp_tpgPatternCrossHatch_fu_1229_n_26),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 (\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 (q0_reg_1),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 (ap_enable_reg_pp0_iter12_reg_0),
        .\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 (grp_tpgPatternCrossHatch_fu_1229_n_21),
        .\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_1 (grp_tpgPatternCrossHatch_fu_1229_n_22),
        .\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6]_0 (\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp2_i210_reg_1516_reg[0] (grp_tpgPatternCrossHatch_fu_1229_n_18),
        .\cmp57_reg_560_pp0_iter1_reg_reg[0]_0 (\cmp57_reg_560_pp0_iter1_reg_reg[0] ),
        .\cmp57_reg_560_reg[0]_0 (\cmp57_reg_560_reg[0] ),
        .\cmp57_reg_560_reg[0]_1 (\cmp57_reg_560_reg[0]_0 ),
        .\conv_i_reg_584_reg[7]_0 (\conv_i_reg_584_reg[7] ),
        .\d_read_reg_22_reg[9] (\d_read_reg_22_reg[9] ),
        .\g_2_fu_524[0]_i_2 (mul_mul_20s_8ns_28_4_1_U61_n_14),
        .\g_2_fu_524[0]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .\g_2_fu_524[0]_i_2_1 (grp_tpgPatternTartanColorBars_fu_1248_n_12),
        .\g_2_fu_524[2]_i_3 (\g_2_fu_524[7]_i_20_n_3 ),
        .\g_2_fu_524[6]_i_3 (\g_2_fu_524[7]_i_22_n_3 ),
        .\g_2_fu_524_reg[5] (\g_2_fu_524_reg[5]_1 ),
        .\g_2_fu_524_reg[7] (\g_2_fu_524[7]_i_9_n_3 ),
        .\g_2_fu_524_reg[7]_0 (mul_mul_20s_8ns_28_4_1_U61_n_12),
        .\g_2_fu_524_reg[7]_1 (\select_ln314_reg_3680_reg[7]_0 ),
        .\g_2_fu_524_reg[7]_2 (grp_tpgPatternCheckerBoard_fu_1198_n_8),
        .grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_0),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_return_1({grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[7],grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[5:4]}),
        .\icmp_ln1405_1_reg_549[0]_i_2_0 (\x_4_reg_3544_pp0_iter8_reg_reg[6]__0_0 ),
        .\icmp_ln1405_1_reg_549[0]_i_2_1 (\x_4_reg_3544_pp0_iter8_reg_reg[8]__0_0 ),
        .\icmp_ln1405_1_reg_549[0]_i_2_2 (\x_4_reg_3544_pp0_iter8_reg_reg[7]__0_0 ),
        .\icmp_ln1405_1_reg_549[0]_i_3_0 (\x_4_reg_3544_pp0_iter8_reg_reg[3]__0_0 ),
        .\icmp_ln1405_1_reg_549[0]_i_3_1 (\x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ),
        .\icmp_ln1405_1_reg_549[0]_i_3_2 (x_4_reg_3544_pp0_iter8_reg[0]),
        .\icmp_ln1405_1_reg_549[0]_i_3_3 (x_4_reg_3544_pp0_iter8_reg[1]),
        .\icmp_ln1405_1_reg_549[0]_i_3_4 (\x_4_reg_3544_pp0_iter8_reg_reg[5]__0_0 ),
        .\icmp_ln1405_1_reg_549[0]_i_3_5 (\x_4_reg_3544_pp0_iter8_reg_reg[4]__0_0 ),
        .\icmp_ln1405_1_reg_549_reg[0]_0 (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_1 ),
        .\icmp_ln1405_1_reg_549_reg[0]_1 (\x_4_reg_3544_pp0_iter8_reg_reg[14]__0_0 ),
        .\icmp_ln1405_1_reg_549_reg[0]_2 (\x_4_reg_3544_pp0_iter8_reg_reg[12]__0_0 ),
        .\icmp_ln1405_1_reg_549_reg[0]_3 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0_0 ),
        .\icmp_ln1405_1_reg_549_reg[0]_4 (\x_4_reg_3544_pp0_iter8_reg_reg[9]__0_0 ),
        .\icmp_ln1405_1_reg_549_reg[0]_5 (\x_4_reg_3544_pp0_iter8_reg_reg[11]__0_0 ),
        .\icmp_ln1405_1_reg_549_reg[0]_6 (\x_4_reg_3544_pp0_iter8_reg_reg[10]__0_0 ),
        .internal_full_n_reg(grp_tpgPatternCrossHatch_fu_1229_n_23),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 (ap_enable_reg_pp0_iter11_reg_0),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_8_0 (\g_reg_3619_reg[7]_1 [1]),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_8_1 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_12_0 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_15_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_12_1 (\zonePlateVDelta_reg[0]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ),
        .\vHatch[0]_i_3 (\vHatch[0]_i_3 ),
        .\vHatch[0]_i_3_0 (\vHatch[0]_i_3_0 ),
        .\vHatch_reg[0]_0 (\vHatch_reg[0] ),
        .\vHatch_reg[0]_1 (\vHatch_reg[0]_0 ),
        .\vHatch_reg[0]_i_6 (\vHatch_reg[0]_i_6 ),
        .\xCount_V_2_reg[0]_0 (\xCount_V_2_reg[0] ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[9]_0 (\yCount_V_2_reg[9] ),
        .\y_3_reg_1597_reg[0] (\y_3_reg_1597_reg[0] ),
        .\y_3_reg_1597_reg[13] (\y_3_reg_1597_reg[13] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg_1),
        .Q(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_1155
       (.D(grp_tpgPatternDPColorSquare_fu_1155_n_27),
        .E(E),
        .Q({Q[14:5],Q[3:0]}),
        .and_ln1759_fu_509_p2(and_ln1759_fu_509_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11_reg(grp_tpgPatternDPColorSquare_fu_1155_n_12),
        .ap_enable_reg_pp0_iter11_reg_0(grp_tpgPatternDPColorSquare_fu_1155_n_13),
        .ap_enable_reg_pp0_iter11_reg_1(grp_tpgPatternDPColorSquare_fu_1155_n_14),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp106_reg_787_reg[0]_0 (\cmp106_reg_787_reg[0] ),
        .\cmp106_reg_787_reg[0]_1 (\cmp106_reg_787_reg[0]_0 ),
        .\cmp41_reg_780_reg[0]_0 (\cmp41_reg_780_reg[0] ),
        .\cmp41_reg_780_reg[0]_1 (\cmp41_reg_780_reg[0]_0 ),
        .\empty_65_reg_808_reg[0]_0 (\empty_65_reg_808_reg[0] ),
        .\empty_65_reg_808_reg[0]_1 (\empty_65_reg_808_reg[0]_0 ),
        .\g_2_fu_524[0]_i_6 (\g_2_fu_524[0]_i_14_n_3 ),
        .\g_2_fu_524[1]_i_6 (\g_2_fu_524[1]_i_17_n_3 ),
        .\g_2_fu_524[2]_i_9 (\g_2_fu_524[2]_i_15_n_3 ),
        .\g_2_fu_524[3]_i_2 (\g_2_fu_524[3]_i_17_n_3 ),
        .\g_2_fu_524[3]_i_2_0 (\g_2_fu_524[3]_i_19_n_3 ),
        .\g_2_fu_524[3]_i_2_1 (grp_tpgPatternCheckerBoard_fu_1198_n_18),
        .\g_2_fu_524[3]_i_2_2 (\g_2_fu_524[3]_i_2 ),
        .\g_2_fu_524[3]_i_8 (\g_2_fu_524[6]_i_25_n_3 ),
        .\g_2_fu_524[4]_i_7 (\g_2_fu_524[4]_i_19_n_3 ),
        .\g_2_fu_524[5]_i_3 (\rampVal_2_loc_1_fu_480[7]_i_3_n_3 ),
        .\g_2_fu_524[5]_i_3_0 (\g_2_fu_524[5]_i_17_n_3 ),
        .\g_2_fu_524[6]_i_4 (\g_2_fu_524[6]_i_26_n_3 ),
        .\g_2_fu_524[7]_i_10 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .\g_2_fu_524[7]_i_10_0 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[7]_i_10_1 (\g_2_fu_524[7]_i_31_n_3 ),
        .\g_2_fu_524_reg[3] (\g_2_fu_524[3]_i_7_n_3 ),
        .\g_2_fu_524_reg[3]_0 (\g_2_fu_524_reg[3]_0 ),
        .\g_2_fu_524_reg[3]_1 (\g_2_fu_524[7]_i_9_n_3 ),
        .\g_2_fu_524_reg[3]_2 (\cmp2_i210_reg_1516_reg[0] ),
        .\g_2_fu_524_reg[3]_3 (grp_tpgPatternCrossHatch_fu_1229_n_23),
        .\g_reg_3619_pp0_iter10_reg_reg[3]__0 (grp_tpgPatternDPColorSquare_fu_1155_n_7),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_6 ),
        .\or_ln1594_reg_1667_reg[0] (\or_ln1594_reg_1667_reg[0] ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 (\outpix_0_0_0_0_0_load368_fu_520[6]_i_20_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 (grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 (\g_2_fu_524[3]_i_8 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7] (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_8_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 (flow_control_loop_pipe_sequential_init_U_n_46),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 [7]),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 (mul_mul_20s_8ns_28_4_1_U61_n_12),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 (grp_tpgPatternTartanColorBars_fu_1248_n_7),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (\rampVal_2_flag_1_fu_488_reg[0]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 (\g_2_fu_524[0]_i_12 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_10_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[1]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[1]_i_8_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_15_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1] (grp_tpgPatternCheckerBoard_fu_1198_n_12),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 (mac_muladd_8ns_6s_16s_16_4_1_U60_n_12),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2] (grp_tpgPatternCheckerBoard_fu_1198_n_13),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 (mac_muladd_8ns_6s_16s_16_4_1_U60_n_13),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3] (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 (grp_tpgPatternCheckerBoard_fu_1198_n_14),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 (mac_muladd_8ns_6s_16s_16_4_1_U60_n_14),
        .\q0[2]_i_4 (\x_4_reg_3544_pp0_iter8_reg_reg[3]__0_0 ),
        .\q0[2]_i_4_0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0_0 ),
        .\q0[2]_i_4_1 (\x_4_reg_3544_pp0_iter8_reg_reg[7]__0_0 ),
        .\q0[2]_i_4_2 (\x_4_reg_3544_pp0_iter8_reg_reg[10]__0_0 ),
        .\q0[2]_i_4_3 (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_1 ),
        .\q0[2]_i_4_4 (x_4_reg_3544_pp0_iter8_reg[0]),
        .\q0[2]_i_4_5 (\x_4_reg_3544_pp0_iter8_reg_reg[9]__0_0 ),
        .\q0[2]_i_4_6 (\x_4_reg_3544_pp0_iter8_reg_reg[5]__0_0 ),
        .\q0[2]_i_7 (\x_4_reg_3544_pp0_iter8_reg_reg[14]__0_0 ),
        .\q0[2]_i_7_0 (\x_4_reg_3544_pp0_iter8_reg_reg[11]__0_0 ),
        .\q0[2]_i_7_1 (\x_4_reg_3544_pp0_iter8_reg_reg[6]__0_0 ),
        .\q0[2]_i_7_2 (x_4_reg_3544_pp0_iter8_reg[1]),
        .\q0_reg[0] (ap_enable_reg_pp0_iter12_reg_0),
        .\q0_reg[0]_0 (q0_reg_1),
        .\q0_reg[1] (\x_4_reg_3544_pp0_iter8_reg_reg[8]__0_0 ),
        .\q0_reg[1]_0 (\x_4_reg_3544_pp0_iter8_reg_reg[4]__0_0 ),
        .\q0_reg[1]_1 (\x_4_reg_3544_pp0_iter8_reg_reg[12]__0_0 ),
        .\q0_reg[1]_2 (\x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ),
        .\q0_reg[6] (q0_reg_6_sn_1),
        .\q0_reg[7] (\q0_reg[7]_1 ),
        .rSerie_V({rSerie_V[3],rSerie_V[0]}),
        .\rampVal_2_loc_1_fu_480_reg[2] (grp_tpgPatternDPColorSquare_fu_1155_n_24),
        .\rampVal_2_loc_1_fu_480_reg[5] (\rampVal_2_loc_1_fu_480_reg[5]_0 ),
        .sel_tmp2_fu_527_p2(sel_tmp2_fu_527_p2),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (grp_tpgPatternDPColorSquare_fu_1155_n_5),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 (grp_tpgPatternDPColorSquare_fu_1155_n_6),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 (grp_tpgPatternDPColorSquare_fu_1155_n_8),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_2 (grp_tpgPatternDPColorSquare_fu_1155_n_9),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_3 (grp_tpgPatternDPColorSquare_fu_1155_n_10),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_4 (grp_tpgPatternDPColorSquare_fu_1155_n_11),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_5 (grp_tpgPatternDPColorSquare_fu_1155_n_26),
        .\vBarSel_1_reg[0]_0 (ap_enable_reg_pp0_iter12_reg_1),
        .\vBarSel_1_reg[0]_1 (\vBarSel_1_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg_reg_0),
        .Q(grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1248
       (.E(E),
        .Q(rSerie_V[23]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp2_i210_reg_1516_reg[0] (grp_tpgPatternTartanColorBars_fu_1248_n_14),
        .\cmp50_reg_546_reg[0]_0 (\cmp50_reg_546_reg[0] ),
        .cmp71_fu_364_p2(cmp71_fu_364_p2),
        .\g_2_fu_524[4]_i_8 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .\g_2_fu_524_reg[6] (\g_2_fu_524[3]_i_4_n_3 ),
        .\g_2_fu_524_reg[6]_0 (\cmp2_i210_reg_1516_reg[0]_1 ),
        .\g_2_fu_524_reg[6]_1 (\g_2_fu_524[7]_i_9_n_3 ),
        .\g_2_fu_524_reg[6]_2 (grp_tpgPatternCrossHatch_fu_1229_n_21),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_return_1({grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[7],grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[5:4]}),
        .\hBarSel_reg[2]_i_3_0 (\hBarSel_3_reg[0]_i_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520[1]_i_3 (mul_mul_20s_8ns_28_4_1_U61_n_13),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 (mul_mul_20s_8ns_28_4_1_U61_n_7),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_2 (grp_tpgPatternCrossHatch_fu_1229_n_25),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_4 (grp_tpgPatternCrossHatch_fu_1229_n_26),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2] (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 (grp_tpgPatternDPColorSquare_fu_1155_n_24),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_3 (mul_mul_20s_8ns_28_4_1_U61_n_14),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 (\g_2_fu_524_reg[5]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 (tpgBarSelYuv_v_U_n_4),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4] (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 (\outpix_0_2_0_0_0_load376_fu_528[4]_i_8_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 (mul_mul_20s_8ns_28_4_1_U61_n_17),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 (tpgBarSelYuv_v_U_n_6),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 (\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ),
        .\q0_reg[0] (grp_tpgPatternTartanColorBars_fu_1248_n_9),
        .\q0_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1248_n_12),
        .\q0_reg[1] (q0_reg_1_sn_1),
        .\q0_reg[1]_0 (\q0_reg[1]_2 ),
        .\q0_reg[1]_1 (grp_tpgPatternTartanColorBars_fu_1248_n_7),
        .\q0_reg[1]_2 (grp_tpgPatternTartanColorBars_fu_1248_n_8),
        .\q0_reg[1]_3 (\q0_reg[1]_4 ),
        .\q0_reg[1]_4 (\q0_reg[1]_5 ),
        .\q0_reg[1]_5 (\q0_reg[1]_6 ),
        .\q0_reg[2] (ap_enable_reg_pp0_iter12_reg_0),
        .\q0_reg[2]_0 (q0_reg_1),
        .\q0_reg[3] (q0_reg_3_sn_1),
        .\q0_reg[4] (grp_tpgPatternTartanColorBars_fu_1248_n_15),
        .\q0_reg[6] (grp_tpgPatternTartanColorBars_fu_1248_n_5),
        .\q0_reg[7] (grp_tpgPatternTartanColorBars_fu_1248_n_17),
        .\rSerie_V_reg[23] (grp_tpgPatternTartanColorBars_fu_1248_n_4),
        .\vBarSel_reg[2]_i_4 (\yCount_V_3_reg[9]_i_4 ),
        .\vBarSel_reg[2]_i_4_0 (\yCount_V_3_reg[9]_i_4_0 ),
        .\vBarSel_reg[2]_i_4_1 (\yCount_V_3_reg[9]_i_4_1 ),
        .\vBarSel_reg[2]_i_5 (\yCount_V_3_reg[9]_i_7 ),
        .\vBarSel_reg[2]_i_5_0 (\yCount_V_3_reg[9]_i_7_0 ),
        .\xCount_V_reg[7]_0 (\xCount_V_reg[7] ),
        .\xCount_V_reg[7]_1 (\xCount_V_reg[7]_0 ),
        .\xCount_V_reg[7]_2 (\xCount_V_reg[7]_1 ),
        .\xCount_V_reg[9]_0 (\xCount_V_reg[9] ),
        .\xCount_V_reg[9]_1 (\xCount_V_reg[9]_0 ),
        .\yCount_V_reg[9]_0 (\yCount_V_reg[9] ),
        .\yCount_V_reg[9]_1 (\yCount_V_reg[9]_0 ),
        .\yCount_V_reg[9]_2 (\yCount_V_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg_reg_0),
        .Q(grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \hBarSel_2[0]_i_1 
       (.I0(\hBarSel_4_loc_1_fu_504_reg[0]_0 ),
        .I1(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ),
        .I2(\hBarSel_4_loc_1_fu_504_reg[2]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \hBarSel_2[1]_i_1 
       (.I0(\hBarSel_4_loc_1_fu_504_reg[2]_3 [0]),
        .I1(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ),
        .I2(\hBarSel_4_loc_1_fu_504_reg[2]_0 [1]),
        .I3(\hBarSel_4_loc_1_fu_504_reg[2]_0 [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    \hBarSel_2[2]_i_1 
       (.I0(\rampVal_2_flag_0_reg_502_reg[0] [0]),
        .I1(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ),
        .I2(icmp_ln1057_reg_3645_pp0_iter8_reg),
        .I3(ap_enable_reg_pp0_iter9_reg_0),
        .I4(ap_enable_reg_pp0_iter12_reg_1),
        .I5(\hBarSel_4_loc_1_fu_504_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_2[2]_i_2 
       (.I0(\hBarSel_4_loc_1_fu_504_reg[2]_3 [1]),
        .I1(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ),
        .I2(\hBarSel_4_loc_1_fu_504_reg[2]_0 [2]),
        .I3(\hBarSel_4_loc_1_fu_504_reg[2]_0 [1]),
        .I4(\hBarSel_4_loc_1_fu_504_reg[2]_0 [0]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hBarSel_4_loc_0_fu_356[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hBarSel_4_loc_0_fu_356_reg[2] [0]),
        .I3(\hBarSel_4_loc_1_fu_504_reg[2]_0 [0]),
        .O(\hBarSel_2_reg[2] [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hBarSel_4_loc_0_fu_356[1]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hBarSel_4_loc_0_fu_356_reg[2] [1]),
        .I3(\hBarSel_4_loc_1_fu_504_reg[2]_0 [1]),
        .O(\hBarSel_2_reg[2] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hBarSel_4_loc_0_fu_356[2]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hBarSel_4_loc_0_fu_356_reg[2] [2]),
        .I3(\hBarSel_4_loc_1_fu_504_reg[2]_0 [2]),
        .O(\hBarSel_2_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \hBarSel_4_loc_1_fu_504[2]_i_4 
       (.I0(\hBarSel_4_loc_1_fu_504_reg[2]_0 [2]),
        .I1(\hBarSel_4_loc_1_fu_504_reg[2]_0 [1]),
        .I2(\hBarSel_4_loc_1_fu_504_reg[2]_0 [0]),
        .O(\hBarSel_4_loc_1_fu_504[2]_i_4_n_3 ));
  FDRE \hBarSel_4_loc_1_fu_504_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_4_loc_1_fu_504),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\hBarSel_4_loc_1_fu_504_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_1_fu_504_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_4_loc_1_fu_504),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\hBarSel_4_loc_1_fu_504_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_1_fu_504_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_4_loc_1_fu_504),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\hBarSel_4_loc_1_fu_504_reg[2]_0 [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdata_flag_0_reg_490[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_502_reg[0] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_flag_1_out),
        .O(hdata_flag_0_reg_490));
  FDRE \hdata_flag_1_fu_500_reg[0] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_flag_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[0]),
        .O(\hdata_reg[7] [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[1]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[1]),
        .O(\hdata_reg[7] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[2]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[2]),
        .O(\hdata_reg[7] [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[3]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[3]),
        .O(\hdata_reg[7] [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[4]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[4]),
        .O(\hdata_reg[7] [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[5]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[5]),
        .O(\hdata_reg[7] [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[6]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[6]),
        .O(\hdata_reg[7] [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \hdata_loc_0_fu_348[7]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\hdata_loc_0_fu_348_reg[7] [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[7]),
        .O(\hdata_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_loc_1_fu_492[1]_i_2 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [0]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[0]),
        .O(\hdata_loc_1_fu_492[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \hdata_loc_1_fu_492[2]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[0]),
        .I1(\hdata_new_1_fu_496_reg[7]_1 [0]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[1]),
        .I3(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I4(\hdata_new_1_fu_496_reg[7]_1 [1]),
        .O(\hdata_loc_1_fu_492[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_loc_1_fu_492[3]_i_2 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[1]),
        .I2(\hdata_loc_1_fu_492[1]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[2]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_new_1_fu_496_reg[7]_1 [2]),
        .O(\hdata_loc_1_fu_492[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_loc_1_fu_492[4]_i_2 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[2]),
        .I2(\hdata_loc_1_fu_492[2]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[3]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_new_1_fu_496_reg[7]_1 [3]),
        .O(\hdata_loc_1_fu_492[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_loc_1_fu_492[5]_i_2 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[3]),
        .I2(\hdata_loc_1_fu_492[3]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[4]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_new_1_fu_496_reg[7]_1 [4]),
        .O(\hdata_loc_1_fu_492[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_loc_1_fu_492[6]_i_2 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[4]),
        .I2(\hdata_loc_1_fu_492[4]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_new_1_fu_496_reg[7]_1 [5]),
        .O(\hdata_loc_1_fu_492[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_loc_1_fu_492[7]_i_3 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[6]),
        .I2(\hdata_loc_1_fu_492[6]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[7]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\hdata_new_1_fu_496_reg[7]_1 [7]),
        .O(\hdata_loc_1_fu_492[7]_i_3_n_3 ));
  FDRE \hdata_loc_1_fu_492_reg[0] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[0]),
        .R(1'b0));
  FDRE \hdata_loc_1_fu_492_reg[1] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[1]),
        .R(1'b0));
  FDRE \hdata_loc_1_fu_492_reg[2] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[2]),
        .R(1'b0));
  FDRE \hdata_loc_1_fu_492_reg[3] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[3]),
        .R(1'b0));
  FDRE \hdata_loc_1_fu_492_reg[4] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[4]),
        .R(1'b0));
  FDRE \hdata_loc_1_fu_492_reg[5] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[5]),
        .R(1'b0));
  FDRE \hdata_loc_1_fu_492_reg[6] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[6]),
        .R(1'b0));
  FDRE \hdata_loc_1_fu_492_reg[7] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[7]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[0] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[1] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[2] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[3] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[4] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[5] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[6] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \hdata_new_1_fu_496_reg[7] 
       (.C(ap_clk),
        .CE(hdata_loc_1_fu_492),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(\hdata_new_1_fu_496_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \icmp_ln1028_reg_3575_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1028_reg_3575_pp0_iter9_reg),
        .Q(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575_pp0_iter7_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln1028_reg_3575_pp0_iter7_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(icmp_ln1028_reg_3575),
        .Q(\icmp_ln1028_reg_3575_pp0_iter7_reg_reg[0]_srl7_n_3 ));
  FDRE \icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1028_reg_3575_pp0_iter7_reg_reg[0]_srl7_n_3 ),
        .Q(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \icmp_ln1028_reg_3575_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0_0 ),
        .Q(icmp_ln1028_reg_3575_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln1028_reg_3575_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1028_fu_1417_p2),
        .Q(icmp_ln1028_reg_3575),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1051_reg_3609[0]_i_3 
       (.I0(\icmp_ln1051_reg_3609[0]_i_4_n_3 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(\icmp_ln1051_reg_3609[0]_i_5_n_3 ),
        .O(\icmp_ln1051_reg_3609[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1051_reg_3609[0]_i_4 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[1]),
        .O(\icmp_ln1051_reg_3609[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1051_reg_3609[0]_i_5 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[4]),
        .I3(Q[15]),
        .I4(\icmp_ln1051_reg_3609[0]_i_6_n_3 ),
        .O(\icmp_ln1051_reg_3609[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1051_reg_3609[0]_i_6 
       (.I0(Q[12]),
        .I1(Q[7]),
        .I2(Q[14]),
        .I3(Q[2]),
        .O(\icmp_ln1051_reg_3609[0]_i_6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1051_reg_3609_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1051_reg_3609_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \icmp_ln1051_reg_3609_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(icmp_ln1051_reg_3609),
        .Q(\icmp_ln1051_reg_3609_pp0_iter8_reg_reg[0]_srl8_n_3 ));
  FDRE \icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1051_reg_3609_pp0_iter8_reg_reg[0]_srl8_n_3 ),
        .Q(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \icmp_ln1051_reg_3609_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1051_reg_3609_reg[0]_0 ),
        .Q(icmp_ln1051_reg_3609),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_10 
       (.I0(barWidth_cast_cast_reg_3519_reg[8]),
        .I1(\xBar_V_reg_n_3_[8] ),
        .I2(barWidth_cast_cast_reg_3519_reg[9]),
        .I3(\xBar_V_reg_n_3_[9] ),
        .O(\icmp_ln1057_reg_3645[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_11 
       (.I0(barWidth_cast_cast_reg_3519_reg[7]),
        .I1(\xBar_V_reg_n_3_[7] ),
        .I2(barWidth_cast_cast_reg_3519_reg[8]),
        .I3(\xBar_V_reg_n_3_[8] ),
        .O(\icmp_ln1057_reg_3645[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_12 
       (.I0(\xBar_V_reg_n_3_[6] ),
        .I1(barWidth_cast_cast_reg_3519_reg[6]),
        .O(\icmp_ln1057_reg_3645[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_13 
       (.I0(\xBar_V_reg_n_3_[5] ),
        .I1(barWidth_cast_cast_reg_3519_reg[5]),
        .O(\icmp_ln1057_reg_3645[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_14 
       (.I0(\xBar_V_reg_n_3_[4] ),
        .I1(barWidth_cast_cast_reg_3519_reg[4]),
        .O(\icmp_ln1057_reg_3645[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_15 
       (.I0(\xBar_V_reg_n_3_[3] ),
        .I1(barWidth_cast_cast_reg_3519_reg[3]),
        .O(\icmp_ln1057_reg_3645[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_16 
       (.I0(\xBar_V_reg_n_3_[2] ),
        .I1(barWidth_cast_cast_reg_3519_reg[2]),
        .O(\icmp_ln1057_reg_3645[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1057_reg_3645[0]_i_17 
       (.I0(barWidth_cast_cast_reg_3519_reg[1]),
        .O(\icmp_ln1057_reg_3645[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_18 
       (.I0(barWidth_cast_cast_reg_3519_reg[6]),
        .I1(\xBar_V_reg_n_3_[6] ),
        .I2(barWidth_cast_cast_reg_3519_reg[7]),
        .I3(\xBar_V_reg_n_3_[7] ),
        .O(\icmp_ln1057_reg_3645[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_19 
       (.I0(barWidth_cast_cast_reg_3519_reg[5]),
        .I1(\xBar_V_reg_n_3_[5] ),
        .I2(barWidth_cast_cast_reg_3519_reg[6]),
        .I3(\xBar_V_reg_n_3_[6] ),
        .O(\icmp_ln1057_reg_3645[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_20 
       (.I0(barWidth_cast_cast_reg_3519_reg[4]),
        .I1(\xBar_V_reg_n_3_[4] ),
        .I2(barWidth_cast_cast_reg_3519_reg[5]),
        .I3(\xBar_V_reg_n_3_[5] ),
        .O(\icmp_ln1057_reg_3645[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_21 
       (.I0(barWidth_cast_cast_reg_3519_reg[3]),
        .I1(\xBar_V_reg_n_3_[3] ),
        .I2(barWidth_cast_cast_reg_3519_reg[4]),
        .I3(\xBar_V_reg_n_3_[4] ),
        .O(\icmp_ln1057_reg_3645[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_22 
       (.I0(barWidth_cast_cast_reg_3519_reg[2]),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(barWidth_cast_cast_reg_3519_reg[3]),
        .I3(\xBar_V_reg_n_3_[3] ),
        .O(\icmp_ln1057_reg_3645[0]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \icmp_ln1057_reg_3645[0]_i_23 
       (.I0(barWidth_cast_cast_reg_3519_reg[1]),
        .I1(barWidth_cast_cast_reg_3519_reg[2]),
        .I2(\xBar_V_reg_n_3_[2] ),
        .O(\icmp_ln1057_reg_3645[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \icmp_ln1057_reg_3645[0]_i_24 
       (.I0(barWidth_cast_cast_reg_3519_reg[1]),
        .I1(\xBar_V_reg_n_3_[1] ),
        .O(\icmp_ln1057_reg_3645[0]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1057_reg_3645[0]_i_25 
       (.I0(\xBar_V_reg[0]_0 ),
        .I1(barWidth_cast_cast_reg_3519_reg[0]),
        .O(\icmp_ln1057_reg_3645[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_4 
       (.I0(\xBar_V_reg_n_3_[10] ),
        .I1(barWidth_cast_cast_reg_3519_reg[10]),
        .O(\icmp_ln1057_reg_3645[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_5 
       (.I0(\xBar_V_reg_n_3_[9] ),
        .I1(barWidth_cast_cast_reg_3519_reg[9]),
        .O(\icmp_ln1057_reg_3645[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_6 
       (.I0(\xBar_V_reg_n_3_[8] ),
        .I1(barWidth_cast_cast_reg_3519_reg[8]),
        .O(\icmp_ln1057_reg_3645[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1057_reg_3645[0]_i_7 
       (.I0(\xBar_V_reg_n_3_[7] ),
        .I1(barWidth_cast_cast_reg_3519_reg[7]),
        .O(\icmp_ln1057_reg_3645[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1057_reg_3645[0]_i_8 
       (.I0(barWidth_cast_cast_reg_3519_reg[10]),
        .I1(\xBar_V_reg_n_3_[10] ),
        .O(\icmp_ln1057_reg_3645[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1057_reg_3645[0]_i_9 
       (.I0(barWidth_cast_cast_reg_3519_reg[9]),
        .I1(\xBar_V_reg_n_3_[9] ),
        .I2(\xBar_V_reg_n_3_[10] ),
        .I3(barWidth_cast_cast_reg_3519_reg[10]),
        .O(\icmp_ln1057_reg_3645[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1057_reg_3645_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1057_reg_3645_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln1057_reg_3645_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(icmp_ln1057_reg_3645),
        .Q(\icmp_ln1057_reg_3645_pp0_iter7_reg_reg[0]_srl6_n_3 ));
  FDRE \icmp_ln1057_reg_3645_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1057_reg_3645_pp0_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(icmp_ln1057_reg_3645_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln1057_reg_3645_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1057_reg_3645_reg[0]_0 ),
        .Q(icmp_ln1057_reg_3645),
        .R(1'b0));
  CARRY8 \icmp_ln1057_reg_3645_reg[0]_i_2 
       (.CI(\icmp_ln1057_reg_3645_reg[0]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1057_reg_3645_reg[0]_i_2_CO_UNCONNECTED [7:4],\barWidth_cast_cast_reg_3519_reg[1]_0 ,\icmp_ln1057_reg_3645_reg[0]_i_2_n_8 ,\icmp_ln1057_reg_3645_reg[0]_i_2_n_9 ,\icmp_ln1057_reg_3645_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\icmp_ln1057_reg_3645[0]_i_4_n_3 ,\icmp_ln1057_reg_3645[0]_i_5_n_3 ,\icmp_ln1057_reg_3645[0]_i_6_n_3 ,\icmp_ln1057_reg_3645[0]_i_7_n_3 }),
        .O(\NLW_icmp_ln1057_reg_3645_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\icmp_ln1057_reg_3645[0]_i_8_n_3 ,\icmp_ln1057_reg_3645[0]_i_9_n_3 ,\icmp_ln1057_reg_3645[0]_i_10_n_3 ,\icmp_ln1057_reg_3645[0]_i_11_n_3 }));
  CARRY8 \icmp_ln1057_reg_3645_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln1057_reg_3645_reg[0]_i_3_n_3 ,\icmp_ln1057_reg_3645_reg[0]_i_3_n_4 ,\icmp_ln1057_reg_3645_reg[0]_i_3_n_5 ,\icmp_ln1057_reg_3645_reg[0]_i_3_n_6 ,\icmp_ln1057_reg_3645_reg[0]_i_3_n_7 ,\icmp_ln1057_reg_3645_reg[0]_i_3_n_8 ,\icmp_ln1057_reg_3645_reg[0]_i_3_n_9 ,\icmp_ln1057_reg_3645_reg[0]_i_3_n_10 }),
        .DI({\icmp_ln1057_reg_3645[0]_i_12_n_3 ,\icmp_ln1057_reg_3645[0]_i_13_n_3 ,\icmp_ln1057_reg_3645[0]_i_14_n_3 ,\icmp_ln1057_reg_3645[0]_i_15_n_3 ,\icmp_ln1057_reg_3645[0]_i_16_n_3 ,\icmp_ln1057_reg_3645[0]_i_17_n_3 ,barWidth_cast_cast_reg_3519_reg[1],\xBar_V_reg[0]_0 }),
        .O(\NLW_icmp_ln1057_reg_3645_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln1057_reg_3645[0]_i_18_n_3 ,\icmp_ln1057_reg_3645[0]_i_19_n_3 ,\icmp_ln1057_reg_3645[0]_i_20_n_3 ,\icmp_ln1057_reg_3645[0]_i_21_n_3 ,\icmp_ln1057_reg_3645[0]_i_22_n_3 ,\icmp_ln1057_reg_3645[0]_i_23_n_3 ,\icmp_ln1057_reg_3645[0]_i_24_n_3 ,\icmp_ln1057_reg_3645[0]_i_25_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1286_reg_3601_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1286_reg_3601_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1286_reg_3601_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(icmp_ln1286_reg_3601),
        .Q(\icmp_ln1286_reg_3601_pp0_iter2_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln1286_reg_3601_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1286_reg_3601_pp0_iter2_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .Q(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln1286_reg_3601_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1286_reg_3601_reg[0]_0 ),
        .Q(icmp_ln1286_reg_3601),
        .R(1'b0));
  FDRE \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1586_reg_3581_pp0_iter9_reg_reg[0]_srl9_n_3 ),
        .Q(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1586_reg_3581_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1586_reg_3581_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln1586_reg_3581_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(E),
        .CLK(ap_clk),
        .D(\icmp_ln1586_reg_3581_reg_n_3_[0] ),
        .Q(\icmp_ln1586_reg_3581_pp0_iter9_reg_reg[0]_srl9_n_3 ));
  FDRE \icmp_ln1586_reg_3581_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\icmp_ln1586_reg_3581_reg_n_3_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U59
       (.B(ap_return),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .Q({\phi_mul_fu_464_reg[15]_0 ,phi_mul_fu_464_reg}),
        .ap_clk(ap_clk),
        .p_i_17(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 mac_muladd_8ns_6s_16s_16_4_1_U60
       (.E(E),
        .O({ap_clk_0[4:1],add_ln1260_3_fu_2471_p2,ap_clk_0[0]}),
        .Q(b_reg_3624_pp0_iter6_reg),
        .add_ln1260_reg_3664_pp0_iter10_reg(add_ln1260_reg_3664_pp0_iter10_reg),
        .\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 (\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0_0 ),
        .ap_clk(ap_clk),
        .\b_reg_3624_pp0_iter10_reg_reg[1]__0 (mac_muladd_8ns_6s_16s_16_4_1_U60_n_12),
        .\b_reg_3624_pp0_iter10_reg_reg[2]__0 (mac_muladd_8ns_6s_16s_16_4_1_U60_n_13),
        .\b_reg_3624_pp0_iter10_reg_reg[3]__0 (mac_muladd_8ns_6s_16s_16_4_1_U60_n_14),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 (\cmp57_reg_560_pp0_iter1_reg_reg[0] ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ),
        .zext_ln1259_fu_2452_p1(zext_ln1259_fu_2452_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 mac_muladd_8ns_7ns_13ns_15_4_1_U54
       (.A({tpgSinTableArray_9bit_U_n_29,grp_fu_3065_p0}),
        .E(E),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_17}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 mac_muladd_8ns_7s_16s_16_4_1_U58
       (.A({tpgSinTableArray_9bit_U_n_29,grp_fu_3065_p0}),
        .D({mac_muladd_8ns_7s_16s_16_4_1_U58_n_3,mac_muladd_8ns_7s_16s_16_4_1_U58_n_4,mac_muladd_8ns_7s_16s_16_4_1_U58_n_5,mac_muladd_8ns_7s_16s_16_4_1_U58_n_6,mac_muladd_8ns_7s_16s_16_4_1_U58_n_7,mac_muladd_8ns_7s_16s_16_4_1_U58_n_8,mac_muladd_8ns_7s_16s_16_4_1_U58_n_9,mac_muladd_8ns_7s_16s_16_4_1_U58_n_10,mac_muladd_8ns_7s_16s_16_4_1_U58_n_11,mac_muladd_8ns_7s_16s_16_4_1_U58_n_12}),
        .DSP_ALU_INST(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .E(E),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U55_n_3,mac_muladd_8ns_8s_16s_16_4_1_U55_n_4,mac_muladd_8ns_8s_16s_16_4_1_U55_n_5,mac_muladd_8ns_8s_16s_16_4_1_U55_n_6,mac_muladd_8ns_8s_16s_16_4_1_U55_n_7,mac_muladd_8ns_8s_16s_16_4_1_U55_n_8,mac_muladd_8ns_8s_16s_16_4_1_U55_n_9,mac_muladd_8ns_8s_16s_16_4_1_U55_n_10,mac_muladd_8ns_8s_16s_16_4_1_U55_n_11,mac_muladd_8ns_8s_16s_16_4_1_U55_n_12,mac_muladd_8ns_8s_16s_16_4_1_U55_n_13,mac_muladd_8ns_8s_16s_16_4_1_U55_n_14,mac_muladd_8ns_8s_16s_16_4_1_U55_n_15,mac_muladd_8ns_8s_16s_16_4_1_U55_n_16,mac_muladd_8ns_8s_16s_16_4_1_U55_n_17,mac_muladd_8ns_8s_16s_16_4_1_U55_n_18,mac_muladd_8ns_8s_16s_16_4_1_U55_n_19,mac_muladd_8ns_8s_16s_16_4_1_U55_n_20,mac_muladd_8ns_8s_16s_16_4_1_U55_n_21,mac_muladd_8ns_8s_16s_16_4_1_U55_n_22,mac_muladd_8ns_8s_16s_16_4_1_U55_n_23,mac_muladd_8ns_8s_16s_16_4_1_U55_n_24,mac_muladd_8ns_8s_16s_16_4_1_U55_n_25,mac_muladd_8ns_8s_16s_16_4_1_U55_n_26,mac_muladd_8ns_8s_16s_16_4_1_U55_n_27,mac_muladd_8ns_8s_16s_16_4_1_U55_n_28,mac_muladd_8ns_8s_16s_16_4_1_U55_n_29,mac_muladd_8ns_8s_16s_16_4_1_U55_n_30,mac_muladd_8ns_8s_16s_16_4_1_U55_n_31,mac_muladd_8ns_8s_16s_16_4_1_U55_n_32,mac_muladd_8ns_8s_16s_16_4_1_U55_n_33,mac_muladd_8ns_8s_16s_16_4_1_U55_n_34,mac_muladd_8ns_8s_16s_16_4_1_U55_n_35,mac_muladd_8ns_8s_16s_16_4_1_U55_n_36,mac_muladd_8ns_8s_16s_16_4_1_U55_n_37,mac_muladd_8ns_8s_16s_16_4_1_U55_n_38,mac_muladd_8ns_8s_16s_16_4_1_U55_n_39,mac_muladd_8ns_8s_16s_16_4_1_U55_n_40,mac_muladd_8ns_8s_16s_16_4_1_U55_n_41,mac_muladd_8ns_8s_16s_16_4_1_U55_n_42,mac_muladd_8ns_8s_16s_16_4_1_U55_n_43,mac_muladd_8ns_8s_16s_16_4_1_U55_n_44,mac_muladd_8ns_8s_16s_16_4_1_U55_n_45,mac_muladd_8ns_8s_16s_16_4_1_U55_n_46,mac_muladd_8ns_8s_16s_16_4_1_U55_n_47,mac_muladd_8ns_8s_16s_16_4_1_U55_n_48,mac_muladd_8ns_8s_16s_16_4_1_U55_n_49,mac_muladd_8ns_8s_16s_16_4_1_U55_n_50}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 mac_muladd_8ns_8ns_15ns_16_4_1_U57
       (.A({tpgSinTableArray_9bit_U_n_37,grp_fu_3074_p0}),
        .D(trunc_ln314_1_fu_1727_p4),
        .E(E),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U54_n_17}),
        .SS(select_ln314_reg_3680),
        .ap_clk(ap_clk),
        .b_reg_3624_pp0_iter4_reg(b_reg_3624_pp0_iter4_reg[2:0]),
        .\cmp2_i210_reg_1516_reg[0] (mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .dout({dout[12:3],dout[0]}),
        .\select_ln314_reg_3680_reg[7] (\select_ln314_reg_3680_reg[7]_0 ),
        .\select_ln314_reg_3680_reg[7]_0 (\g_reg_3619_reg[7]_1 ),
        .\select_ln314_reg_3680_reg[7]_1 (\g_reg_3619_reg[7]_0 ),
        .\select_ln314_reg_3680_reg[7]_2 (ap_enable_reg_pp0_iter12_reg_0),
        .\select_ln314_reg_3680_reg[7]_3 (q0_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 mac_muladd_8ns_8s_15ns_16_4_1_U56
       (.A({tpgSinTableArray_9bit_U_n_37,grp_fu_3074_p0}),
        .C(r_reg_3613),
        .D({mac_muladd_8ns_8s_15ns_16_4_1_U56_n_3,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_4,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_5,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_6,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_7,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_8,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_9,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_10,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_11,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_12,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_13,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_14,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_15,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_16,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_17,mac_muladd_8ns_8s_15ns_16_4_1_U56_n_18}),
        .E(E),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 mac_muladd_8ns_8s_16s_16_4_1_U55
       (.A({tpgSinTableArray_9bit_U_n_37,grp_fu_3074_p0}),
        .E(E),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U55_n_3,mac_muladd_8ns_8s_16s_16_4_1_U55_n_4,mac_muladd_8ns_8s_16s_16_4_1_U55_n_5,mac_muladd_8ns_8s_16s_16_4_1_U55_n_6,mac_muladd_8ns_8s_16s_16_4_1_U55_n_7,mac_muladd_8ns_8s_16s_16_4_1_U55_n_8,mac_muladd_8ns_8s_16s_16_4_1_U55_n_9,mac_muladd_8ns_8s_16s_16_4_1_U55_n_10,mac_muladd_8ns_8s_16s_16_4_1_U55_n_11,mac_muladd_8ns_8s_16s_16_4_1_U55_n_12,mac_muladd_8ns_8s_16s_16_4_1_U55_n_13,mac_muladd_8ns_8s_16s_16_4_1_U55_n_14,mac_muladd_8ns_8s_16s_16_4_1_U55_n_15,mac_muladd_8ns_8s_16s_16_4_1_U55_n_16,mac_muladd_8ns_8s_16s_16_4_1_U55_n_17,mac_muladd_8ns_8s_16s_16_4_1_U55_n_18,mac_muladd_8ns_8s_16s_16_4_1_U55_n_19,mac_muladd_8ns_8s_16s_16_4_1_U55_n_20,mac_muladd_8ns_8s_16s_16_4_1_U55_n_21,mac_muladd_8ns_8s_16s_16_4_1_U55_n_22,mac_muladd_8ns_8s_16s_16_4_1_U55_n_23,mac_muladd_8ns_8s_16s_16_4_1_U55_n_24,mac_muladd_8ns_8s_16s_16_4_1_U55_n_25,mac_muladd_8ns_8s_16s_16_4_1_U55_n_26,mac_muladd_8ns_8s_16s_16_4_1_U55_n_27,mac_muladd_8ns_8s_16s_16_4_1_U55_n_28,mac_muladd_8ns_8s_16s_16_4_1_U55_n_29,mac_muladd_8ns_8s_16s_16_4_1_U55_n_30,mac_muladd_8ns_8s_16s_16_4_1_U55_n_31,mac_muladd_8ns_8s_16s_16_4_1_U55_n_32,mac_muladd_8ns_8s_16s_16_4_1_U55_n_33,mac_muladd_8ns_8s_16s_16_4_1_U55_n_34,mac_muladd_8ns_8s_16s_16_4_1_U55_n_35,mac_muladd_8ns_8s_16s_16_4_1_U55_n_36,mac_muladd_8ns_8s_16s_16_4_1_U55_n_37,mac_muladd_8ns_8s_16s_16_4_1_U55_n_38,mac_muladd_8ns_8s_16s_16_4_1_U55_n_39,mac_muladd_8ns_8s_16s_16_4_1_U55_n_40,mac_muladd_8ns_8s_16s_16_4_1_U55_n_41,mac_muladd_8ns_8s_16s_16_4_1_U55_n_42,mac_muladd_8ns_8s_16s_16_4_1_U55_n_43,mac_muladd_8ns_8s_16s_16_4_1_U55_n_44,mac_muladd_8ns_8s_16s_16_4_1_U55_n_45,mac_muladd_8ns_8s_16s_16_4_1_U55_n_46,mac_muladd_8ns_8s_16s_16_4_1_U55_n_47,mac_muladd_8ns_8s_16s_16_4_1_U55_n_48,mac_muladd_8ns_8s_16s_16_4_1_U55_n_49,mac_muladd_8ns_8s_16s_16_4_1_U55_n_50}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 mul_8ns_6ns_13_1_1_U52
       (.b_reg_3624_pp0_iter4_reg(b_reg_3624_pp0_iter4_reg),
        .dout({dout[12:3],dout[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 mul_mul_20s_8ns_28_4_1_U61
       (.DSP_A_B_DATA_INST(q0_reg_1),
        .DSP_A_B_DATA_INST_0(ap_enable_reg_pp0_iter12_reg_0),
        .E(E),
        .ap_clk(ap_clk),
        .ap_clk_0(mul_mul_20s_8ns_28_4_1_U61_n_3),
        .ap_clk_1(mul_mul_20s_8ns_28_4_1_U61_n_7),
        .ap_clk_2(ap_clk_1),
        .ap_clk_3(ap_clk_2),
        .ap_clk_4(ap_clk_3),
        .ap_clk_5(mul_mul_20s_8ns_28_4_1_U61_n_13),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .\cmp2_i210_reg_1516_reg[0] (mul_mul_20s_8ns_28_4_1_U61_n_5),
        .\cmp2_i210_reg_1516_reg[0]_0 (mul_mul_20s_8ns_28_4_1_U61_n_6),
        .\cmp2_i210_reg_1516_reg[0]_1 (mul_mul_20s_8ns_28_4_1_U61_n_14),
        .\cmp2_i210_reg_1516_reg[0]_2 (mul_mul_20s_8ns_28_4_1_U61_n_15),
        .\cmp2_i210_reg_1516_reg[0]_3 (\cmp2_i210_reg_1516_reg[0] ),
        .\cmp2_i210_reg_1516_reg[0]_4 (mul_mul_20s_8ns_28_4_1_U61_n_17),
        .\cmp2_i210_reg_1516_reg[0]_5 (\cmp2_i210_reg_1516_reg[0]_1 ),
        .\cmp2_i210_reg_1516_reg[0]_6 (\cmp2_i210_reg_1516_reg[0]_6 ),
        .\g_2_fu_524_reg[5] (\g_2_fu_524[7]_i_9_n_3 ),
        .\g_2_fu_524_reg[5]_0 (\select_ln314_reg_3680_reg[7]_0 ),
        .out(out),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_30 (mul_mul_20s_8ns_28_4_1_U61_n_12),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0] (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1248_n_9),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_1 (grp_tpgPatternCrossHatch_fu_1229_n_25),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[5] (grp_tpgPatternTartanColorBars_fu_1248_n_8),
        .\q0_reg[1] (\q0_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF000)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_11 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ),
        .I2(\zext_ln519_cast_reg_3524_reg[7]_0 [0]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_13 
       (.I0(\hdata_flag_1_fu_500_reg[0]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[0]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\hdata_new_1_fu_496_reg[7]_1 [0]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFF001D1DFF00FF00)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_7 
       (.I0(select_ln314_reg_3680_pp0_iter10_reg[0]),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .I2(r_reg_3613_pp0_iter10_reg[0]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[0]_i_13_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ),
        .I5(ap_enable_reg_pp0_iter11_reg_0),
        .O(\select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_11 
       (.I0(\hdata_flag_1_fu_500_reg[0]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[1]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\hdata_new_1_fu_496_reg[7]_1 [1]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[1]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[1]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\zext_ln519_cast_reg_3524_reg[7]_0 [1]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFF001D1DFF00FF00)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_7 
       (.I0(select_ln314_reg_3680_pp0_iter10_reg[1]),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .I2(r_reg_3613_pp0_iter10_reg[1]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[1]_i_11_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ),
        .I5(ap_enable_reg_pp0_iter11_reg_0),
        .O(\select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_11 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ),
        .I1(\hdata_new_1_fu_496_reg[7]_1 [2]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[2]),
        .I4(\hdata_flag_1_fu_500_reg[0]_0 ),
        .O(\add_ln1489_reg_1652_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF000)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_10 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ),
        .I2(\zext_ln519_cast_reg_3524_reg[7]_0 [4]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[4]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[4]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_12 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ),
        .I1(\hdata_new_1_fu_496_reg[7]_1 [4]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[4]),
        .I4(\hdata_flag_1_fu_500_reg[0]_0 ),
        .O(\add_ln1489_reg_1652_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_4 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [4]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[4]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h000C080000000800)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_9 
       (.I0(conv_i6_i224_reg_1536),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .I3(\g_reg_3619_reg[7]_1 [0]),
        .I4(\g_reg_3619_reg[7]_1 [1]),
        .I5(\conv_i_i_cast_cast_reg_3534_reg[7]_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFF001D1DFF00FF00)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_16 
       (.I0(select_ln314_reg_3680_pp0_iter10_reg[5]),
        .I1(\select_ln314_reg_3680_reg[7]_0 ),
        .I2(r_reg_3613_pp0_iter10_reg[5]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_24_n_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ),
        .I5(ap_enable_reg_pp0_iter11_reg_0),
        .O(\select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_24 
       (.I0(\hdata_flag_1_fu_500_reg[0]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[5]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\hdata_new_1_fu_496_reg[7]_1 [5]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_14 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[6]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\rampVal_loc_1_fu_476_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFFFFFFFB)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_20 
       (.I0(\bSerie_V_reg[0]__0_0 ),
        .I1(ap_enable_reg_pp0_iter11_reg_0),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ),
        .I3(\g_2_fu_524[3]_i_17_0 ),
        .I4(icmp_ln1594_reg_1657),
        .I5(icmp_ln1594_1_reg_1662),
        .O(\outpix_0_0_0_0_0_load368_fu_520[6]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_32 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [7]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[7]),
        .O(\add_ln1489_reg_1652_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_8 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [7]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[7]),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_8_n_3 ));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(in[0]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(in[1]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(in[2]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 [0]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(tpgBarSelYuv_y_U_n_5),
        .Q(in[4]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 [1]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 [2]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \outpix_0_0_0_0_0_load368_fu_520_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(grp_tpgPatternDPColorSquare_fu_1155_n_27),
        .Q(in[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_10 
       (.I0(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[0]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[0]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_8 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ),
        .I1(\g_2_fu_524[0]_i_12 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[1]),
        .I4(\rampVal_2_flag_1_fu_488_reg[0]_0 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[1]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h8888F888)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_8 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I1(\g_2_fu_524[7]_i_19 [2]),
        .I2(\select_ln314_reg_3680_reg[7]_0 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[2]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_8 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [3]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[3]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[3]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h00DFDFDF)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_9 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .I2(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I4(\g_2_fu_524[7]_i_19 [3]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_11 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[4]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\zext_ln519_cast_reg_3524_reg[7]_0 [4]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[4]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_12 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[4]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[4]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFDF0FFFFFDFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_8 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(\g_reg_3619_reg[7]_1 [0]),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .I3(\g_reg_3619_reg[7]_1 [1]),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(\conv_i_i_cast_cast_reg_3534_reg[7]_0 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[4]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_11 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [5]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[5]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[5]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_9 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[5]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\zext_ln519_cast_reg_3524_reg[7]_0 [5]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[5]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_11 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[6]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\zext_ln519_cast_reg_3524_reg[7]_0 [6]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_15 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ),
        .I1(\g_2_fu_524[0]_i_12 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[6]),
        .I3(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I4(\rampVal_2_flag_1_fu_488_reg[0]_0 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_17 
       (.I0(\hdata_new_1_fu_496_reg[7]_1 [6]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[6]),
        .O(\add_ln1489_reg_1652_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_12 
       (.I0(\select_ln314_reg_3680_reg[7]_0 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_hdata_loc_1_out[7]),
        .I2(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I3(\hdata_new_1_fu_496_reg[7]_1 [7]),
        .O(\cmp2_i210_reg_1516_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_15 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\g_reg_3619_reg[7]_1 [1]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[7]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_18 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[7]),
        .I1(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_loc_1_fu_480_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFF1FFFFFFFDFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_6 
       (.I0(\conv_i_i_cast_cast_reg_3534_reg[7]_0 ),
        .I1(\g_reg_3619_reg[7]_1 [1]),
        .I2(\g_reg_3619_reg[7]_1 [0]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .I4(ap_enable_reg_pp0_iter11_reg_0),
        .I5(\select_ln314_reg_3680_reg[7]_0 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[7]_i_6_n_3 ));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(in[16]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(in[17]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(in[18]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(in[19]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(in[20]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(in[21]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(in[22]),
        .R(1'b0));
  FDRE \outpix_0_2_0_0_0_load376_fu_528_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_175),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(in[23]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_10 
       (.I0(phi_mul_fu_464_reg[9]),
        .I1(\phi_mul_fu_464_reg[15]_2 [9]),
        .O(\phi_mul_fu_464[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_11 
       (.I0(phi_mul_fu_464_reg[8]),
        .I1(\phi_mul_fu_464_reg[15]_2 [8]),
        .O(\phi_mul_fu_464[15]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \phi_mul_fu_464[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(q0_reg_1),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .O(phi_mul_fu_464));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_5 
       (.I0(phi_mul_fu_464_reg[14]),
        .I1(\phi_mul_fu_464_reg[15]_2 [14]),
        .O(\phi_mul_fu_464[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_6 
       (.I0(phi_mul_fu_464_reg[13]),
        .I1(\phi_mul_fu_464_reg[15]_2 [13]),
        .O(\phi_mul_fu_464[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_7 
       (.I0(phi_mul_fu_464_reg[12]),
        .I1(\phi_mul_fu_464_reg[15]_2 [12]),
        .O(\phi_mul_fu_464[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_8 
       (.I0(phi_mul_fu_464_reg[11]),
        .I1(\phi_mul_fu_464_reg[15]_2 [11]),
        .O(\phi_mul_fu_464[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[15]_i_9 
       (.I0(phi_mul_fu_464_reg[10]),
        .I1(\phi_mul_fu_464_reg[15]_2 [10]),
        .O(\phi_mul_fu_464[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_2 
       (.I0(phi_mul_fu_464_reg[7]),
        .I1(\phi_mul_fu_464_reg[15]_2 [7]),
        .O(\phi_mul_fu_464[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_3 
       (.I0(phi_mul_fu_464_reg[6]),
        .I1(\phi_mul_fu_464_reg[15]_2 [6]),
        .O(\phi_mul_fu_464[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_4 
       (.I0(phi_mul_fu_464_reg[5]),
        .I1(\phi_mul_fu_464_reg[15]_2 [5]),
        .O(\phi_mul_fu_464[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_5 
       (.I0(phi_mul_fu_464_reg[4]),
        .I1(\phi_mul_fu_464_reg[15]_2 [4]),
        .O(\phi_mul_fu_464[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_6 
       (.I0(phi_mul_fu_464_reg[3]),
        .I1(\phi_mul_fu_464_reg[15]_2 [3]),
        .O(\phi_mul_fu_464[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_7 
       (.I0(phi_mul_fu_464_reg[2]),
        .I1(\phi_mul_fu_464_reg[15]_2 [2]),
        .O(\phi_mul_fu_464[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_8 
       (.I0(phi_mul_fu_464_reg[1]),
        .I1(\phi_mul_fu_464_reg[15]_2 [1]),
        .O(\phi_mul_fu_464[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_464[7]_i_9 
       (.I0(phi_mul_fu_464_reg[0]),
        .I1(\phi_mul_fu_464_reg[15]_2 [0]),
        .O(\phi_mul_fu_464[7]_i_9_n_3 ));
  FDRE \phi_mul_fu_464_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[0]),
        .Q(phi_mul_fu_464_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[10]),
        .Q(phi_mul_fu_464_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[11]),
        .Q(phi_mul_fu_464_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[12]),
        .Q(phi_mul_fu_464_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[13]),
        .Q(phi_mul_fu_464_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[14]),
        .Q(phi_mul_fu_464_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[15]),
        .Q(\phi_mul_fu_464_reg[15]_0 ),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \phi_mul_fu_464_reg[15]_i_3 
       (.CI(\phi_mul_fu_464_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_phi_mul_fu_464_reg[15]_i_3_CO_UNCONNECTED [7],\phi_mul_fu_464_reg[15]_i_3_n_4 ,\phi_mul_fu_464_reg[15]_i_3_n_5 ,\phi_mul_fu_464_reg[15]_i_3_n_6 ,\phi_mul_fu_464_reg[15]_i_3_n_7 ,\phi_mul_fu_464_reg[15]_i_3_n_8 ,\phi_mul_fu_464_reg[15]_i_3_n_9 ,\phi_mul_fu_464_reg[15]_i_3_n_10 }),
        .DI({1'b0,phi_mul_fu_464_reg[14:8]}),
        .O(add_ln529_fu_1787_p2[15:8]),
        .S({\phi_mul_fu_464_reg[15]_1 ,\phi_mul_fu_464[15]_i_5_n_3 ,\phi_mul_fu_464[15]_i_6_n_3 ,\phi_mul_fu_464[15]_i_7_n_3 ,\phi_mul_fu_464[15]_i_8_n_3 ,\phi_mul_fu_464[15]_i_9_n_3 ,\phi_mul_fu_464[15]_i_10_n_3 ,\phi_mul_fu_464[15]_i_11_n_3 }));
  FDRE \phi_mul_fu_464_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[1]),
        .Q(phi_mul_fu_464_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[2]),
        .Q(phi_mul_fu_464_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[3]),
        .Q(phi_mul_fu_464_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[4]),
        .Q(phi_mul_fu_464_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[5]),
        .Q(phi_mul_fu_464_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[6]),
        .Q(phi_mul_fu_464_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[7]),
        .Q(phi_mul_fu_464_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \phi_mul_fu_464_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\phi_mul_fu_464_reg[7]_i_1_n_3 ,\phi_mul_fu_464_reg[7]_i_1_n_4 ,\phi_mul_fu_464_reg[7]_i_1_n_5 ,\phi_mul_fu_464_reg[7]_i_1_n_6 ,\phi_mul_fu_464_reg[7]_i_1_n_7 ,\phi_mul_fu_464_reg[7]_i_1_n_8 ,\phi_mul_fu_464_reg[7]_i_1_n_9 ,\phi_mul_fu_464_reg[7]_i_1_n_10 }),
        .DI(phi_mul_fu_464_reg[7:0]),
        .O(add_ln529_fu_1787_p2[7:0]),
        .S({\phi_mul_fu_464[7]_i_2_n_3 ,\phi_mul_fu_464[7]_i_3_n_3 ,\phi_mul_fu_464[7]_i_4_n_3 ,\phi_mul_fu_464[7]_i_5_n_3 ,\phi_mul_fu_464[7]_i_6_n_3 ,\phi_mul_fu_464[7]_i_7_n_3 ,\phi_mul_fu_464[7]_i_8_n_3 ,\phi_mul_fu_464[7]_i_9_n_3 }));
  FDRE \phi_mul_fu_464_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[8]),
        .Q(phi_mul_fu_464_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  FDRE \phi_mul_fu_464_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_464),
        .D(add_ln529_fu_1787_p2[9]),
        .Q(phi_mul_fu_464_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_71));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \rSerie_V[27]_i_1 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\bSerie_V_reg[0]__0_0 ),
        .I2(\g_reg_3619_reg[7]_1 [1]),
        .I3(\g_reg_3619_reg[7]_1 [0]),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(q0_reg_1),
        .O(g_2_fu_524153_out));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie_V[27]_i_2 
       (.I0(rSerie_V[0]),
        .I1(rSerie_V[3]),
        .O(xor_ln1528_fu_2173_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[0]__0 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\rSerie_V_reg[1]_srl2_n_3 ),
        .Q(rSerie_V[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \rSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(g_2_fu_524153_out),
        .CLK(ap_clk),
        .D(rSerie_V[3]),
        .Q(\rSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\rSerie_V_reg[27]_0 [1]),
        .Q(\rSerie_V_reg[27]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(rSerie_V[23]),
        .Q(\rSerie_V_reg[27]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\rSerie_V_reg[27]_0 [2]),
        .Q(rSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\rSerie_V_reg[27]_0 [3]),
        .Q(\rSerie_V_reg[27]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\rSerie_V_reg[27]_0 [4]),
        .Q(\rSerie_V_reg[27]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\rSerie_V_reg[27]_0 [5]),
        .Q(\rSerie_V_reg[27]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(xor_ln1528_fu_2173_p2),
        .Q(\rSerie_V_reg[27]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(g_2_fu_524153_out),
        .D(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q(rSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000B4B4)) 
    \rSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(g_2_fu_524153_out),
        .CLK(ap_clk),
        .D(\rSerie_V_reg[27]_0 [0]),
        .Q(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[0]_srl8_n_3 ),
        .Q(r_reg_3613_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[1]_srl8_n_3 ),
        .Q(r_reg_3613_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[2]_srl8_n_3 ),
        .Q(\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 [0]),
        .R(1'b0));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[3]_srl8_n_3 ),
        .Q(\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 [1]),
        .R(1'b0));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[4]_srl8_n_3 ),
        .Q(\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 [2]),
        .R(1'b0));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[5]_srl8_n_3 ),
        .Q(r_reg_3613_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[6]_srl8_n_3 ),
        .Q(\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 [3]),
        .R(1'b0));
  FDRE \r_reg_3613_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\r_reg_3613_pp0_iter9_reg_reg[7]_srl8_n_3 ),
        .Q(\r_reg_3613_pp0_iter10_reg_reg[7]__0_0 [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[0]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[0]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[0]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[1]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[1]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[1]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[2]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[2]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[2]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[3]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[3]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[3]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[4]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[4]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[4]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[5]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[5]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[5]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[6]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[6]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[6]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter9_reg_reg[7]_srl8 " *) 
  SRL16E \r_reg_3613_pp0_iter9_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(r_reg_3613[7]),
        .Q(\r_reg_3613_pp0_iter9_reg_reg[7]_srl8_n_3 ));
  FDSE \r_reg_3613_reg[0] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q2_reg[0]),
        .Q(r_reg_3613[0]),
        .S(tpgSinTableArray_9bit_U_n_27));
  FDSE \r_reg_3613_reg[1] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q2_reg[1]),
        .Q(r_reg_3613[1]),
        .S(tpgSinTableArray_9bit_U_n_27));
  FDSE \r_reg_3613_reg[2] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q2_reg[2]),
        .Q(r_reg_3613[2]),
        .S(tpgSinTableArray_9bit_U_n_27));
  FDSE \r_reg_3613_reg[3] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q2_reg[3]),
        .Q(r_reg_3613[3]),
        .S(tpgSinTableArray_9bit_U_n_27));
  FDSE \r_reg_3613_reg[4] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q2_reg[4]),
        .Q(r_reg_3613[4]),
        .S(tpgSinTableArray_9bit_U_n_27));
  FDSE \r_reg_3613_reg[5] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q2_reg[5]),
        .Q(r_reg_3613[5]),
        .S(tpgSinTableArray_9bit_U_n_27));
  FDSE \r_reg_3613_reg[6] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(q2_reg[6]),
        .Q(r_reg_3613[6]),
        .S(tpgSinTableArray_9bit_U_n_27));
  FDSE \r_reg_3613_reg[7] 
       (.C(ap_clk),
        .CE(p_60_in),
        .D(xor_ln1237_fu_1513_p2),
        .Q(r_reg_3613[7]),
        .S(tpgSinTableArray_9bit_U_n_27));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rampVal[0]_i_1 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [0]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .O(\rampStart_load_reg_1425_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[1]_i_1 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [1]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .I3(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .O(\rampStart_load_reg_1425_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[2]_i_1 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [2]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .I3(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .O(\rampStart_load_reg_1425_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[3]_i_1 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [3]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .I4(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .O(\rampStart_load_reg_1425_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [4]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(\rampVal_loc_1_fu_476[4]_i_2_n_3 ),
        .O(\rampStart_load_reg_1425_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[5]_i_1 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [5]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(\rampVal_loc_1_fu_476[5]_i_2_n_3 ),
        .O(\rampStart_load_reg_1425_reg[7] [5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[6]_i_1 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [6]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[6]),
        .I3(\rampVal_loc_1_fu_476[6]_i_2_n_3 ),
        .O(\rampStart_load_reg_1425_reg[7] [6]));
  LUT6 #(
    .INIT(64'h0200020002000000)) 
    \rampVal[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_502_reg[0] [0]),
        .I1(\rampVal_loc_1_fu_476_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(ap_enable_reg_pp0_iter10_reg_0),
        .I4(icmp_ln1028_reg_3575_pp0_iter9_reg),
        .I5(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[7]_i_2 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [7]),
        .I1(\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[7]),
        .I3(\rampVal_loc_1_fu_476[6]_i_2_n_3 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[6]),
        .O(\rampStart_load_reg_1425_reg[7] [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2_flag_0_reg_502[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_502_reg[0] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_flag_1_out),
        .O(rampVal_2_flag_0_reg_502));
  FDRE \rampVal_2_flag_1_fu_488_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_flag_1_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[0]),
        .O(\rampVal_2_reg[7] [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[1]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[1]),
        .O(\rampVal_2_reg[7] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[2]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[2]),
        .O(\rampVal_2_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[3]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[3]),
        .O(\rampVal_2_reg[7] [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[4]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[4]),
        .O(\rampVal_2_reg[7] [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[5]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[5]),
        .O(\rampVal_2_reg[7] [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[6]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[6]),
        .O(\rampVal_2_reg[7] [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_2_loc_0_fu_344[7]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_2_loc_0_fu_344_reg[7] [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[7]),
        .O(\rampVal_2_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_loc_1_fu_480[3]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[1]),
        .I1(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_loc_1_fu_480[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rampVal_2_loc_1_fu_480[3]_i_3 
       (.I0(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[3]),
        .O(\rampVal_2_loc_1_fu_480[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rampVal_2_loc_1_fu_480[4]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[4]),
        .I5(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .O(\rampVal_2_loc_1_fu_480[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \rampVal_2_loc_1_fu_480[6]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[4]),
        .I1(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[2]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[1]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[0]),
        .O(\rampVal_2_loc_1_fu_480[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0200020000000200)) 
    \rampVal_2_loc_1_fu_480[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter11_reg_0),
        .I1(\bSerie_V_reg[0]__0_0 ),
        .I2(\g_reg_3619_reg[7]_1 [1]),
        .I3(\g_reg_3619_reg[7]_1 [0]),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(q0_reg_1),
        .O(\rampVal_2_loc_1_fu_480[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \rampVal_2_loc_1_fu_480[7]_i_4 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[7]),
        .I1(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[6]),
        .I3(\rampVal_2_loc_1_fu_480[6]_i_2_n_3 ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[5]),
        .O(\rampVal_2_loc_1_fu_480[7]_i_4_n_3 ));
  FDRE \rampVal_2_loc_1_fu_480_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[0]),
        .R(1'b0));
  FDRE \rampVal_2_loc_1_fu_480_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[1]),
        .R(1'b0));
  FDRE \rampVal_2_loc_1_fu_480_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[2]),
        .R(1'b0));
  FDRE \rampVal_2_loc_1_fu_480_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[3]),
        .R(1'b0));
  FDRE \rampVal_2_loc_1_fu_480_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[4]),
        .R(1'b0));
  FDRE \rampVal_2_loc_1_fu_480_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[5]),
        .R(1'b0));
  FDRE \rampVal_2_loc_1_fu_480_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[6]),
        .R(1'b0));
  FDRE \rampVal_2_loc_1_fu_480_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_2_loc_1_out[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \rampVal_2_new_1_fu_484_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_loc_1_fu_480),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\rampVal_2_new_1_fu_484_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_flag_0_reg_478[0]_i_2 
       (.I0(\rampVal_2_flag_0_reg_502_reg[0] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_flag_1_out),
        .O(\ap_CS_fsm_reg[3] ));
  FDRE \rampVal_3_flag_1_fu_516_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[0]),
        .O(\rampVal_1_reg[7] [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[1]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[1]),
        .O(\rampVal_1_reg[7] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[2]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[2]),
        .O(\rampVal_1_reg[7] [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[3]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[3]),
        .O(\rampVal_1_reg[7] [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[4]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[4]),
        .O(\rampVal_1_reg[7] [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[5]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[5]),
        .O(\rampVal_1_reg[7] [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[6]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[6]),
        .O(\rampVal_1_reg[7] [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_3_loc_0_fu_364[7]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_3_loc_0_fu_364_reg[7] [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[7]),
        .O(\rampVal_1_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_loc_1_fu_508[1]_i_2 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [0]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[0]),
        .O(\rampVal_3_loc_1_fu_508[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \rampVal_3_loc_1_fu_508[2]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[0]),
        .I1(\zext_ln519_cast_reg_3524_reg[7]_0 [0]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[1]),
        .I3(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I4(\zext_ln519_cast_reg_3524_reg[7]_0 [1]),
        .O(\rampVal_3_loc_1_fu_508[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \rampVal_3_loc_1_fu_508[3]_i_2 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [1]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[1]),
        .I3(\zext_ln519_cast_reg_3524_reg[7]_0 [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[0]),
        .I5(\rampVal_3_loc_1_fu_508[3]_i_3_n_3 ),
        .O(\rampVal_3_loc_1_fu_508[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_loc_1_fu_508[3]_i_3 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [2]),
        .I1(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[2]),
        .O(\rampVal_3_loc_1_fu_508[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_loc_1_fu_508[4]_i_2 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[2]),
        .I2(\rampVal_3_loc_1_fu_508[2]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[3]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\zext_ln519_cast_reg_3524_reg[7]_0 [3]),
        .O(\rampVal_3_loc_1_fu_508[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_loc_1_fu_508[5]_i_2 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[3]),
        .I2(\rampVal_3_loc_1_fu_508[3]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[4]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\zext_ln519_cast_reg_3524_reg[7]_0 [4]),
        .O(\rampVal_3_loc_1_fu_508[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_loc_1_fu_508[6]_i_2 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[4]),
        .I2(\rampVal_3_loc_1_fu_508[4]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[5]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\zext_ln519_cast_reg_3524_reg[7]_0 [5]),
        .O(\rampVal_3_loc_1_fu_508[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_loc_1_fu_508[7]_i_4 
       (.I0(\zext_ln519_cast_reg_3524_reg[7]_0 [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[6]),
        .I2(\rampVal_3_loc_1_fu_508[6]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[7]),
        .I4(icmp_ln1028_reg_3575_pp0_iter10_reg),
        .I5(\zext_ln519_cast_reg_3524_reg[7]_0 [7]),
        .O(\rampVal_3_loc_1_fu_508[7]_i_4_n_3 ));
  FDRE \rampVal_3_loc_1_fu_508_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[0]),
        .R(1'b0));
  FDRE \rampVal_3_loc_1_fu_508_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[1]),
        .R(1'b0));
  FDRE \rampVal_3_loc_1_fu_508_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[2]),
        .R(1'b0));
  FDRE \rampVal_3_loc_1_fu_508_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[3]),
        .R(1'b0));
  FDRE \rampVal_3_loc_1_fu_508_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[4]),
        .R(1'b0));
  FDRE \rampVal_3_loc_1_fu_508_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[5]),
        .R(1'b0));
  FDRE \rampVal_3_loc_1_fu_508_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[6]),
        .R(1'b0));
  FDRE \rampVal_3_loc_1_fu_508_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_3_loc_1_out[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \rampVal_3_new_1_fu_512_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_174),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(\rampVal_3_new_1_fu_512_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .O(\rampVal_reg[7] [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[1]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [1]),
        .I3(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .O(\rampVal_reg[7] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[2]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .O(\rampVal_reg[7] [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[3]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [3]),
        .I3(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .O(\rampVal_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[4]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[4]),
        .O(\rampVal_reg[7] [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[5]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [5]),
        .I3(\rampVal_loc_1_fu_476_reg[5]_0 [2]),
        .O(\rampVal_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[6]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[6]),
        .O(\rampVal_reg[7] [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \rampVal_loc_0_fu_360[7]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(\rampVal_loc_0_fu_360_reg[7] [7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[7]),
        .O(\rampVal_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rampVal_loc_1_fu_476[2]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .I1(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .O(\rampVal_loc_1_fu_476[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_1_fu_476[3]_i_2 
       (.I0(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .I2(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .O(\rampVal_loc_1_fu_476[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal_loc_1_fu_476[4]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[4]),
        .I1(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .I3(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .O(\rampVal_loc_1_fu_476[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rampVal_loc_1_fu_476[5]_i_2 
       (.I0(\rampVal_loc_1_fu_476_reg[5]_0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .I2(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .I4(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[4]),
        .O(\rampVal_loc_1_fu_476[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rampVal_loc_1_fu_476[6]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .I1(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .I3(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[4]),
        .I5(\rampVal_loc_1_fu_476_reg[5]_0 [2]),
        .O(\rampVal_loc_1_fu_476[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rampVal_loc_1_fu_476[7]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[7]),
        .I1(\rampVal_loc_1_fu_476[6]_i_2_n_3 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[6]),
        .O(\rampVal_loc_1_fu_476[7]_i_5_n_3 ));
  FDRE \rampVal_loc_1_fu_476_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[0]),
        .R(1'b0));
  FDRE \rampVal_loc_1_fu_476_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(\rampVal_loc_1_fu_476_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \rampVal_loc_1_fu_476_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[2]),
        .R(1'b0));
  FDRE \rampVal_loc_1_fu_476_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(\rampVal_loc_1_fu_476_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \rampVal_loc_1_fu_476_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[4]),
        .R(1'b0));
  FDRE \rampVal_loc_1_fu_476_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(\rampVal_loc_1_fu_476_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \rampVal_loc_1_fu_476_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[6]),
        .R(1'b0));
  FDRE \rampVal_loc_1_fu_476_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_loc_1_fu_476),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv redYuv_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .cmp6_i_reg_1531(cmp6_i_reg_1531),
        .\g_2_fu_524[1]_i_4 (\cmp2_i210_reg_1516_reg[0]_3 ),
        .\g_2_fu_524[1]_i_4_0 (\g_reg_3619_reg[7]_1 ),
        .\g_2_fu_524[1]_i_4_1 (ap_enable_reg_pp0_iter12_reg_1),
        .\g_2_fu_524[1]_i_4_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .q0(q0),
        .\q0_reg[7]_0 (redYuv_U_n_4),
        .\q0_reg[7]_1 (\q0_reg[7]_4 [1]),
        .\q0_reg[7]_2 (trunc_ln521_reg_3552_pp0_iter9_reg));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[0]_srl4_n_3 ),
        .Q(select_ln314_reg_3680_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[1]_srl4_n_3 ),
        .Q(select_ln314_reg_3680_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[2]_srl4_n_3 ),
        .Q(\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 [0]),
        .R(1'b0));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[3]_srl4_n_3 ),
        .Q(\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 [1]),
        .R(1'b0));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[4]_srl4_n_3 ),
        .Q(\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 [2]),
        .R(1'b0));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[5]_srl4_n_3 ),
        .Q(select_ln314_reg_3680_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[6]_srl4_n_3 ),
        .Q(\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 [3]),
        .R(1'b0));
  FDRE \select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln314_reg_3680_pp0_iter9_reg_reg[7]_srl4_n_3 ),
        .Q(\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0_0 [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[0]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[0] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[0]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[1]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[1] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[1]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[2]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[2] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[2]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[3]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[3] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[3]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[4]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[4] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[4]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[5]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[5] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[5]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[6]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[6] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[6]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter9_reg_reg[7]_srl4 " *) 
  SRL16E \select_ln314_reg_3680_pp0_iter9_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\select_ln314_reg_3680_reg_n_3_[7] ),
        .Q(\select_ln314_reg_3680_pp0_iter9_reg_reg[7]_srl4_n_3 ));
  FDSE \select_ln314_reg_3680_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[0]),
        .Q(\select_ln314_reg_3680_reg_n_3_[0] ),
        .S(select_ln314_reg_3680));
  FDSE \select_ln314_reg_3680_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[1]),
        .Q(\select_ln314_reg_3680_reg_n_3_[1] ),
        .S(select_ln314_reg_3680));
  FDSE \select_ln314_reg_3680_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[2]),
        .Q(\select_ln314_reg_3680_reg_n_3_[2] ),
        .S(select_ln314_reg_3680));
  FDSE \select_ln314_reg_3680_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[3]),
        .Q(\select_ln314_reg_3680_reg_n_3_[3] ),
        .S(select_ln314_reg_3680));
  FDSE \select_ln314_reg_3680_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[4]),
        .Q(\select_ln314_reg_3680_reg_n_3_[4] ),
        .S(select_ln314_reg_3680));
  FDSE \select_ln314_reg_3680_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[5]),
        .Q(\select_ln314_reg_3680_reg_n_3_[5] ),
        .S(select_ln314_reg_3680));
  FDSE \select_ln314_reg_3680_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[6]),
        .Q(\select_ln314_reg_3680_reg_n_3_[6] ),
        .S(select_ln314_reg_3680));
  FDSE \select_ln314_reg_3680_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_8ns_15ns_16_4_1_U57_n_3),
        .D(trunc_ln314_1_fu_1727_p4[7]),
        .Q(\select_ln314_reg_3680_reg_n_3_[7] ),
        .S(select_ln314_reg_3680));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b tpgBarSelRgb_b_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11_reg_2),
        .\conv_i_i260_reg_1556_reg[7] (tpgBarSelRgb_b_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_9 (\g_reg_3619_reg[7]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_9_0 (ap_enable_reg_pp0_iter11_reg_0),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_9_1 (\select_ln314_reg_3680_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_9_2 (\zonePlateVDelta_reg[0]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7] (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_4 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_15_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_5 ),
        .\q0_reg[1]_0 (\q0_reg[1]_8 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r tpgBarSelRgb_r_U
       (.E(blkYuv_ce0),
        .Q({tpgBarSelYuv_y_U_n_9,tpgBarSelYuv_y_U_n_10}),
        .ap_clk(ap_clk),
        .\cmp2_i210_reg_1516_reg[0] (\cmp2_i210_reg_1516_reg[0]_4 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_6 (\select_ln314_reg_3680_reg[7]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_0 (\zonePlateVDelta_reg[0]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_1 (\g_reg_3619_reg[7]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_2 (ap_enable_reg_pp0_iter11_reg_0),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2] (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_9_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3] (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 (\zext_ln519_cast_reg_3524_reg[7]_0 [3]),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_9 ),
        .\q0_reg[2] (tpgBarSelRgb_r_U_n_4),
        .\rampStart_load_reg_1425_reg[3] (\rampStart_load_reg_1425_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22 tpgBarSelYuv_u_U
       (.E(blkYuv_ce0),
        .Q({tpgBarSelYuv_u_U_n_3,tpgBarSelYuv_u_U_n_4}),
        .ap_clk(ap_clk),
        .\q0_reg[7]_0 (\q0_reg[7]_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24 tpgBarSelYuv_v_U
       (.E(blkYuv_ce0),
        .Q({tpgBarSelYuv_u_U_n_3,tpgBarSelYuv_u_U_n_4}),
        .ap_clk(ap_clk),
        .\cmp2_i210_reg_1516_reg[0] (tpgBarSelYuv_v_U_n_5),
        .cmp51_i_reg_1572(cmp51_i_reg_1572),
        .\g_2_fu_524[4]_i_5 (ap_enable_reg_pp0_iter12_reg_1),
        .\g_2_fu_524[6]_i_2_0 (grnYuv_U_n_7),
        .\g_2_fu_524[7]_i_6_0 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .\g_2_fu_524[7]_i_6_1 (\g_2_fu_524_reg[3]_1 ),
        .\g_2_fu_524[7]_i_6_2 (tpgBarSelYuv_y_U_n_6),
        .\g_2_fu_524_reg[6] (\g_2_fu_524_reg[6]_1 ),
        .\g_2_fu_524_reg[6]_0 (\q0_reg[7] ),
        .\g_2_fu_524_reg[6]_1 (\g_2_fu_524[3]_i_4_n_3 ),
        .\g_2_fu_524_reg[6]_2 (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[6]_3 (\g_2_fu_524_reg[6]_2 ),
        .\g_2_fu_524_reg[7] (\g_2_fu_524[7]_i_14_n_3 ),
        .\g_2_fu_524_reg[7]_0 (\g_2_fu_524_reg[7]_1 ),
        .\g_2_fu_524_reg[7]_1 (\g_2_fu_524[7]_i_18_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2] (\outpix_0_2_0_0_0_load376_fu_528[4]_i_8_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 (mul_mul_20s_8ns_28_4_1_U61_n_15),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 (grp_tpgPatternTartanColorBars_fu_1248_n_15),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7] (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 (mul_mul_20s_8ns_28_4_1_U61_n_12),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 (\select_ln314_reg_3680_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 (grp_tpgPatternTartanColorBars_fu_1248_n_17),
        .\q0_reg[0]_0 (q0_reg_0_sn_1),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[4]_0 (tpgBarSelYuv_v_U_n_6),
        .\q0_reg[6]_0 (tpgBarSelYuv_v_U_n_4),
        .\q0_reg[6]_1 (tpgBarSelYuv_v_U_n_10),
        .\q0_reg[6]_2 (tpgBarSelYuv_v_U_n_11),
        .\q0_reg[6]_3 (\q0_reg[6]_0 ),
        .\q0_reg[7]_0 (tpgBarSelYuv_v_U_n_7),
        .\q0_reg[7]_1 (tpgBarSelYuv_v_U_n_8),
        .\q0_reg[7]_2 (tpgBarSelYuv_v_U_n_9),
        .\q0_reg[7]_3 (\hBarSel_4_loc_1_fu_504_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26 tpgBarSelYuv_y_U
       (.D(tpgBarSelYuv_y_U_n_5),
        .E(blkYuv_ce0),
        .Q(\hBarSel_4_loc_1_fu_504_reg[2]_0 ),
        .ap_clk(ap_clk),
        .\g_2_fu_524[3]_i_5 (\hBarSel_4_loc_1_fu_504_reg[0]_1 ),
        .\g_2_fu_524[3]_i_5_0 (\select_ln314_reg_3680_reg[7]_0 ),
        .\g_2_fu_524[3]_i_5_1 (ap_enable_reg_pp0_iter11_reg_0),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0] (\outpix_0_0_0_0_0_load368_fu_520[0]_i_11_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_9_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4] (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_4_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 (flow_control_loop_pipe_sequential_init_U_n_46),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 [4]),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_4 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_5 (\cmp2_i210_reg_1516_reg[0]_4 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_6 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_7 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_10_n_3 ),
        .\q0_reg[0]_0 (tpgBarSelYuv_y_U_n_7),
        .\q0_reg[5]_0 ({\q0_reg[5] [1],tpgBarSelYuv_y_U_n_9,tpgBarSelYuv_y_U_n_10,\q0_reg[5] [0]}),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (tpgBarSelYuv_y_U_n_6),
        .\q0_reg[7]_2 (ap_enable_reg_pp0_iter12_reg_0),
        .\q0_reg[7]_3 (q0_reg_1),
        .\q0_reg[7]_4 (ap_enable_reg_pp0_iter10_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit tpgSinTableArray_9bit_U
       (.A({tpgSinTableArray_9bit_U_n_29,grp_fu_3065_p0}),
        .ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160,flow_control_loop_pipe_sequential_init_U_n_161,tpgSinTableArray_9bit_address2[1:0]}),
        .B(tpgSinTableArray_9bit_address2[10:2]),
        .D(xor_ln1245_fu_1577_p2),
        .DOUTADOUT({q0_reg_0[0],q0_reg}),
        .DOUTBDOUT(q2_reg),
        .ap_clk(ap_clk),
        .\g_reg_3619_reg[7] (\g_reg_3619_reg[7]_1 ),
        .\g_reg_3619_reg[7]_0 (\g_reg_3619_reg[7]_0 ),
        .\g_reg_3619_reg[7]_1 (ap_enable_reg_pp0_iter12_reg_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .q0_reg_0(q0_reg_0[1]),
        .q0_reg_1(tpgSinTableArray_9bit_U_n_27),
        .q0_reg_2(q0_reg_1),
        .q0_reg_3(ap_enable_reg_pp0_iter12_reg_0),
        .q1_reg_0(q1_reg),
        .q1_reg_1(tpgSinTableArray_9bit_U_n_28),
        .q1_reg_2({tpgSinTableArray_9bit_U_n_37,grp_fu_3074_p0}),
        .q1_reg_3({flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163,flow_control_loop_pipe_sequential_init_U_n_164,flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,sel_0}),
        .xor_ln1237_fu_1513_p2(xor_ln1237_fu_1513_p2),
        .xor_ln1241_fu_1545_p2(xor_ln1241_fu_1545_p2));
  FDRE \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(trunc_ln521_reg_3552_pp0_iter9_reg),
        .Q(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \trunc_ln521_reg_3552_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ),
        .Q(trunc_ln521_reg_3552_pp0_iter9_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_10 
       (.I0(\xBar_V_reg_n_3_[7] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [6]),
        .O(\xBar_V[10]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \xBar_V[10]_i_11 
       (.I0(\xBar_V_reg_n_3_[9] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [8]),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [9]),
        .I3(\xBar_V_reg_n_3_[10] ),
        .O(\xBar_V[10]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_12 
       (.I0(\barWidth_cast_cast_reg_3519_reg[10]_0 [7]),
        .I1(\xBar_V_reg_n_3_[8] ),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [8]),
        .I3(\xBar_V_reg_n_3_[9] ),
        .O(\xBar_V[10]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[10]_i_13 
       (.I0(\barWidth_cast_cast_reg_3519_reg[10]_0 [6]),
        .I1(\xBar_V_reg_n_3_[7] ),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [7]),
        .I3(\xBar_V_reg_n_3_[8] ),
        .O(\xBar_V[10]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \xBar_V[10]_i_3 
       (.I0(sub_ln223_fu_1632_p2[10]),
        .I1(\xBar_V_reg[7]_0 ),
        .I2(\xBar_V_reg_n_3_[10] ),
        .I3(\xBar_V_reg_n_3_[9] ),
        .I4(\xBar_V[10]_i_8_n_3 ),
        .O(\xBar_V[10]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[10]_i_8 
       (.I0(\xBar_V_reg_n_3_[7] ),
        .I1(\xBar_V[8]_i_2_n_3 ),
        .I2(\xBar_V_reg_n_3_[6] ),
        .I3(\xBar_V_reg_n_3_[8] ),
        .O(\xBar_V[10]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[10]_i_9 
       (.I0(\xBar_V_reg_n_3_[8] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [7]),
        .O(\xBar_V[10]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \xBar_V[1]_i_1 
       (.I0(sub_ln223_fu_1632_p2[1]),
        .I1(\xBar_V_reg[1]_0 ),
        .I2(\xBar_V_reg[0]_0 ),
        .I3(\xBar_V_reg_n_3_[1] ),
        .O(\xBar_V[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \xBar_V[2]_i_1 
       (.I0(sub_ln223_fu_1632_p2[2]),
        .I1(\xBar_V_reg[1]_0 ),
        .I2(\xBar_V_reg_n_3_[2] ),
        .I3(\xBar_V_reg_n_3_[1] ),
        .I4(\xBar_V_reg[0]_0 ),
        .O(\xBar_V[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \xBar_V[3]_i_1 
       (.I0(sub_ln223_fu_1632_p2[3]),
        .I1(\xBar_V_reg[1]_0 ),
        .I2(\xBar_V_reg_n_3_[3] ),
        .I3(\xBar_V_reg_n_3_[2] ),
        .I4(\xBar_V_reg[0]_0 ),
        .I5(\xBar_V_reg_n_3_[1] ),
        .O(\xBar_V[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \xBar_V[4]_i_1 
       (.I0(sub_ln223_fu_1632_p2[4]),
        .I1(\xBar_V_reg[1]_0 ),
        .I2(\xBar_V_reg_n_3_[4] ),
        .I3(\xBar_V[4]_i_2_n_3 ),
        .O(\xBar_V[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[4]_i_2 
       (.I0(\xBar_V_reg_n_3_[2] ),
        .I1(\xBar_V_reg[0]_0 ),
        .I2(\xBar_V_reg_n_3_[1] ),
        .I3(\xBar_V_reg_n_3_[3] ),
        .O(\xBar_V[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \xBar_V[5]_i_1 
       (.I0(sub_ln223_fu_1632_p2[5]),
        .I1(\xBar_V_reg[1]_0 ),
        .I2(\xBar_V_reg_n_3_[5] ),
        .I3(\xBar_V[5]_i_2_n_3 ),
        .O(\xBar_V[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xBar_V[5]_i_2 
       (.I0(\xBar_V_reg_n_3_[3] ),
        .I1(\xBar_V_reg_n_3_[1] ),
        .I2(\xBar_V_reg[0]_0 ),
        .I3(\xBar_V_reg_n_3_[2] ),
        .I4(\xBar_V_reg_n_3_[4] ),
        .O(\xBar_V[5]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \xBar_V[6]_i_1 
       (.I0(sub_ln223_fu_1632_p2[6]),
        .I1(\xBar_V_reg[1]_0 ),
        .I2(\xBar_V_reg_n_3_[6] ),
        .I3(\xBar_V[8]_i_2_n_3 ),
        .O(\xBar_V[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \xBar_V[7]_i_1 
       (.I0(sub_ln223_fu_1632_p2[7]),
        .I1(\xBar_V_reg[7]_0 ),
        .I2(\xBar_V_reg_n_3_[7] ),
        .I3(\xBar_V_reg_n_3_[6] ),
        .I4(\xBar_V[8]_i_2_n_3 ),
        .O(\xBar_V[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_10 
       (.I0(\barWidth_cast_cast_reg_3519_reg[10]_0 [4]),
        .I1(\xBar_V_reg_n_3_[5] ),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [5]),
        .I3(\xBar_V_reg_n_3_[6] ),
        .O(\xBar_V[7]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_11 
       (.I0(\barWidth_cast_cast_reg_3519_reg[10]_0 [3]),
        .I1(\xBar_V_reg_n_3_[4] ),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [4]),
        .I3(\xBar_V_reg_n_3_[5] ),
        .O(\xBar_V[7]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_12 
       (.I0(\barWidth_cast_cast_reg_3519_reg[10]_0 [2]),
        .I1(\xBar_V_reg_n_3_[3] ),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [3]),
        .I3(\xBar_V_reg_n_3_[4] ),
        .O(\xBar_V[7]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_13 
       (.I0(\barWidth_cast_cast_reg_3519_reg[10]_0 [1]),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [2]),
        .I3(\xBar_V_reg_n_3_[3] ),
        .O(\xBar_V[7]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xBar_V[7]_i_14 
       (.I0(DI[0]),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [1]),
        .I2(\xBar_V_reg_n_3_[2] ),
        .O(\xBar_V[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xBar_V[7]_i_15 
       (.I0(DI[0]),
        .I1(\xBar_V_reg_n_3_[1] ),
        .O(\xBar_V[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xBar_V[7]_i_16 
       (.I0(\xBar_V_reg[0]_0 ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [0]),
        .O(\xBar_V[7]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_3 
       (.I0(\xBar_V_reg_n_3_[6] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [5]),
        .O(\xBar_V[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_4 
       (.I0(\xBar_V_reg_n_3_[5] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [4]),
        .O(\xBar_V[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_5 
       (.I0(\xBar_V_reg_n_3_[4] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [3]),
        .O(\xBar_V[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_6 
       (.I0(\xBar_V_reg_n_3_[3] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [2]),
        .O(\xBar_V[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V[7]_i_7 
       (.I0(\xBar_V_reg_n_3_[2] ),
        .I1(\barWidth_cast_cast_reg_3519_reg[10]_0 [1]),
        .O(\xBar_V[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \xBar_V[7]_i_9 
       (.I0(\barWidth_cast_cast_reg_3519_reg[10]_0 [5]),
        .I1(\xBar_V_reg_n_3_[6] ),
        .I2(\barWidth_cast_cast_reg_3519_reg[10]_0 [6]),
        .I3(\xBar_V_reg_n_3_[7] ),
        .O(\xBar_V[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \xBar_V[8]_i_1 
       (.I0(sub_ln223_fu_1632_p2[8]),
        .I1(\xBar_V_reg[7]_0 ),
        .I2(\xBar_V_reg_n_3_[8] ),
        .I3(\xBar_V_reg_n_3_[7] ),
        .I4(\xBar_V[8]_i_2_n_3 ),
        .I5(\xBar_V_reg_n_3_[6] ),
        .O(\xBar_V[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xBar_V[8]_i_2 
       (.I0(\xBar_V_reg_n_3_[4] ),
        .I1(\xBar_V_reg_n_3_[2] ),
        .I2(\xBar_V_reg[0]_0 ),
        .I3(\xBar_V_reg_n_3_[1] ),
        .I4(\xBar_V_reg_n_3_[3] ),
        .I5(\xBar_V_reg_n_3_[5] ),
        .O(\xBar_V[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \xBar_V[9]_i_1 
       (.I0(sub_ln223_fu_1632_p2[9]),
        .I1(\xBar_V_reg[7]_0 ),
        .I2(\xBar_V_reg_n_3_[9] ),
        .I3(\xBar_V[10]_i_8_n_3 ),
        .O(\xBar_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[0] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V_reg[0]_1 ),
        .Q(\xBar_V_reg[0]_0 ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[10] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[10]_i_3_n_3 ),
        .Q(\xBar_V_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xBar_V_reg[10]_i_6 
       (.CI(\xBar_V_reg[7]_i_2_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xBar_V_reg[10]_i_6_CO_UNCONNECTED [7:2],\xBar_V_reg[10]_i_6_n_9 ,\xBar_V_reg[10]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xBar_V[10]_i_9_n_3 ,\xBar_V[10]_i_10_n_3 }),
        .O({\NLW_xBar_V_reg[10]_i_6_O_UNCONNECTED [7:3],sub_ln223_fu_1632_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\xBar_V[10]_i_11_n_3 ,\xBar_V[10]_i_12_n_3 ,\xBar_V[10]_i_13_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[1] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[1]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[2] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[2]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[3] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[3]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[4] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[4]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[5] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[5]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[6] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[6]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[7] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[7]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xBar_V_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xBar_V_reg[7]_i_2_n_3 ,\xBar_V_reg[7]_i_2_n_4 ,\xBar_V_reg[7]_i_2_n_5 ,\xBar_V_reg[7]_i_2_n_6 ,\xBar_V_reg[7]_i_2_n_7 ,\xBar_V_reg[7]_i_2_n_8 ,\xBar_V_reg[7]_i_2_n_9 ,\xBar_V_reg[7]_i_2_n_10 }),
        .DI({\xBar_V[7]_i_3_n_3 ,\xBar_V[7]_i_4_n_3 ,\xBar_V[7]_i_5_n_3 ,\xBar_V[7]_i_6_n_3 ,\xBar_V[7]_i_7_n_3 ,DI,\xBar_V_reg[0]_0 }),
        .O({sub_ln223_fu_1632_p2[7:1],\barWidth_reg_1566_reg[1] }),
        .S({\xBar_V[7]_i_9_n_3 ,\xBar_V[7]_i_10_n_3 ,\xBar_V[7]_i_11_n_3 ,\xBar_V[7]_i_12_n_3 ,\xBar_V[7]_i_13_n_3 ,\xBar_V[7]_i_14_n_3 ,\xBar_V[7]_i_15_n_3 ,\xBar_V[7]_i_16_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[8] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[8]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[9] 
       (.C(ap_clk),
        .CE(\xBar_V_reg[10]_0 ),
        .D(\xBar_V[9]_i_1_n_3 ),
        .Q(\xBar_V_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  LUT6 #(
    .INIT(64'h4002100808400210)) 
    \xCount_V_2[9]_i_15 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_0[1]),
        .I4(x_4_reg_3544_pp0_iter8_reg[1]),
        .I5(x_4_reg_3544_pp0_iter8_reg[0]),
        .O(S));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[0]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[0]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[0]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[10]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[10]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[10]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[10]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[11]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[11]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[11]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[12]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[12]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[12]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[13]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[13]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[13]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[14]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[14]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[14]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[15]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[15]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[15]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[1]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[1]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[1]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[2]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[2]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[2]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[3]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[3]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[3]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[4]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[4]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[4]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[5]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[5]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[5]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[6]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[6]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[6]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[7]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[7]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[7]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[8]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[8]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[8]_srl8_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter7_reg_reg[9]_srl8 " *) 
  SRL16E \x_4_reg_3544_pp0_iter7_reg_reg[9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[9]),
        .Q(\x_4_reg_3544_pp0_iter7_reg_reg[9]_srl8_n_3 ));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[0]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[10]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[10]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[11]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[11]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[12]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[12]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[13]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_1 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[14]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[14]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[15]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[15]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[1]_srl8_n_3 ),
        .Q(x_4_reg_3544_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[2]_srl8_n_3 ),
        .Q(x_4_reg_3544_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[3]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[3]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[4]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[4]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[5]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[5]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[6]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[6]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[7]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[7]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[8]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3544_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter7_reg_reg[9]_srl8_n_3 ),
        .Q(\x_4_reg_3544_pp0_iter8_reg_reg[9]__0_0 ),
        .R(1'b0));
  FDRE \x_fu_468_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[0]),
        .Q(\x_fu_468_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[10]),
        .Q(\x_fu_468_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[11]),
        .Q(\x_fu_468_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[12]),
        .Q(\x_fu_468_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[13]),
        .Q(\x_fu_468_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[14]),
        .Q(\x_fu_468_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[15]),
        .Q(\x_fu_468_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[1]),
        .Q(\x_fu_468_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[2]),
        .Q(\x_fu_468_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[3]),
        .Q(\x_fu_468_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[4]),
        .Q(\x_fu_468_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[5]),
        .Q(\x_fu_468_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[6]),
        .Q(\x_fu_468_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[7]),
        .Q(\x_fu_468_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[8]),
        .Q(\x_fu_468_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \x_fu_468_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_176),
        .D(x_5_fu_1423_p2[9]),
        .Q(\x_fu_468_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \zext_ln519_cast_reg_3524_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [0]),
        .Q(zext_ln519_cast_reg_3524_reg[0]),
        .R(1'b0));
  FDRE \zext_ln519_cast_reg_3524_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [1]),
        .Q(zext_ln519_cast_reg_3524_reg[1]),
        .R(1'b0));
  FDRE \zext_ln519_cast_reg_3524_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [2]),
        .Q(zext_ln519_cast_reg_3524_reg[2]),
        .R(1'b0));
  FDRE \zext_ln519_cast_reg_3524_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [3]),
        .Q(zext_ln519_cast_reg_3524_reg[3]),
        .R(1'b0));
  FDRE \zext_ln519_cast_reg_3524_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [4]),
        .Q(zext_ln519_cast_reg_3524_reg[4]),
        .R(1'b0));
  FDRE \zext_ln519_cast_reg_3524_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [5]),
        .Q(zext_ln519_cast_reg_3524_reg[5]),
        .R(1'b0));
  FDRE \zext_ln519_cast_reg_3524_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [6]),
        .Q(zext_ln519_cast_reg_3524_reg[6]),
        .R(1'b0));
  FDRE \zext_ln519_cast_reg_3524_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln519_cast_reg_3524_reg[7]_0 [7]),
        .Q(zext_ln519_cast_reg_3524_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(add_ln1297_fu_1752_p2[10]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [2]),
        .O(ap_enable_reg_pp0_iter5_reg_1[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(add_ln1297_fu_1752_p2[11]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [3]),
        .O(ap_enable_reg_pp0_iter5_reg_1[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(add_ln1297_fu_1752_p2[12]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [4]),
        .O(ap_enable_reg_pp0_iter5_reg_1[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(add_ln1297_fu_1752_p2[13]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [5]),
        .O(ap_enable_reg_pp0_iter5_reg_1[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(add_ln1297_fu_1752_p2[14]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [6]),
        .O(ap_enable_reg_pp0_iter5_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(\rampVal_2_flag_0_reg_502_reg[0] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .O(zonePlateVAddr0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(add_ln1297_fu_1752_p2[15]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [7]),
        .O(ap_enable_reg_pp0_iter5_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_502_reg[0] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .I2(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I3(and_ln1293_reg_3605_pp0_iter4_reg),
        .I4(ap_enable_reg_pp0_iter5_reg_0),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_10 
       (.I0(zonePlateVDelta_reg[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[0]),
        .O(\zonePlateVAddr[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(zonePlateVDelta_reg[7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[7]),
        .O(\zonePlateVAddr[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(zonePlateVDelta_reg[6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[6]),
        .O(\zonePlateVAddr[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(zonePlateVDelta_reg[5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[5]),
        .O(\zonePlateVAddr[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(zonePlateVDelta_reg[4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[4]),
        .O(\zonePlateVAddr[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_7 
       (.I0(zonePlateVDelta_reg[3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[3]),
        .O(\zonePlateVAddr[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_8 
       (.I0(zonePlateVDelta_reg[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[2]),
        .O(\zonePlateVAddr[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_9 
       (.I0(zonePlateVDelta_reg[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[1]),
        .O(\zonePlateVAddr[7]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(add_ln1297_fu_1752_p2[8]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [0]),
        .O(ap_enable_reg_pp0_iter5_reg_1[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(add_ln1297_fu_1752_p2[9]),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(and_ln1293_reg_3605_pp0_iter4_reg),
        .I3(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .I4(\zonePlateVAddr_loc_1_fu_472_reg[15]_2 [1]),
        .O(ap_enable_reg_pp0_iter5_reg_1[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[0]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[0]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[0]),
        .O(\zonePlateVAddr_reg[15] [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[10]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[10]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[10]),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[11]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[11]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[11]),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[12]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[12]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[12]),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[13]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[13]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[13]),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[14]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[14]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[14]),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[15]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[15]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[15]),
        .O(\zonePlateVAddr_reg[15] [15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[1]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[1]),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[2]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[2]),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[3]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[3]),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[4]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[4]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[4]),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[5]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[5]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[5]),
        .O(\zonePlateVAddr_reg[15] [5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[6]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[6]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[6]),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[7]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[7]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[7]),
        .O(\zonePlateVAddr_reg[15] [7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[8]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[8]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[8]),
        .O(\zonePlateVAddr_reg[15] [8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zonePlateVAddr_loc_0_fu_352[9]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(icmp_ln519_fu_800_p2),
        .I2(zonePlateVAddr[9]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[9]),
        .O(\zonePlateVAddr_reg[15] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_10 
       (.I0(zonePlateVDelta_reg[11]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[11]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_11 
       (.I0(zonePlateVDelta_reg[10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[10]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_12 
       (.I0(zonePlateVDelta_reg[9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[9]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_13 
       (.I0(zonePlateVDelta_reg[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[8]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_6 
       (.I0(zonePlateVDelta_reg[15]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[15]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_7 
       (.I0(zonePlateVDelta_reg[14]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[14]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_8 
       (.I0(zonePlateVDelta_reg[13]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[13]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr_loc_1_fu_472[15]_i_9 
       (.I0(zonePlateVDelta_reg[12]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[12]),
        .O(\zonePlateVAddr_loc_1_fu_472[15]_i_9_n_3 ));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[0]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[10]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[11]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[12]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[13]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[14]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVAddr_loc_1_fu_472_reg[15]_i_4 
       (.CI(\zonePlateVAddr_reg[7]_i_2_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_CO_UNCONNECTED [7],\zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_4 ,\zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_5 ,\zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_6 ,\zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_7 ,\zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_8 ,\zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_9 ,\zonePlateVAddr_loc_1_fu_472_reg[15]_i_4_n_10 }),
        .DI({1'b0,zonePlateVDelta_reg[14:8]}),
        .O(add_ln1297_fu_1752_p2),
        .S({\zonePlateVAddr_loc_1_fu_472[15]_i_6_n_3 ,\zonePlateVAddr_loc_1_fu_472[15]_i_7_n_3 ,\zonePlateVAddr_loc_1_fu_472[15]_i_8_n_3 ,\zonePlateVAddr_loc_1_fu_472[15]_i_9_n_3 ,\zonePlateVAddr_loc_1_fu_472[15]_i_10_n_3 ,\zonePlateVAddr_loc_1_fu_472[15]_i_11_n_3 ,\zonePlateVAddr_loc_1_fu_472[15]_i_12_n_3 ,\zonePlateVAddr_loc_1_fu_472[15]_i_13_n_3 }));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[1]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[2]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[3]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[4]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[5]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[6]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[7]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[8]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_1_fu_472_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr_loc_1_fu_472),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_loc_1_out[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVAddr_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zonePlateVAddr_reg[7]_i_2_n_3 ,\zonePlateVAddr_reg[7]_i_2_n_4 ,\zonePlateVAddr_reg[7]_i_2_n_5 ,\zonePlateVAddr_reg[7]_i_2_n_6 ,\zonePlateVAddr_reg[7]_i_2_n_7 ,\zonePlateVAddr_reg[7]_i_2_n_8 ,\zonePlateVAddr_reg[7]_i_2_n_9 ,\zonePlateVAddr_reg[7]_i_2_n_10 }),
        .DI(zonePlateVDelta_reg[7:0]),
        .O(O),
        .S({\zonePlateVAddr[7]_i_3_n_3 ,\zonePlateVAddr[7]_i_4_n_3 ,\zonePlateVAddr[7]_i_5_n_3 ,\zonePlateVAddr[7]_i_6_n_3 ,\zonePlateVAddr[7]_i_7_n_3 ,\zonePlateVAddr[7]_i_8_n_3 ,\zonePlateVAddr[7]_i_9_n_3 ,\zonePlateVAddr[7]_i_10_n_3 }));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \zonePlateVDelta[15]_i_1 
       (.I0(\zonePlateVDelta[15]_i_3_n_3 ),
        .I1(\zonePlateVDelta[15]_i_4_n_3 ),
        .I2(\zonePlateVDelta_reg[0]_0 ),
        .I3(\g_reg_3619_reg[7]_1 [0]),
        .I4(\g_reg_3619_reg[7]_1 [1]),
        .I5(ap_enable_reg_pp0_iter12_reg_1),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[15]_i_10 
       (.I0(\zonePlateVDelta_reg[15]_1 [9]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[15]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[15]_i_11 
       (.I0(\zonePlateVDelta_reg[15]_1 [8]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[15]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    \zonePlateVDelta[15]_i_12 
       (.I0(\zonePlateVDelta_reg[15]_0 [15]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(zonePlateVDelta_reg[15]),
        .I4(\zonePlateVDelta_reg[15]_1 [15]),
        .O(\zonePlateVDelta[15]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[15]_i_13 
       (.I0(\zonePlateVDelta_reg[15]_1 [14]),
        .I1(zonePlateVDelta_reg[14]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [14]),
        .O(\zonePlateVDelta[15]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[15]_i_14 
       (.I0(\zonePlateVDelta_reg[15]_1 [13]),
        .I1(zonePlateVDelta_reg[13]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [13]),
        .O(\zonePlateVDelta[15]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[15]_i_15 
       (.I0(\zonePlateVDelta_reg[15]_1 [12]),
        .I1(zonePlateVDelta_reg[12]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [12]),
        .O(\zonePlateVDelta[15]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[15]_i_16 
       (.I0(\zonePlateVDelta_reg[15]_1 [11]),
        .I1(zonePlateVDelta_reg[11]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [11]),
        .O(\zonePlateVDelta[15]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[15]_i_17 
       (.I0(\zonePlateVDelta_reg[15]_1 [10]),
        .I1(zonePlateVDelta_reg[10]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [10]),
        .O(\zonePlateVDelta[15]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[15]_i_18 
       (.I0(\zonePlateVDelta_reg[15]_1 [9]),
        .I1(zonePlateVDelta_reg[9]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [9]),
        .O(\zonePlateVDelta[15]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[15]_i_19 
       (.I0(\zonePlateVDelta_reg[15]_1 [8]),
        .I1(zonePlateVDelta_reg[8]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [8]),
        .O(\zonePlateVDelta[15]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \zonePlateVDelta[15]_i_3 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .O(\zonePlateVDelta[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \zonePlateVDelta[15]_i_4 
       (.I0(ap_enable_reg_pp0_iter5_reg_0),
        .I1(and_ln1293_reg_3605_pp0_iter4_reg),
        .I2(\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0]_0 ),
        .O(\zonePlateVDelta[15]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[15]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [14]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[15]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [13]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[15]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[15]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [12]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[15]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[15]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [11]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[15]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[15]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [10]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[15]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_10 
       (.I0(\zonePlateVDelta_reg[15]_1 [7]),
        .I1(zonePlateVDelta_reg[7]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [7]),
        .O(\zonePlateVDelta[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_11 
       (.I0(\zonePlateVDelta_reg[15]_1 [6]),
        .I1(zonePlateVDelta_reg[6]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [6]),
        .O(\zonePlateVDelta[7]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_12 
       (.I0(\zonePlateVDelta_reg[15]_1 [5]),
        .I1(zonePlateVDelta_reg[5]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [5]),
        .O(\zonePlateVDelta[7]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_13 
       (.I0(\zonePlateVDelta_reg[15]_1 [4]),
        .I1(zonePlateVDelta_reg[4]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [4]),
        .O(\zonePlateVDelta[7]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_14 
       (.I0(\zonePlateVDelta_reg[15]_1 [3]),
        .I1(zonePlateVDelta_reg[3]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [3]),
        .O(\zonePlateVDelta[7]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_15 
       (.I0(\zonePlateVDelta_reg[15]_1 [2]),
        .I1(zonePlateVDelta_reg[2]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [2]),
        .O(\zonePlateVDelta[7]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_16 
       (.I0(\zonePlateVDelta_reg[15]_1 [1]),
        .I1(zonePlateVDelta_reg[1]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [1]),
        .O(\zonePlateVDelta[7]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[7]_i_17 
       (.I0(\zonePlateVDelta_reg[15]_1 [0]),
        .I1(zonePlateVDelta_reg[0]),
        .I2(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [0]),
        .O(\zonePlateVDelta[7]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_1 [7]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [6]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [5]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [4]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [3]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [2]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [1]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[7]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [0]),
        .I1(icmp_ln1286_reg_3601_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[7]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_18 ),
        .Q(zonePlateVDelta_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_16 ),
        .Q(zonePlateVDelta_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_15 ),
        .Q(zonePlateVDelta_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_14 ),
        .Q(zonePlateVDelta_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_13 ),
        .Q(zonePlateVDelta_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_12 ),
        .Q(zonePlateVDelta_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_11 ),
        .Q(zonePlateVDelta_reg[15]),
        .R(1'b0));
  CARRY8 \zonePlateVDelta_reg[15]_i_2 
       (.CI(\zonePlateVDelta_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED [7],\zonePlateVDelta_reg[15]_i_2_n_4 ,\zonePlateVDelta_reg[15]_i_2_n_5 ,\zonePlateVDelta_reg[15]_i_2_n_6 ,\zonePlateVDelta_reg[15]_i_2_n_7 ,\zonePlateVDelta_reg[15]_i_2_n_8 ,\zonePlateVDelta_reg[15]_i_2_n_9 ,\zonePlateVDelta_reg[15]_i_2_n_10 }),
        .DI({1'b0,\zonePlateVDelta[15]_i_5_n_3 ,\zonePlateVDelta[15]_i_6_n_3 ,\zonePlateVDelta[15]_i_7_n_3 ,\zonePlateVDelta[15]_i_8_n_3 ,\zonePlateVDelta[15]_i_9_n_3 ,\zonePlateVDelta[15]_i_10_n_3 ,\zonePlateVDelta[15]_i_11_n_3 }),
        .O({\zonePlateVDelta_reg[15]_i_2_n_11 ,\zonePlateVDelta_reg[15]_i_2_n_12 ,\zonePlateVDelta_reg[15]_i_2_n_13 ,\zonePlateVDelta_reg[15]_i_2_n_14 ,\zonePlateVDelta_reg[15]_i_2_n_15 ,\zonePlateVDelta_reg[15]_i_2_n_16 ,\zonePlateVDelta_reg[15]_i_2_n_17 ,\zonePlateVDelta_reg[15]_i_2_n_18 }),
        .S({\zonePlateVDelta[15]_i_12_n_3 ,\zonePlateVDelta[15]_i_13_n_3 ,\zonePlateVDelta[15]_i_14_n_3 ,\zonePlateVDelta[15]_i_15_n_3 ,\zonePlateVDelta[15]_i_16_n_3 ,\zonePlateVDelta[15]_i_17_n_3 ,\zonePlateVDelta[15]_i_18_n_3 ,\zonePlateVDelta[15]_i_19_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_17 ),
        .Q(zonePlateVDelta_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_16 ),
        .Q(zonePlateVDelta_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_15 ),
        .Q(zonePlateVDelta_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_14 ),
        .Q(zonePlateVDelta_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_13 ),
        .Q(zonePlateVDelta_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_12 ),
        .Q(zonePlateVDelta_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[7]_i_1_n_11 ),
        .Q(zonePlateVDelta_reg[7]),
        .R(1'b0));
  CARRY8 \zonePlateVDelta_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zonePlateVDelta_reg[7]_i_1_n_3 ,\zonePlateVDelta_reg[7]_i_1_n_4 ,\zonePlateVDelta_reg[7]_i_1_n_5 ,\zonePlateVDelta_reg[7]_i_1_n_6 ,\zonePlateVDelta_reg[7]_i_1_n_7 ,\zonePlateVDelta_reg[7]_i_1_n_8 ,\zonePlateVDelta_reg[7]_i_1_n_9 ,\zonePlateVDelta_reg[7]_i_1_n_10 }),
        .DI({\zonePlateVDelta[7]_i_2_n_3 ,\zonePlateVDelta[7]_i_3_n_3 ,\zonePlateVDelta[7]_i_4_n_3 ,\zonePlateVDelta[7]_i_5_n_3 ,\zonePlateVDelta[7]_i_6_n_3 ,\zonePlateVDelta[7]_i_7_n_3 ,\zonePlateVDelta[7]_i_8_n_3 ,\zonePlateVDelta[7]_i_9_n_3 }),
        .O({\zonePlateVDelta_reg[7]_i_1_n_11 ,\zonePlateVDelta_reg[7]_i_1_n_12 ,\zonePlateVDelta_reg[7]_i_1_n_13 ,\zonePlateVDelta_reg[7]_i_1_n_14 ,\zonePlateVDelta_reg[7]_i_1_n_15 ,\zonePlateVDelta_reg[7]_i_1_n_16 ,\zonePlateVDelta_reg[7]_i_1_n_17 ,\zonePlateVDelta_reg[7]_i_1_n_18 }),
        .S({\zonePlateVDelta[7]_i_10_n_3 ,\zonePlateVDelta[7]_i_11_n_3 ,\zonePlateVDelta[7]_i_12_n_3 ,\zonePlateVDelta[7]_i_13_n_3 ,\zonePlateVDelta[7]_i_14_n_3 ,\zonePlateVDelta[7]_i_15_n_3 ,\zonePlateVDelta[7]_i_16_n_3 ,\zonePlateVDelta[7]_i_17_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_18 ),
        .Q(zonePlateVDelta_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld),
        .D(\zonePlateVDelta_reg[15]_i_2_n_17 ),
        .Q(zonePlateVDelta_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv
   (\q0_reg[4]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[4]_1 ,
    \q0_reg[7]_2 ,
    E,
    \q0_reg[4]_2 ,
    ap_clk,
    \g_2_fu_524_reg[7] ,
    \g_2_fu_524_reg[7]_0 ,
    q0,
    \g_2_fu_524_reg[7]_1 ,
    \g_2_fu_524_reg[7]_2 ,
    \g_2_fu_524[4]_i_3 ,
    \g_2_fu_524[4]_i_3_0 ,
    \g_2_fu_524[4]_i_3_1 ,
    \g_2_fu_524[4]_i_3_2 ,
    \g_2_fu_524[1]_i_4 ,
    \g_2_fu_524[1]_i_4_0 ,
    \g_2_fu_524[1]_i_4_1 ,
    \g_2_fu_524[1]_i_4_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    cmp6_i_reg_1531);
  output \q0_reg[4]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[4]_1 ;
  output \q0_reg[7]_2 ;
  input [0:0]E;
  input \q0_reg[4]_2 ;
  input ap_clk;
  input \g_2_fu_524_reg[7] ;
  input \g_2_fu_524_reg[7]_0 ;
  input [0:0]q0;
  input \g_2_fu_524_reg[7]_1 ;
  input \g_2_fu_524_reg[7]_2 ;
  input \g_2_fu_524[4]_i_3 ;
  input \g_2_fu_524[4]_i_3_0 ;
  input \g_2_fu_524[4]_i_3_1 ;
  input \g_2_fu_524[4]_i_3_2 ;
  input \g_2_fu_524[1]_i_4 ;
  input [1:0]\g_2_fu_524[1]_i_4_0 ;
  input \g_2_fu_524[1]_i_4_1 ;
  input \g_2_fu_524[1]_i_4_2 ;
  input [0:0]\q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;
  input cmp6_i_reg_1531;

  wire [0:0]E;
  wire ap_clk;
  wire cmp6_i_reg_1531;
  wire \g_2_fu_524[1]_i_4 ;
  wire [1:0]\g_2_fu_524[1]_i_4_0 ;
  wire \g_2_fu_524[1]_i_4_1 ;
  wire \g_2_fu_524[1]_i_4_2 ;
  wire \g_2_fu_524[4]_i_3 ;
  wire \g_2_fu_524[4]_i_3_0 ;
  wire \g_2_fu_524[4]_i_3_1 ;
  wire \g_2_fu_524[4]_i_3_2 ;
  wire \g_2_fu_524_reg[7] ;
  wire \g_2_fu_524_reg[7]_0 ;
  wire \g_2_fu_524_reg[7]_1 ;
  wire \g_2_fu_524_reg[7]_2 ;
  wire [0:0]q0;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [0:0]\q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire [0:0]redYuv_address0;

  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \g_2_fu_524[1]_i_11 
       (.I0(\q0_reg[7]_0 ),
        .I1(\g_2_fu_524[1]_i_4 ),
        .I2(\g_2_fu_524[1]_i_4_0 [1]),
        .I3(\g_2_fu_524[1]_i_4_0 [0]),
        .I4(\g_2_fu_524[1]_i_4_1 ),
        .I5(\g_2_fu_524[1]_i_4_2 ),
        .O(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \g_2_fu_524[4]_i_10 
       (.I0(\g_2_fu_524_reg[7] ),
        .I1(\q0_reg[4]_0 ),
        .I2(\g_2_fu_524[4]_i_3 ),
        .I3(\g_2_fu_524[4]_i_3_0 ),
        .I4(\g_2_fu_524[4]_i_3_1 ),
        .I5(\g_2_fu_524[4]_i_3_2 ),
        .O(\q0_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h00000BBB01B101B1)) 
    \g_2_fu_524[7]_i_5 
       (.I0(\g_2_fu_524_reg[7] ),
        .I1(\q0_reg[7]_0 ),
        .I2(\g_2_fu_524_reg[7]_0 ),
        .I3(q0),
        .I4(\g_2_fu_524_reg[7]_1 ),
        .I5(\g_2_fu_524_reg[7]_2 ),
        .O(\q0_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \q0[7]_i_1__6 
       (.I0(\q0_reg[7]_3 ),
        .I1(\q0_reg[7]_4 ),
        .I2(cmp6_i_reg_1531),
        .O(redYuv_address0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_2 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(redYuv_address0),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv
   (\q0_reg[7]_0 ,
    \q0_reg[4]_0 ,
    D,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[4]_1 ,
    E,
    \q0_reg[7]_3 ,
    ap_clk,
    \q0_reg[4]_2 ,
    \g_2_fu_524_reg[3] ,
    \g_2_fu_524_reg[3]_0 ,
    \g_2_fu_524_reg[3]_1 ,
    \g_2_fu_524_reg[3]_2 ,
    \g_2_fu_524_reg[3]_3 ,
    \g_2_fu_524_reg[3]_4 ,
    \g_2_fu_524_reg[3]_5 ,
    \g_2_fu_524_reg[3]_6 ,
    \g_2_fu_524_reg[3]_7 ,
    \g_2_fu_524[0]_i_3 ,
    \g_2_fu_524[0]_i_3_0 ,
    \g_2_fu_524[0]_i_3_1 ,
    \g_2_fu_524[0]_i_3_2 ,
    \g_2_fu_524_reg[3]_8 ,
    \g_2_fu_524_reg[2] ,
    \g_2_fu_524_reg[3]_9 ,
    \g_2_fu_524_reg[3]_10 ,
    \g_2_fu_524_reg[2]_0 ,
    \g_2_fu_524_reg[2]_1 ,
    \g_2_fu_524_reg[2]_2 ,
    \g_2_fu_524_reg[2]_3 );
  output \q0_reg[7]_0 ;
  output \q0_reg[4]_0 ;
  output [0:0]D;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[4]_1 ;
  input [0:0]E;
  input \q0_reg[7]_3 ;
  input ap_clk;
  input \q0_reg[4]_2 ;
  input \g_2_fu_524_reg[3] ;
  input \g_2_fu_524_reg[3]_0 ;
  input \g_2_fu_524_reg[3]_1 ;
  input \g_2_fu_524_reg[3]_2 ;
  input \g_2_fu_524_reg[3]_3 ;
  input \g_2_fu_524_reg[3]_4 ;
  input \g_2_fu_524_reg[3]_5 ;
  input \g_2_fu_524_reg[3]_6 ;
  input \g_2_fu_524_reg[3]_7 ;
  input \g_2_fu_524[0]_i_3 ;
  input \g_2_fu_524[0]_i_3_0 ;
  input \g_2_fu_524[0]_i_3_1 ;
  input \g_2_fu_524[0]_i_3_2 ;
  input \g_2_fu_524_reg[3]_8 ;
  input \g_2_fu_524_reg[2] ;
  input \g_2_fu_524_reg[3]_9 ;
  input \g_2_fu_524_reg[3]_10 ;
  input \g_2_fu_524_reg[2]_0 ;
  input \g_2_fu_524_reg[2]_1 ;
  input \g_2_fu_524_reg[2]_2 ;
  input \g_2_fu_524_reg[2]_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \g_2_fu_524[0]_i_3 ;
  wire \g_2_fu_524[0]_i_3_0 ;
  wire \g_2_fu_524[0]_i_3_1 ;
  wire \g_2_fu_524[0]_i_3_2 ;
  wire \g_2_fu_524[3]_i_3_n_3 ;
  wire \g_2_fu_524_reg[2] ;
  wire \g_2_fu_524_reg[2]_0 ;
  wire \g_2_fu_524_reg[2]_1 ;
  wire \g_2_fu_524_reg[2]_2 ;
  wire \g_2_fu_524_reg[2]_3 ;
  wire \g_2_fu_524_reg[3] ;
  wire \g_2_fu_524_reg[3]_0 ;
  wire \g_2_fu_524_reg[3]_1 ;
  wire \g_2_fu_524_reg[3]_10 ;
  wire \g_2_fu_524_reg[3]_2 ;
  wire \g_2_fu_524_reg[3]_3 ;
  wire \g_2_fu_524_reg[3]_4 ;
  wire \g_2_fu_524_reg[3]_5 ;
  wire \g_2_fu_524_reg[3]_6 ;
  wire \g_2_fu_524_reg[3]_7 ;
  wire \g_2_fu_524_reg[3]_8 ;
  wire \g_2_fu_524_reg[3]_9 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;

  LUT6 #(
    .INIT(64'hA2FFA2FF0000A2FF)) 
    \g_2_fu_524[2]_i_2 
       (.I0(\g_2_fu_524_reg[2]_0 ),
        .I1(\q0_reg[4]_0 ),
        .I2(\g_2_fu_524_reg[2]_1 ),
        .I3(\g_2_fu_524_reg[2]_2 ),
        .I4(\g_2_fu_524_reg[2]_3 ),
        .I5(\g_2_fu_524_reg[2] ),
        .O(\q0_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h00DF00DCFFDFFFDC)) 
    \g_2_fu_524[3]_i_1 
       (.I0(\g_2_fu_524_reg[3] ),
        .I1(\g_2_fu_524[3]_i_3_n_3 ),
        .I2(\g_2_fu_524_reg[3]_0 ),
        .I3(\g_2_fu_524_reg[3]_1 ),
        .I4(\q0_reg[7]_1 ),
        .I5(\g_2_fu_524_reg[3]_2 ),
        .O(D));
  LUT5 #(
    .INIT(32'hFF8F8F8F)) 
    \g_2_fu_524[3]_i_3 
       (.I0(\g_2_fu_524_reg[3]_8 ),
        .I1(\q0_reg[4]_0 ),
        .I2(\g_2_fu_524_reg[2] ),
        .I3(\g_2_fu_524_reg[3]_9 ),
        .I4(\g_2_fu_524_reg[3]_10 ),
        .O(\g_2_fu_524[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEFEAEA)) 
    \g_2_fu_524[3]_i_5 
       (.I0(\g_2_fu_524_reg[3]_3 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\g_2_fu_524_reg[3]_4 ),
        .I3(\g_2_fu_524_reg[3]_5 ),
        .I4(\g_2_fu_524_reg[3]_6 ),
        .I5(\g_2_fu_524_reg[3]_7 ),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \g_2_fu_524[4]_i_11 
       (.I0(\q0_reg[7]_0 ),
        .I1(\g_2_fu_524_reg[3]_4 ),
        .I2(\g_2_fu_524[0]_i_3 ),
        .I3(\g_2_fu_524[0]_i_3_0 ),
        .I4(\g_2_fu_524[0]_i_3_1 ),
        .I5(\g_2_fu_524[0]_i_3_2 ),
        .O(\q0_reg[7]_2 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_2 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv
   (q0,
    \q0_reg[7]_0 ,
    E,
    ap_clk,
    \g_2_fu_524[1]_i_4 ,
    \g_2_fu_524[1]_i_4_0 ,
    \g_2_fu_524[1]_i_4_1 ,
    \g_2_fu_524[1]_i_4_2 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    cmp6_i_reg_1531);
  output [0:0]q0;
  output \q0_reg[7]_0 ;
  input [0:0]E;
  input ap_clk;
  input \g_2_fu_524[1]_i_4 ;
  input [1:0]\g_2_fu_524[1]_i_4_0 ;
  input \g_2_fu_524[1]_i_4_1 ;
  input \g_2_fu_524[1]_i_4_2 ;
  input [0:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input cmp6_i_reg_1531;

  wire [0:0]E;
  wire ap_clk;
  wire cmp6_i_reg_1531;
  wire \g_2_fu_524[1]_i_4 ;
  wire [1:0]\g_2_fu_524[1]_i_4_0 ;
  wire \g_2_fu_524[1]_i_4_1 ;
  wire \g_2_fu_524[1]_i_4_2 ;
  wire [0:0]q0;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [1:1]redYuv_address0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \g_2_fu_524[1]_i_10 
       (.I0(q0),
        .I1(\g_2_fu_524[1]_i_4 ),
        .I2(\g_2_fu_524[1]_i_4_0 [1]),
        .I3(\g_2_fu_524[1]_i_4_0 [0]),
        .I4(\g_2_fu_524[1]_i_4_1 ),
        .I5(\g_2_fu_524[1]_i_4_2 ),
        .O(\q0_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \q0[7]_i_1__7 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_2 ),
        .I2(cmp6_i_reg_1531),
        .O(redYuv_address0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(redYuv_address0),
        .Q(q0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit
   (DOUTADOUT,
    DOUTBDOUT,
    q0_reg_0,
    q1_reg_0,
    D,
    q0_reg_1,
    q1_reg_1,
    A,
    q1_reg_2,
    xor_ln1237_fu_1513_p2,
    xor_ln1241_fu_1545_p2,
    ap_clk,
    ADDRARDADDR,
    B,
    q1_reg_3,
    grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg,
    q0_reg_2,
    q0_reg_3,
    \g_reg_3619_reg[7] ,
    \g_reg_3619_reg[7]_0 ,
    \g_reg_3619_reg[7]_1 );
  output [7:0]DOUTADOUT;
  output [6:0]DOUTBDOUT;
  output [0:0]q0_reg_0;
  output [6:0]q1_reg_0;
  output [0:0]D;
  output q0_reg_1;
  output q1_reg_1;
  output [7:0]A;
  output [7:0]q1_reg_2;
  output [0:0]xor_ln1237_fu_1513_p2;
  output [0:0]xor_ln1241_fu_1545_p2;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [8:0]B;
  input [9:0]q1_reg_3;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg;
  input q0_reg_2;
  input q0_reg_3;
  input [1:0]\g_reg_3619_reg[7] ;
  input \g_reg_3619_reg[7]_0 ;
  input \g_reg_3619_reg[7]_1 ;

  wire [7:0]A;
  wire [10:0]ADDRARDADDR;
  wire [8:0]B;
  wire [0:0]D;
  wire [7:0]DOUTADOUT;
  wire [6:0]DOUTBDOUT;
  wire ap_clk;
  wire [1:0]\g_reg_3619_reg[7] ;
  wire \g_reg_3619_reg[7]_0 ;
  wire \g_reg_3619_reg[7]_1 ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg;
  wire [0:0]q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire [8:7]\^q1_reg ;
  wire [6:0]q1_reg_0;
  wire q1_reg_1;
  wire [7:0]q1_reg_2;
  wire [9:0]q1_reg_3;
  wire [8:7]q2_reg;
  wire tpgSinTableArray_9bit_ce0;
  wire [0:0]xor_ln1237_fu_1513_p2;
  wire [0:0]xor_ln1241_fu_1545_p2;
  wire [15:0]NLW_q0_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q0_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q0_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q0_reg_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:1]NLW_q0_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:1]NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_q1_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:1]NLW_q1_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \b_reg_3624[7]_i_3 
       (.I0(DOUTADOUT[7]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000000000060)) 
    \g_reg_3619[7]_i_1 
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(\g_reg_3619_reg[7] [0]),
        .I3(\g_reg_3619_reg[7] [1]),
        .I4(\g_reg_3619_reg[7]_0 ),
        .I5(\g_reg_3619_reg[7]_1 ),
        .O(q1_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \g_reg_3619[7]_i_2 
       (.I0(\^q1_reg [7]),
        .O(xor_ln1241_fu_1545_p2));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__2
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__1
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOUTBDOUT[6]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_2__2
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .O(q1_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__1
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOUTBDOUT[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__2
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(q1_reg_0[6]),
        .O(q1_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOUTBDOUT[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(q1_reg_0[5]),
        .O(q1_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOUTBDOUT[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(q1_reg_0[4]),
        .O(q1_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOUTBDOUT[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(q1_reg_0[3]),
        .O(q1_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOUTBDOUT[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(q1_reg_0[2]),
        .O(q1_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOUTBDOUT[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(q1_reg_0[1]),
        .O(q1_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_9
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(q1_reg_0[0]),
        .O(q1_reg_2[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "tpgSinTableArray_9bit_U/q0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({B,ADDRARDADDR[1:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q0_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q0_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q0_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q0_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q0_reg_DOUTADOUT_UNCONNECTED[15:8],DOUTADOUT}),
        .DOUTBDOUT({NLW_q0_reg_DOUTBDOUT_UNCONNECTED[15:8],q2_reg[7],DOUTBDOUT}),
        .DOUTPADOUTP({NLW_q0_reg_DOUTPADOUTP_UNCONNECTED[1],q0_reg_0}),
        .DOUTPBDOUTP({NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED[1],q2_reg[8]}),
        .ENARDEN(tpgSinTableArray_9bit_ce0),
        .ENBWREN(tpgSinTableArray_9bit_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h8A)) 
    q0_reg_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg),
        .I1(q0_reg_2),
        .I2(q0_reg_3),
        .O(tpgSinTableArray_9bit_ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "tpgSinTableArray_9bit_U/q1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({q1_reg_3,ADDRARDADDR[0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q1_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q1_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q1_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q1_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q1_reg_DOUTADOUT_UNCONNECTED[15:8],\^q1_reg [7],q1_reg_0}),
        .DOUTBDOUT(NLW_q1_reg_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP({NLW_q1_reg_DOUTPADOUTP_UNCONNECTED[1],\^q1_reg [8]}),
        .DOUTPBDOUTP(NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(tpgSinTableArray_9bit_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000000060)) 
    \r_reg_3613[7]_i_1 
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(\g_reg_3619_reg[7] [0]),
        .I3(\g_reg_3619_reg[7] [1]),
        .I4(\g_reg_3619_reg[7]_0 ),
        .I5(\g_reg_3619_reg[7]_1 ),
        .O(q0_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \r_reg_3613[7]_i_2 
       (.I0(q2_reg[7]),
        .O(xor_ln1237_fu_1513_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground
   (Q,
    \x_1_fu_130_reg[15] ,
    \boxTop_fu_134_reg[15] ,
    \y_fu_104_reg[15]_0 ,
    \boxLeft_fu_138_reg[15] ,
    \tobool_reg_506_reg[0]_0 ,
    icmp_ln1921_reg_590,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    shiftReg_ce,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    in,
    ap_clk,
    and4_i_fu_286_p2,
    and_ln1921_fu_586_p2,
    and10_i_fu_300_p2,
    and24_i_fu_314_p2,
    icmp_fu_334_p2,
    cmp11_i159_fu_250_p2,
    cmp13_i_fu_264_p2,
    motionSpeed_c_dout,
    D,
    S,
    \vMax_reg_531_reg[15]_0 ,
    \loopWidth_reg_496_reg[15]_0 ,
    \hMax_reg_526_reg[7]_0 ,
    \hMax_reg_526_reg[15]_0 ,
    i__carry_i_8,
    i__carry__0_i_8,
    i__carry_i_8__0,
    i__carry__0_i_8__0,
    ap_rst_n_inv,
    \tobool_reg_506_reg[0]_1 ,
    \icmp_ln1921_reg_590_reg[0]_0 ,
    shiftReg_ce_0,
    ovrlayYUV_full_n,
    bckgndYUV_empty_n,
    out,
    \boxLeft_fu_138_reg[0] ,
    \and_ln1921_reg_989_reg[0] ,
    ap_rst_n,
    tpgForeground_U0_motionSpeed_read,
    \empty_69_reg_551_reg[7]_0 ,
    \empty_reg_474_reg[7]_0 ,
    \empty_70_reg_561_reg[7]_0 ,
    SS);
  output [1:0]Q;
  output [15:0]\x_1_fu_130_reg[15] ;
  output [15:0]\boxTop_fu_134_reg[15] ;
  output [15:0]\y_fu_104_reg[15]_0 ;
  output [15:0]\boxLeft_fu_138_reg[15] ;
  output \tobool_reg_506_reg[0]_0 ;
  output icmp_ln1921_reg_590;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output shiftReg_ce;
  output ap_enable_reg_pp0_iter3_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output [23:0]in;
  input ap_clk;
  input and4_i_fu_286_p2;
  input and_ln1921_fu_586_p2;
  input and10_i_fu_300_p2;
  input and24_i_fu_314_p2;
  input icmp_fu_334_p2;
  input cmp11_i159_fu_250_p2;
  input cmp13_i_fu_264_p2;
  input [7:0]motionSpeed_c_dout;
  input [15:0]D;
  input [7:0]S;
  input [7:0]\vMax_reg_531_reg[15]_0 ;
  input [15:0]\loopWidth_reg_496_reg[15]_0 ;
  input [7:0]\hMax_reg_526_reg[7]_0 ;
  input [7:0]\hMax_reg_526_reg[15]_0 ;
  input [7:0]i__carry_i_8;
  input [7:0]i__carry__0_i_8;
  input [7:0]i__carry_i_8__0;
  input [7:0]i__carry__0_i_8__0;
  input ap_rst_n_inv;
  input \tobool_reg_506_reg[0]_1 ;
  input \icmp_ln1921_reg_590_reg[0]_0 ;
  input shiftReg_ce_0;
  input ovrlayYUV_full_n;
  input bckgndYUV_empty_n;
  input [23:0]out;
  input \boxLeft_fu_138_reg[0] ;
  input \and_ln1921_reg_989_reg[0] ;
  input ap_rst_n;
  input tpgForeground_U0_motionSpeed_read;
  input [7:0]\empty_69_reg_551_reg[7]_0 ;
  input [7:0]\empty_reg_474_reg[7]_0 ;
  input [7:0]\empty_70_reg_561_reg[7]_0 ;
  input [0:0]SS;

  wire [15:0]D;
  wire [1:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire and10_i_fu_300_p2;
  wire and10_i_reg_541;
  wire and24_i_fu_314_p2;
  wire and24_i_reg_546;
  wire and4_i_fu_286_p2;
  wire and4_i_reg_536;
  wire and_ln1921_fu_586_p2;
  wire \and_ln1921_reg_989_reg[0] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bckgndYUV_empty_n;
  wire [15:0]boxHCoord;
  wire boxHCoord0__0_carry__0_n_10;
  wire boxHCoord0__0_carry__0_n_11;
  wire boxHCoord0__0_carry__0_n_12;
  wire boxHCoord0__0_carry__0_n_13;
  wire boxHCoord0__0_carry__0_n_14;
  wire boxHCoord0__0_carry__0_n_15;
  wire boxHCoord0__0_carry__0_n_16;
  wire boxHCoord0__0_carry__0_n_17;
  wire boxHCoord0__0_carry__0_n_18;
  wire boxHCoord0__0_carry__0_n_4;
  wire boxHCoord0__0_carry__0_n_5;
  wire boxHCoord0__0_carry__0_n_6;
  wire boxHCoord0__0_carry__0_n_7;
  wire boxHCoord0__0_carry__0_n_8;
  wire boxHCoord0__0_carry__0_n_9;
  wire boxHCoord0__0_carry_n_10;
  wire boxHCoord0__0_carry_n_11;
  wire boxHCoord0__0_carry_n_12;
  wire boxHCoord0__0_carry_n_13;
  wire boxHCoord0__0_carry_n_14;
  wire boxHCoord0__0_carry_n_15;
  wire boxHCoord0__0_carry_n_16;
  wire boxHCoord0__0_carry_n_17;
  wire boxHCoord0__0_carry_n_18;
  wire boxHCoord0__0_carry_n_3;
  wire boxHCoord0__0_carry_n_4;
  wire boxHCoord0__0_carry_n_5;
  wire boxHCoord0__0_carry_n_6;
  wire boxHCoord0__0_carry_n_7;
  wire boxHCoord0__0_carry_n_8;
  wire boxHCoord0__0_carry_n_9;
  wire boxHCoord0_carry__0_n_10;
  wire boxHCoord0_carry__0_n_11;
  wire boxHCoord0_carry__0_n_12;
  wire boxHCoord0_carry__0_n_13;
  wire boxHCoord0_carry__0_n_14;
  wire boxHCoord0_carry__0_n_15;
  wire boxHCoord0_carry__0_n_16;
  wire boxHCoord0_carry__0_n_17;
  wire boxHCoord0_carry__0_n_18;
  wire boxHCoord0_carry__0_n_4;
  wire boxHCoord0_carry__0_n_5;
  wire boxHCoord0_carry__0_n_6;
  wire boxHCoord0_carry__0_n_7;
  wire boxHCoord0_carry__0_n_8;
  wire boxHCoord0_carry__0_n_9;
  wire boxHCoord0_carry_n_10;
  wire boxHCoord0_carry_n_11;
  wire boxHCoord0_carry_n_12;
  wire boxHCoord0_carry_n_13;
  wire boxHCoord0_carry_n_14;
  wire boxHCoord0_carry_n_15;
  wire boxHCoord0_carry_n_16;
  wire boxHCoord0_carry_n_17;
  wire boxHCoord0_carry_n_3;
  wire boxHCoord0_carry_n_4;
  wire boxHCoord0_carry_n_5;
  wire boxHCoord0_carry_n_6;
  wire boxHCoord0_carry_n_7;
  wire boxHCoord0_carry_n_8;
  wire boxHCoord0_carry_n_9;
  wire [15:0]boxHCoord_loc_0_fu_112;
  wire \boxLeft_fu_138_reg[0] ;
  wire [15:0]\boxLeft_fu_138_reg[15] ;
  wire [15:0]\boxTop_fu_134_reg[15] ;
  wire [15:0]boxVCoord;
  wire boxVCoord0__0_carry__0_n_10;
  wire boxVCoord0__0_carry__0_n_11;
  wire boxVCoord0__0_carry__0_n_12;
  wire boxVCoord0__0_carry__0_n_13;
  wire boxVCoord0__0_carry__0_n_14;
  wire boxVCoord0__0_carry__0_n_15;
  wire boxVCoord0__0_carry__0_n_16;
  wire boxVCoord0__0_carry__0_n_17;
  wire boxVCoord0__0_carry__0_n_18;
  wire boxVCoord0__0_carry__0_n_4;
  wire boxVCoord0__0_carry__0_n_5;
  wire boxVCoord0__0_carry__0_n_6;
  wire boxVCoord0__0_carry__0_n_7;
  wire boxVCoord0__0_carry__0_n_8;
  wire boxVCoord0__0_carry__0_n_9;
  wire boxVCoord0__0_carry_n_10;
  wire boxVCoord0__0_carry_n_11;
  wire boxVCoord0__0_carry_n_12;
  wire boxVCoord0__0_carry_n_13;
  wire boxVCoord0__0_carry_n_14;
  wire boxVCoord0__0_carry_n_15;
  wire boxVCoord0__0_carry_n_16;
  wire boxVCoord0__0_carry_n_17;
  wire boxVCoord0__0_carry_n_18;
  wire boxVCoord0__0_carry_n_3;
  wire boxVCoord0__0_carry_n_4;
  wire boxVCoord0__0_carry_n_5;
  wire boxVCoord0__0_carry_n_6;
  wire boxVCoord0__0_carry_n_7;
  wire boxVCoord0__0_carry_n_8;
  wire boxVCoord0__0_carry_n_9;
  wire boxVCoord0_carry__0_n_10;
  wire boxVCoord0_carry__0_n_11;
  wire boxVCoord0_carry__0_n_12;
  wire boxVCoord0_carry__0_n_13;
  wire boxVCoord0_carry__0_n_14;
  wire boxVCoord0_carry__0_n_15;
  wire boxVCoord0_carry__0_n_16;
  wire boxVCoord0_carry__0_n_17;
  wire boxVCoord0_carry__0_n_18;
  wire boxVCoord0_carry__0_n_4;
  wire boxVCoord0_carry__0_n_5;
  wire boxVCoord0_carry__0_n_6;
  wire boxVCoord0_carry__0_n_7;
  wire boxVCoord0_carry__0_n_8;
  wire boxVCoord0_carry__0_n_9;
  wire boxVCoord0_carry_n_10;
  wire boxVCoord0_carry_n_11;
  wire boxVCoord0_carry_n_12;
  wire boxVCoord0_carry_n_13;
  wire boxVCoord0_carry_n_14;
  wire boxVCoord0_carry_n_15;
  wire boxVCoord0_carry_n_16;
  wire boxVCoord0_carry_n_17;
  wire boxVCoord0_carry_n_3;
  wire boxVCoord0_carry_n_4;
  wire boxVCoord0_carry_n_5;
  wire boxVCoord0_carry_n_6;
  wire boxVCoord0_carry_n_7;
  wire boxVCoord0_carry_n_8;
  wire boxVCoord0_carry_n_9;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[0] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[10] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[11] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[12] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[13] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[14] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[15] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[1] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[2] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[3] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[4] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[5] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[6] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[7] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[8] ;
  wire \boxVCoord_loc_0_fu_108_reg_n_3_[9] ;
  wire cmp11_i159_fu_250_p2;
  wire cmp11_i159_reg_511;
  wire cmp13_i_fu_264_p2;
  wire cmp13_i_reg_521;
  wire [7:0]empty_69_reg_551;
  wire [7:0]\empty_69_reg_551_reg[7]_0 ;
  wire [7:0]empty_70_reg_561;
  wire [7:0]\empty_70_reg_561_reg[7]_0 ;
  wire [7:0]empty_reg_474;
  wire [7:0]\empty_reg_474_reg[7]_0 ;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_100;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_101;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_102;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_103;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_104;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_105;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_106;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_107;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_108;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_109;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_110;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_111;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_112;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_113;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_114;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_115;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_116;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_117;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_118;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_119;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_120;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_121;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_122;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_123;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_124;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_125;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_126;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_127;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_128;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_129;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_131;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_132;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_133;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_134;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_135;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_136;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_137;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_138;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_139;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_140;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_141;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_142;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_143;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_144;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_145;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_146;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_147;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_148;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_149;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_150;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_151;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_152;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_153;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_154;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_155;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_156;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_157;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_158;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_159;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_160;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_161;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_162;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_59;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_60;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_61;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_62;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_63;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_64;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_65;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_66;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_67;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_68;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_69;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_70;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_71;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_72;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_73;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_74;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_75;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_76;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_77;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_78;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_79;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_80;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_81;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_82;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_83;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_84;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_85;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_86;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_87;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_88;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_89;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_90;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_91;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_92;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_93;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_94;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_95;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_96;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_97;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_98;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_99;
  wire [15:0]hMax_fu_270_p2;
  wire hMax_fu_270_p2_carry__0_n_10;
  wire hMax_fu_270_p2_carry__0_n_4;
  wire hMax_fu_270_p2_carry__0_n_5;
  wire hMax_fu_270_p2_carry__0_n_6;
  wire hMax_fu_270_p2_carry__0_n_7;
  wire hMax_fu_270_p2_carry__0_n_8;
  wire hMax_fu_270_p2_carry__0_n_9;
  wire hMax_fu_270_p2_carry_n_10;
  wire hMax_fu_270_p2_carry_n_3;
  wire hMax_fu_270_p2_carry_n_4;
  wire hMax_fu_270_p2_carry_n_5;
  wire hMax_fu_270_p2_carry_n_6;
  wire hMax_fu_270_p2_carry_n_7;
  wire hMax_fu_270_p2_carry_n_8;
  wire hMax_fu_270_p2_carry_n_9;
  wire [15:0]hMax_reg_526;
  wire [7:0]\hMax_reg_526_reg[15]_0 ;
  wire [7:0]\hMax_reg_526_reg[7]_0 ;
  wire [7:0]i__carry__0_i_8;
  wire [7:0]i__carry__0_i_8__0;
  wire [7:0]i__carry_i_8;
  wire [7:0]i__carry_i_8__0;
  wire icmp_fu_334_p2;
  wire icmp_ln1921_reg_590;
  wire \icmp_ln1921_reg_590_reg[0]_0 ;
  wire icmp_reg_556;
  wire [23:0]in;
  wire [15:0]loopHeight_reg_501;
  wire [15:0]loopWidth_reg_496;
  wire [15:0]\loopWidth_reg_496_reg[15]_0 ;
  wire [7:0]motionSpeed_c_dout;
  wire [23:0]out;
  wire ovrlayYUV_full_n;
  wire [6:6]pixOut_reg_516;
  wire \pixOut_reg_516[6]_i_1_n_3 ;
  wire \select_ln1933_reg_571_reg_n_3_[0] ;
  wire \select_ln1933_reg_571_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire \tobool_reg_506_reg[0]_0 ;
  wire \tobool_reg_506_reg[0]_1 ;
  wire tpgForeground_U0_motionSpeed_read;
  wire [15:0]vMax_fu_276_p20_out;
  wire vMax_fu_276_p2_carry__0_n_10;
  wire vMax_fu_276_p2_carry__0_n_4;
  wire vMax_fu_276_p2_carry__0_n_5;
  wire vMax_fu_276_p2_carry__0_n_6;
  wire vMax_fu_276_p2_carry__0_n_7;
  wire vMax_fu_276_p2_carry__0_n_8;
  wire vMax_fu_276_p2_carry__0_n_9;
  wire vMax_fu_276_p2_carry_n_10;
  wire vMax_fu_276_p2_carry_n_3;
  wire vMax_fu_276_p2_carry_n_4;
  wire vMax_fu_276_p2_carry_n_5;
  wire vMax_fu_276_p2_carry_n_6;
  wire vMax_fu_276_p2_carry_n_7;
  wire vMax_fu_276_p2_carry_n_8;
  wire vMax_fu_276_p2_carry_n_9;
  wire [15:0]vMax_reg_531;
  wire [7:0]\vMax_reg_531_reg[15]_0 ;
  wire [15:0]\x_1_fu_130_reg[15] ;
  wire [15:0]y_1_reg_576;
  wire [15:0]y_2_fu_392_p2;
  wire y_2_fu_392_p2_carry__0_n_10;
  wire y_2_fu_392_p2_carry__0_n_5;
  wire y_2_fu_392_p2_carry__0_n_6;
  wire y_2_fu_392_p2_carry__0_n_7;
  wire y_2_fu_392_p2_carry__0_n_8;
  wire y_2_fu_392_p2_carry__0_n_9;
  wire y_2_fu_392_p2_carry_n_10;
  wire y_2_fu_392_p2_carry_n_3;
  wire y_2_fu_392_p2_carry_n_4;
  wire y_2_fu_392_p2_carry_n_5;
  wire y_2_fu_392_p2_carry_n_6;
  wire y_2_fu_392_p2_carry_n_7;
  wire y_2_fu_392_p2_carry_n_8;
  wire y_2_fu_392_p2_carry_n_9;
  wire \y_fu_104[15]_i_10_n_3 ;
  wire \y_fu_104[15]_i_11_n_3 ;
  wire \y_fu_104[15]_i_5_n_3 ;
  wire \y_fu_104[15]_i_6_n_3 ;
  wire \y_fu_104[15]_i_7_n_3 ;
  wire \y_fu_104[15]_i_8_n_3 ;
  wire \y_fu_104[15]_i_9_n_3 ;
  wire [15:0]\y_fu_104_reg[15]_0 ;
  wire [8:1]zext_ln1872_1;
  wire [7:7]NLW_boxHCoord0__0_carry__0_CO_UNCONNECTED;
  wire [0:0]NLW_boxHCoord0_carry_O_UNCONNECTED;
  wire [7:7]NLW_boxHCoord0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_boxVCoord0__0_carry__0_CO_UNCONNECTED;
  wire [0:0]NLW_boxVCoord0_carry_O_UNCONNECTED;
  wire [7:7]NLW_boxVCoord0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_hMax_fu_270_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_vMax_fu_276_p2_carry__0_CO_UNCONNECTED;
  wire [7:6]NLW_y_2_fu_392_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_y_2_fu_392_p2_carry__0_O_UNCONNECTED;

  FDRE \and10_i_reg_541_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and10_i_fu_300_p2),
        .Q(and10_i_reg_541),
        .R(1'b0));
  FDRE \and24_i_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and24_i_fu_314_p2),
        .Q(and24_i_reg_546),
        .R(1'b0));
  FDRE \and4_i_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and4_i_fu_286_p2),
        .Q(and4_i_reg_536),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(tpgForeground_U0_motionSpeed_read),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\y_fu_104[15]_i_5_n_3 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(tpgForeground_U0_motionSpeed_read),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxHCoord0__0_carry
       (.CI(\boxLeft_fu_138_reg[15] [0]),
        .CI_TOP(1'b0),
        .CO({boxHCoord0__0_carry_n_3,boxHCoord0__0_carry_n_4,boxHCoord0__0_carry_n_5,boxHCoord0__0_carry_n_6,boxHCoord0__0_carry_n_7,boxHCoord0__0_carry_n_8,boxHCoord0__0_carry_n_9,boxHCoord0__0_carry_n_10}),
        .DI({\boxLeft_fu_138_reg[15] [7:1],grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_93}),
        .O({boxHCoord0__0_carry_n_11,boxHCoord0__0_carry_n_12,boxHCoord0__0_carry_n_13,boxHCoord0__0_carry_n_14,boxHCoord0__0_carry_n_15,boxHCoord0__0_carry_n_16,boxHCoord0__0_carry_n_17,boxHCoord0__0_carry_n_18}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_121,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_122,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_123,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_124,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_125,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_126,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_127,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_128}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxHCoord0__0_carry__0
       (.CI(boxHCoord0__0_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_boxHCoord0__0_carry__0_CO_UNCONNECTED[7],boxHCoord0__0_carry__0_n_4,boxHCoord0__0_carry__0_n_5,boxHCoord0__0_carry__0_n_6,boxHCoord0__0_carry__0_n_7,boxHCoord0__0_carry__0_n_8,boxHCoord0__0_carry__0_n_9,boxHCoord0__0_carry__0_n_10}),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57}),
        .O({boxHCoord0__0_carry__0_n_11,boxHCoord0__0_carry__0_n_12,boxHCoord0__0_carry__0_n_13,boxHCoord0__0_carry__0_n_14,boxHCoord0__0_carry__0_n_15,boxHCoord0__0_carry__0_n_16,boxHCoord0__0_carry__0_n_17,boxHCoord0__0_carry__0_n_18}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_131,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_132,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_133,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_134,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_135,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_136,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_137,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_138}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxHCoord0_carry
       (.CI(\boxLeft_fu_138_reg[15] [0]),
        .CI_TOP(1'b0),
        .CO({boxHCoord0_carry_n_3,boxHCoord0_carry_n_4,boxHCoord0_carry_n_5,boxHCoord0_carry_n_6,boxHCoord0_carry_n_7,boxHCoord0_carry_n_8,boxHCoord0_carry_n_9,boxHCoord0_carry_n_10}),
        .DI({\boxLeft_fu_138_reg[15] [7:1],grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_94}),
        .O({boxHCoord0_carry_n_11,boxHCoord0_carry_n_12,boxHCoord0_carry_n_13,boxHCoord0_carry_n_14,boxHCoord0_carry_n_15,boxHCoord0_carry_n_16,boxHCoord0_carry_n_17,NLW_boxHCoord0_carry_O_UNCONNECTED[0]}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_103,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_104,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_105,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_106,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_107,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_108,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_109,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_110}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxHCoord0_carry__0
       (.CI(boxHCoord0_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_boxHCoord0_carry__0_CO_UNCONNECTED[7],boxHCoord0_carry__0_n_4,boxHCoord0_carry__0_n_5,boxHCoord0_carry__0_n_6,boxHCoord0_carry__0_n_7,boxHCoord0_carry__0_n_8,boxHCoord0_carry__0_n_9,boxHCoord0_carry__0_n_10}),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57}),
        .O({boxHCoord0_carry__0_n_11,boxHCoord0_carry__0_n_12,boxHCoord0_carry__0_n_13,boxHCoord0_carry__0_n_14,boxHCoord0_carry__0_n_15,boxHCoord0_carry__0_n_16,boxHCoord0_carry__0_n_17,boxHCoord0_carry__0_n_18}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_139,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_140,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_141,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_142,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_143,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_144,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_145,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_146}));
  FDRE \boxHCoord_loc_0_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_90),
        .Q(boxHCoord_loc_0_fu_112[0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_80),
        .Q(boxHCoord_loc_0_fu_112[10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_79),
        .Q(boxHCoord_loc_0_fu_112[11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_78),
        .Q(boxHCoord_loc_0_fu_112[12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_77),
        .Q(boxHCoord_loc_0_fu_112[13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_76),
        .Q(boxHCoord_loc_0_fu_112[14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_75),
        .Q(boxHCoord_loc_0_fu_112[15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_89),
        .Q(boxHCoord_loc_0_fu_112[1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_88),
        .Q(boxHCoord_loc_0_fu_112[2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_87),
        .Q(boxHCoord_loc_0_fu_112[3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_86),
        .Q(boxHCoord_loc_0_fu_112[4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_85),
        .Q(boxHCoord_loc_0_fu_112[5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_84),
        .Q(boxHCoord_loc_0_fu_112[6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_83),
        .Q(boxHCoord_loc_0_fu_112[7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_82),
        .Q(boxHCoord_loc_0_fu_112[8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_81),
        .Q(boxHCoord_loc_0_fu_112[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_112),
        .Q(boxHCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_16),
        .Q(boxHCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_15),
        .Q(boxHCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_14),
        .Q(boxHCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_13),
        .Q(boxHCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_12),
        .Q(boxHCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_11),
        .Q(boxHCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry_n_17),
        .Q(boxHCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry_n_16),
        .Q(boxHCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry_n_15),
        .Q(boxHCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry_n_14),
        .Q(boxHCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry_n_13),
        .Q(boxHCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry_n_12),
        .Q(boxHCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry_n_11),
        .Q(boxHCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_18),
        .Q(boxHCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxHCoord0__0_carry__0_n_17),
        .Q(boxHCoord[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxVCoord0__0_carry
       (.CI(\boxTop_fu_134_reg[15] [0]),
        .CI_TOP(1'b0),
        .CO({boxVCoord0__0_carry_n_3,boxVCoord0__0_carry_n_4,boxVCoord0__0_carry_n_5,boxVCoord0__0_carry_n_6,boxVCoord0__0_carry_n_7,boxVCoord0__0_carry_n_8,boxVCoord0__0_carry_n_9,boxVCoord0__0_carry_n_10}),
        .DI({\boxTop_fu_134_reg[15] [7:1],grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_91}),
        .O({boxVCoord0__0_carry_n_11,boxVCoord0__0_carry_n_12,boxVCoord0__0_carry_n_13,boxVCoord0__0_carry_n_14,boxVCoord0__0_carry_n_15,boxVCoord0__0_carry_n_16,boxVCoord0__0_carry_n_17,boxVCoord0__0_carry_n_18}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_113,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_114,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_115,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_116,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_117,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_118,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_119,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_120}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxVCoord0__0_carry__0
       (.CI(boxVCoord0__0_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_boxVCoord0__0_carry__0_CO_UNCONNECTED[7],boxVCoord0__0_carry__0_n_4,boxVCoord0__0_carry__0_n_5,boxVCoord0__0_carry__0_n_6,boxVCoord0__0_carry__0_n_7,boxVCoord0__0_carry__0_n_8,boxVCoord0__0_carry__0_n_9,boxVCoord0__0_carry__0_n_10}),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58}),
        .O({boxVCoord0__0_carry__0_n_11,boxVCoord0__0_carry__0_n_12,boxVCoord0__0_carry__0_n_13,boxVCoord0__0_carry__0_n_14,boxVCoord0__0_carry__0_n_15,boxVCoord0__0_carry__0_n_16,boxVCoord0__0_carry__0_n_17,boxVCoord0__0_carry__0_n_18}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_147,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_148,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_149,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_150,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_151,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_152,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_153,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_154}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxVCoord0_carry
       (.CI(\boxTop_fu_134_reg[15] [0]),
        .CI_TOP(1'b0),
        .CO({boxVCoord0_carry_n_3,boxVCoord0_carry_n_4,boxVCoord0_carry_n_5,boxVCoord0_carry_n_6,boxVCoord0_carry_n_7,boxVCoord0_carry_n_8,boxVCoord0_carry_n_9,boxVCoord0_carry_n_10}),
        .DI({\boxTop_fu_134_reg[15] [7:1],grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_92}),
        .O({boxVCoord0_carry_n_11,boxVCoord0_carry_n_12,boxVCoord0_carry_n_13,boxVCoord0_carry_n_14,boxVCoord0_carry_n_15,boxVCoord0_carry_n_16,boxVCoord0_carry_n_17,NLW_boxVCoord0_carry_O_UNCONNECTED[0]}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_95,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_96,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_97,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_98,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_99,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_100,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_101,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxVCoord0_carry__0
       (.CI(boxVCoord0_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_boxVCoord0_carry__0_CO_UNCONNECTED[7],boxVCoord0_carry__0_n_4,boxVCoord0_carry__0_n_5,boxVCoord0_carry__0_n_6,boxVCoord0_carry__0_n_7,boxVCoord0_carry__0_n_8,boxVCoord0_carry__0_n_9,boxVCoord0_carry__0_n_10}),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58}),
        .O({boxVCoord0_carry__0_n_11,boxVCoord0_carry__0_n_12,boxVCoord0_carry__0_n_13,boxVCoord0_carry__0_n_14,boxVCoord0_carry__0_n_15,boxVCoord0_carry__0_n_16,boxVCoord0_carry__0_n_17,boxVCoord0_carry__0_n_18}),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_155,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_156,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_157,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_158,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_159,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_160,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_161,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_162}));
  FDRE \boxVCoord_loc_0_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_74),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_64),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_63),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_62),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_61),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_60),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_59),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_73),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_72),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_71),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_70),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_69),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_68),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_67),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_66),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_65),
        .Q(\boxVCoord_loc_0_fu_108_reg_n_3_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_111),
        .Q(boxVCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_16),
        .Q(boxVCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_15),
        .Q(boxVCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_14),
        .Q(boxVCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_13),
        .Q(boxVCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_12),
        .Q(boxVCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_11),
        .Q(boxVCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry_n_17),
        .Q(boxVCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry_n_16),
        .Q(boxVCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry_n_15),
        .Q(boxVCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry_n_14),
        .Q(boxVCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry_n_13),
        .Q(boxVCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry_n_12),
        .Q(boxVCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry_n_11),
        .Q(boxVCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_18),
        .Q(boxVCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .D(boxVCoord0__0_carry__0_n_17),
        .Q(boxVCoord[9]),
        .R(1'b0));
  FDRE \cmp11_i159_reg_511_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(cmp11_i159_fu_250_p2),
        .Q(cmp11_i159_reg_511),
        .R(1'b0));
  FDRE \cmp13_i_reg_521_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(cmp13_i_fu_264_p2),
        .Q(cmp13_i_reg_521),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [0]),
        .Q(empty_69_reg_551[0]),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [1]),
        .Q(empty_69_reg_551[1]),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [2]),
        .Q(empty_69_reg_551[2]),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [3]),
        .Q(empty_69_reg_551[3]),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [4]),
        .Q(empty_69_reg_551[4]),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [5]),
        .Q(empty_69_reg_551[5]),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [6]),
        .Q(empty_69_reg_551[6]),
        .R(1'b0));
  FDRE \empty_69_reg_551_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_69_reg_551_reg[7]_0 [7]),
        .Q(empty_69_reg_551[7]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [0]),
        .Q(empty_70_reg_561[0]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [1]),
        .Q(empty_70_reg_561[1]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [2]),
        .Q(empty_70_reg_561[2]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [3]),
        .Q(empty_70_reg_561[3]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [4]),
        .Q(empty_70_reg_561[4]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [5]),
        .Q(empty_70_reg_561[5]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [6]),
        .Q(empty_70_reg_561[6]),
        .R(1'b0));
  FDRE \empty_70_reg_561_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_70_reg_561_reg[7]_0 [7]),
        .Q(empty_70_reg_561[7]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [0]),
        .Q(empty_reg_474[0]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [1]),
        .Q(empty_reg_474[1]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [2]),
        .Q(empty_reg_474[2]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [3]),
        .Q(empty_reg_474[3]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [4]),
        .Q(empty_reg_474[4]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [5]),
        .Q(empty_reg_474[5]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [6]),
        .Q(empty_reg_474[6]),
        .R(1'b0));
  FDRE \empty_reg_474_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_474_reg[7]_0 [7]),
        .Q(empty_reg_474[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2 grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196
       (.D(ap_NS_fsm[3:2]),
        .DI(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_57),
        .E(\ap_CS_fsm_reg[1]_0 ),
        .O(boxHCoord0__0_carry_n_18),
        .Q(\x_1_fu_130_reg[15] ),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_95,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_96,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_97,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_98,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_99,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_100,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_101,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_102}),
        .\SRL_SIG_reg[15][0]_srl16 (\tobool_reg_506_reg[0]_0 ),
        .\_inferred__0/i__carry__0_0 (y_1_reg_576),
        .and10_i_reg_541(and10_i_reg_541),
        .and24_i_reg_546(and24_i_reg_546),
        .and4_i_reg_536(and4_i_reg_536),
        .and_ln1921_fu_586_p2(and_ln1921_fu_586_p2),
        .\and_ln1921_reg_989_reg[0]_0 (\and_ln1921_reg_989_reg[0] ),
        .\ap_CS_fsm_reg[2] (Q[1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_129),
        .ap_enable_reg_pp0_iter1_reg_1(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_130),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_1(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg),
        .\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 (empty_reg_474),
        .\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 (empty_70_reg_561),
        .\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 (empty_69_reg_551),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_fu_112_reg[15] (boxHCoord),
        .\boxHCoord_reg[15] ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_75,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_76,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_77,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_78,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_79,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_80,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_81,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_82,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_83,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_84,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_85,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_86,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_87,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_88,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_89,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_90}),
        .\boxLeft_fu_138_reg[0]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_112),
        .\boxLeft_fu_138_reg[0]_1 (\boxLeft_fu_138_reg[0] ),
        .\boxLeft_fu_138_reg[15]_0 (\boxLeft_fu_138_reg[15] ),
        .\boxLeft_fu_138_reg[15]_1 (boxHCoord_loc_0_fu_112),
        .\boxLeft_fu_138_reg[15]_2 ({boxHCoord0_carry__0_n_11,boxHCoord0_carry__0_n_12,boxHCoord0_carry__0_n_13,boxHCoord0_carry__0_n_14,boxHCoord0_carry__0_n_15,boxHCoord0_carry__0_n_16,boxHCoord0_carry__0_n_17,boxHCoord0_carry__0_n_18}),
        .\boxLeft_fu_138_reg[7]_0 ({boxHCoord0_carry_n_11,boxHCoord0_carry_n_12,boxHCoord0_carry_n_13,boxHCoord0_carry_n_14,boxHCoord0_carry_n_15,boxHCoord0_carry_n_16,boxHCoord0_carry_n_17}),
        .\boxTop_fu_134_reg[0]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_111),
        .\boxTop_fu_134_reg[0]_1 (boxVCoord0__0_carry_n_18),
        .\boxTop_fu_134_reg[15]_0 (\boxTop_fu_134_reg[15] ),
        .\boxTop_fu_134_reg[15]_1 ({\boxVCoord_loc_0_fu_108_reg_n_3_[15] ,\boxVCoord_loc_0_fu_108_reg_n_3_[14] ,\boxVCoord_loc_0_fu_108_reg_n_3_[13] ,\boxVCoord_loc_0_fu_108_reg_n_3_[12] ,\boxVCoord_loc_0_fu_108_reg_n_3_[11] ,\boxVCoord_loc_0_fu_108_reg_n_3_[10] ,\boxVCoord_loc_0_fu_108_reg_n_3_[9] ,\boxVCoord_loc_0_fu_108_reg_n_3_[8] ,\boxVCoord_loc_0_fu_108_reg_n_3_[7] ,\boxVCoord_loc_0_fu_108_reg_n_3_[6] ,\boxVCoord_loc_0_fu_108_reg_n_3_[5] ,\boxVCoord_loc_0_fu_108_reg_n_3_[4] ,\boxVCoord_loc_0_fu_108_reg_n_3_[3] ,\boxVCoord_loc_0_fu_108_reg_n_3_[2] ,\boxVCoord_loc_0_fu_108_reg_n_3_[1] ,\boxVCoord_loc_0_fu_108_reg_n_3_[0] }),
        .\boxTop_fu_134_reg[15]_2 ({boxVCoord0_carry__0_n_11,boxVCoord0_carry__0_n_12,boxVCoord0_carry__0_n_13,boxVCoord0_carry__0_n_14,boxVCoord0_carry__0_n_15,boxVCoord0_carry__0_n_16,boxVCoord0_carry__0_n_17,boxVCoord0_carry__0_n_18}),
        .\boxTop_fu_134_reg[7]_0 ({boxVCoord0_carry_n_11,boxVCoord0_carry_n_12,boxVCoord0_carry_n_13,boxVCoord0_carry_n_14,boxVCoord0_carry_n_15,boxVCoord0_carry_n_16,boxVCoord0_carry_n_17}),
        .\boxVCoord_loc_0_fu_108_reg[15] (boxVCoord),
        .\boxVCoord_reg[15] ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_59,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_60,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_61,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_62,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_63,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_64,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_65,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_66,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_67,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_68,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_69,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_70,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_71,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_72,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_73,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_74}),
        .cmp11_i159_reg_511(cmp11_i159_reg_511),
        .cmp13_i_reg_521(cmp13_i_reg_521),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .\hDir_reg[0]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_93),
        .\hDir_reg[0]_1 (grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_94),
        .\hDir_reg[0]_2 ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_103,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_104,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_105,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_106,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_107,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_108,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_109,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_110}),
        .\hDir_reg[0]_3 ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_121,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_122,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_123,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_124,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_125,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_126,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_127,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_128}),
        .\hDir_reg[0]_4 ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_131,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_132,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_133,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_134,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_135,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_136,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_137,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_138}),
        .\hDir_reg[0]_5 ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_139,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_140,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_141,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_142,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_143,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_144,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_145,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_146}),
        .i__carry__0_i_8_0(i__carry__0_i_8),
        .i__carry__0_i_8__0_0(i__carry__0_i_8__0),
        .i__carry_i_8_0(i__carry_i_8),
        .i__carry_i_8__0_0(i__carry_i_8__0),
        .icmp_ln1847_fu_466_p2_carry_0(hMax_reg_526),
        .icmp_ln1859_fu_495_p2_carry_0(vMax_reg_531),
        .\icmp_ln730_reg_957_reg[0]_0 (loopWidth_reg_496),
        .icmp_reg_556(icmp_reg_556),
        .in(in),
        .out(out),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .pixOut_reg_516(pixOut_reg_516),
        .\q0_reg[6] ({\select_ln1933_reg_571_reg_n_3_[1] ,\select_ln1933_reg_571_reg_n_3_[0] }),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .tpgForeground_U0_motionSpeed_read(tpgForeground_U0_motionSpeed_read),
        .\vDir_reg[0]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_58),
        .\vDir_reg[0]_1 (grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_91),
        .\vDir_reg[0]_2 (grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_92),
        .\vDir_reg[0]_3 ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_113,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_114,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_115,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_116,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_117,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_118,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_119,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_120}),
        .\vDir_reg[0]_4 ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_147,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_148,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_149,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_150,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_151,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_152,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_153,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_154}),
        .\vDir_reg[0]_5 ({grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_155,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_156,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_157,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_158,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_159,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_160,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_161,grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_162}),
        .zext_ln1872_1(zext_ln1872_1));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_n_129),
        .Q(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 hMax_fu_270_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({hMax_fu_270_p2_carry_n_3,hMax_fu_270_p2_carry_n_4,hMax_fu_270_p2_carry_n_5,hMax_fu_270_p2_carry_n_6,hMax_fu_270_p2_carry_n_7,hMax_fu_270_p2_carry_n_8,hMax_fu_270_p2_carry_n_9,hMax_fu_270_p2_carry_n_10}),
        .DI(\loopWidth_reg_496_reg[15]_0 [7:0]),
        .O(hMax_fu_270_p2[7:0]),
        .S(\hMax_reg_526_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 hMax_fu_270_p2_carry__0
       (.CI(hMax_fu_270_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_hMax_fu_270_p2_carry__0_CO_UNCONNECTED[7],hMax_fu_270_p2_carry__0_n_4,hMax_fu_270_p2_carry__0_n_5,hMax_fu_270_p2_carry__0_n_6,hMax_fu_270_p2_carry__0_n_7,hMax_fu_270_p2_carry__0_n_8,hMax_fu_270_p2_carry__0_n_9,hMax_fu_270_p2_carry__0_n_10}),
        .DI({1'b0,\loopWidth_reg_496_reg[15]_0 [14:8]}),
        .O(hMax_fu_270_p2[15:8]),
        .S(\hMax_reg_526_reg[15]_0 ));
  FDRE \hMax_reg_526_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[0]),
        .Q(hMax_reg_526[0]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[10]),
        .Q(hMax_reg_526[10]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[11]),
        .Q(hMax_reg_526[11]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[12]),
        .Q(hMax_reg_526[12]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[13]),
        .Q(hMax_reg_526[13]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[14]),
        .Q(hMax_reg_526[14]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[15]),
        .Q(hMax_reg_526[15]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[1]),
        .Q(hMax_reg_526[1]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[2]),
        .Q(hMax_reg_526[2]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[3]),
        .Q(hMax_reg_526[3]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[4]),
        .Q(hMax_reg_526[4]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[5]),
        .Q(hMax_reg_526[5]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[6]),
        .Q(hMax_reg_526[6]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[7]),
        .Q(hMax_reg_526[7]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[8]),
        .Q(hMax_reg_526[8]),
        .R(1'b0));
  FDRE \hMax_reg_526_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(hMax_fu_270_p2[9]),
        .Q(hMax_reg_526[9]),
        .R(1'b0));
  FDRE \icmp_ln1921_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1921_reg_590_reg[0]_0 ),
        .Q(icmp_ln1921_reg_590),
        .R(1'b0));
  FDRE \icmp_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_fu_334_p2),
        .Q(icmp_reg_556),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(loopHeight_reg_501[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(loopHeight_reg_501[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(loopHeight_reg_501[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(loopHeight_reg_501[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(loopHeight_reg_501[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(loopHeight_reg_501[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(loopHeight_reg_501[15]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(loopHeight_reg_501[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(loopHeight_reg_501[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(loopHeight_reg_501[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(loopHeight_reg_501[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(loopHeight_reg_501[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(loopHeight_reg_501[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(loopHeight_reg_501[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(loopHeight_reg_501[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(loopHeight_reg_501[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [0]),
        .Q(loopWidth_reg_496[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [10]),
        .Q(loopWidth_reg_496[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [11]),
        .Q(loopWidth_reg_496[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [12]),
        .Q(loopWidth_reg_496[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [13]),
        .Q(loopWidth_reg_496[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [14]),
        .Q(loopWidth_reg_496[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [15]),
        .Q(loopWidth_reg_496[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [1]),
        .Q(loopWidth_reg_496[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [2]),
        .Q(loopWidth_reg_496[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [3]),
        .Q(loopWidth_reg_496[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [4]),
        .Q(loopWidth_reg_496[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [5]),
        .Q(loopWidth_reg_496[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [6]),
        .Q(loopWidth_reg_496[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [7]),
        .Q(loopWidth_reg_496[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [8]),
        .Q(loopWidth_reg_496[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\loopWidth_reg_496_reg[15]_0 [9]),
        .Q(loopWidth_reg_496[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \pixOut_reg_516[6]_i_1 
       (.I0(pixOut_reg_516),
        .I1(Q[0]),
        .I2(cmp11_i159_fu_250_p2),
        .O(\pixOut_reg_516[6]_i_1_n_3 ));
  FDRE \pixOut_reg_516_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixOut_reg_516[6]_i_1_n_3 ),
        .Q(pixOut_reg_516),
        .R(1'b0));
  FDSE \select_ln1933_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(1'b0),
        .Q(\select_ln1933_reg_571_reg_n_3_[0] ),
        .S(SS));
  FDRE \select_ln1933_reg_571_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(Q[0]),
        .Q(\select_ln1933_reg_571_reg_n_3_[1] ),
        .R(SS));
  FDRE \shl_i_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[0]),
        .Q(zext_ln1872_1[1]),
        .R(1'b0));
  FDRE \shl_i_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[1]),
        .Q(zext_ln1872_1[2]),
        .R(1'b0));
  FDRE \shl_i_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[2]),
        .Q(zext_ln1872_1[3]),
        .R(1'b0));
  FDRE \shl_i_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[3]),
        .Q(zext_ln1872_1[4]),
        .R(1'b0));
  FDRE \shl_i_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[4]),
        .Q(zext_ln1872_1[5]),
        .R(1'b0));
  FDRE \shl_i_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[5]),
        .Q(zext_ln1872_1[6]),
        .R(1'b0));
  FDRE \shl_i_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[6]),
        .Q(zext_ln1872_1[7]),
        .R(1'b0));
  FDRE \shl_i_reg_566_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(motionSpeed_c_dout[7]),
        .Q(zext_ln1872_1[8]),
        .R(1'b0));
  FDRE \tobool_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_reg_506_reg[0]_1 ),
        .Q(\tobool_reg_506_reg[0]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vMax_fu_276_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({vMax_fu_276_p2_carry_n_3,vMax_fu_276_p2_carry_n_4,vMax_fu_276_p2_carry_n_5,vMax_fu_276_p2_carry_n_6,vMax_fu_276_p2_carry_n_7,vMax_fu_276_p2_carry_n_8,vMax_fu_276_p2_carry_n_9,vMax_fu_276_p2_carry_n_10}),
        .DI(D[7:0]),
        .O(vMax_fu_276_p20_out[7:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 vMax_fu_276_p2_carry__0
       (.CI(vMax_fu_276_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_vMax_fu_276_p2_carry__0_CO_UNCONNECTED[7],vMax_fu_276_p2_carry__0_n_4,vMax_fu_276_p2_carry__0_n_5,vMax_fu_276_p2_carry__0_n_6,vMax_fu_276_p2_carry__0_n_7,vMax_fu_276_p2_carry__0_n_8,vMax_fu_276_p2_carry__0_n_9,vMax_fu_276_p2_carry__0_n_10}),
        .DI({1'b0,D[14:8]}),
        .O(vMax_fu_276_p20_out[15:8]),
        .S(\vMax_reg_531_reg[15]_0 ));
  FDRE \vMax_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[0]),
        .Q(vMax_reg_531[0]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[10]),
        .Q(vMax_reg_531[10]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[11]),
        .Q(vMax_reg_531[11]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[12]),
        .Q(vMax_reg_531[12]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[13]),
        .Q(vMax_reg_531[13]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[14]),
        .Q(vMax_reg_531[14]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[15]),
        .Q(vMax_reg_531[15]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[1]),
        .Q(vMax_reg_531[1]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[2]),
        .Q(vMax_reg_531[2]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[3]),
        .Q(vMax_reg_531[3]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[4]),
        .Q(vMax_reg_531[4]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[5]),
        .Q(vMax_reg_531[5]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[6]),
        .Q(vMax_reg_531[6]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[7]),
        .Q(vMax_reg_531[7]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[8]),
        .Q(vMax_reg_531[8]),
        .R(1'b0));
  FDRE \vMax_reg_531_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(vMax_fu_276_p20_out[9]),
        .Q(vMax_reg_531[9]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [0]),
        .Q(y_1_reg_576[0]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [10]),
        .Q(y_1_reg_576[10]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [11]),
        .Q(y_1_reg_576[11]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [12]),
        .Q(y_1_reg_576[12]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [13]),
        .Q(y_1_reg_576[13]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [14]),
        .Q(y_1_reg_576[14]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [15]),
        .Q(y_1_reg_576[15]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [1]),
        .Q(y_1_reg_576[1]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [2]),
        .Q(y_1_reg_576[2]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [3]),
        .Q(y_1_reg_576[3]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [4]),
        .Q(y_1_reg_576[4]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [5]),
        .Q(y_1_reg_576[5]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [6]),
        .Q(y_1_reg_576[6]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [7]),
        .Q(y_1_reg_576[7]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [8]),
        .Q(y_1_reg_576[8]),
        .R(1'b0));
  FDRE \y_1_reg_576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_104_reg[15]_0 [9]),
        .Q(y_1_reg_576[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 y_2_fu_392_p2_carry
       (.CI(\y_fu_104_reg[15]_0 [0]),
        .CI_TOP(1'b0),
        .CO({y_2_fu_392_p2_carry_n_3,y_2_fu_392_p2_carry_n_4,y_2_fu_392_p2_carry_n_5,y_2_fu_392_p2_carry_n_6,y_2_fu_392_p2_carry_n_7,y_2_fu_392_p2_carry_n_8,y_2_fu_392_p2_carry_n_9,y_2_fu_392_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_392_p2[8:1]),
        .S(\y_fu_104_reg[15]_0 [8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 y_2_fu_392_p2_carry__0
       (.CI(y_2_fu_392_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_y_2_fu_392_p2_carry__0_CO_UNCONNECTED[7:6],y_2_fu_392_p2_carry__0_n_5,y_2_fu_392_p2_carry__0_n_6,y_2_fu_392_p2_carry__0_n_7,y_2_fu_392_p2_carry__0_n_8,y_2_fu_392_p2_carry__0_n_9,y_2_fu_392_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_2_fu_392_p2_carry__0_O_UNCONNECTED[7],y_2_fu_392_p2[15:9]}),
        .S({1'b0,\y_fu_104_reg[15]_0 [15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_104[0]_i_1 
       (.I0(\y_fu_104_reg[15]_0 [0]),
        .O(y_2_fu_392_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_104[15]_i_10 
       (.I0(\y_fu_104_reg[15]_0 [15]),
        .I1(loopHeight_reg_501[15]),
        .O(\y_fu_104[15]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_104[15]_i_11 
       (.I0(loopHeight_reg_501[12]),
        .I1(\y_fu_104_reg[15]_0 [12]),
        .I2(\y_fu_104_reg[15]_0 [14]),
        .I3(loopHeight_reg_501[14]),
        .I4(\y_fu_104_reg[15]_0 [13]),
        .I5(loopHeight_reg_501[13]),
        .O(\y_fu_104[15]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_104[15]_i_2 
       (.I0(\y_fu_104[15]_i_5_n_3 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \y_fu_104[15]_i_5 
       (.I0(\y_fu_104[15]_i_6_n_3 ),
        .I1(\y_fu_104[15]_i_7_n_3 ),
        .I2(\y_fu_104[15]_i_8_n_3 ),
        .I3(\y_fu_104[15]_i_9_n_3 ),
        .I4(\y_fu_104[15]_i_10_n_3 ),
        .I5(\y_fu_104[15]_i_11_n_3 ),
        .O(\y_fu_104[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_104[15]_i_6 
       (.I0(loopHeight_reg_501[6]),
        .I1(\y_fu_104_reg[15]_0 [6]),
        .I2(\y_fu_104_reg[15]_0 [8]),
        .I3(loopHeight_reg_501[8]),
        .I4(\y_fu_104_reg[15]_0 [7]),
        .I5(loopHeight_reg_501[7]),
        .O(\y_fu_104[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_104[15]_i_7 
       (.I0(loopHeight_reg_501[9]),
        .I1(\y_fu_104_reg[15]_0 [9]),
        .I2(\y_fu_104_reg[15]_0 [11]),
        .I3(loopHeight_reg_501[11]),
        .I4(\y_fu_104_reg[15]_0 [10]),
        .I5(loopHeight_reg_501[10]),
        .O(\y_fu_104[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_104[15]_i_8 
       (.I0(loopHeight_reg_501[0]),
        .I1(\y_fu_104_reg[15]_0 [0]),
        .I2(\y_fu_104_reg[15]_0 [2]),
        .I3(loopHeight_reg_501[2]),
        .I4(\y_fu_104_reg[15]_0 [1]),
        .I5(loopHeight_reg_501[1]),
        .O(\y_fu_104[15]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_104[15]_i_9 
       (.I0(\y_fu_104_reg[15]_0 [4]),
        .I1(loopHeight_reg_501[4]),
        .I2(\y_fu_104_reg[15]_0 [5]),
        .I3(loopHeight_reg_501[5]),
        .I4(loopHeight_reg_501[3]),
        .I5(\y_fu_104_reg[15]_0 [3]),
        .O(\y_fu_104[15]_i_9_n_3 ));
  FDRE \y_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[0]),
        .Q(\y_fu_104_reg[15]_0 [0]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[10]),
        .Q(\y_fu_104_reg[15]_0 [10]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[11]),
        .Q(\y_fu_104_reg[15]_0 [11]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[12]),
        .Q(\y_fu_104_reg[15]_0 [12]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[13]),
        .Q(\y_fu_104_reg[15]_0 [13]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[14]),
        .Q(\y_fu_104_reg[15]_0 [14]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[15]),
        .Q(\y_fu_104_reg[15]_0 [15]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[1]),
        .Q(\y_fu_104_reg[15]_0 [1]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[2]),
        .Q(\y_fu_104_reg[15]_0 [2]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[3]),
        .Q(\y_fu_104_reg[15]_0 [3]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[4]),
        .Q(\y_fu_104_reg[15]_0 [4]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[5]),
        .Q(\y_fu_104_reg[15]_0 [5]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[6]),
        .Q(\y_fu_104_reg[15]_0 [6]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[7]),
        .Q(\y_fu_104_reg[15]_0 [7]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[8]),
        .Q(\y_fu_104_reg[15]_0 [8]),
        .R(tpgForeground_U0_motionSpeed_read));
  FDRE \y_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_2_fu_392_p2[9]),
        .Q(\y_fu_104_reg[15]_0 [9]),
        .R(tpgForeground_U0_motionSpeed_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2
   (Q,
    \boxTop_fu_134_reg[15]_0 ,
    \boxLeft_fu_138_reg[15]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter2_reg_1,
    shiftReg_ce,
    ap_enable_reg_pp0_iter3_reg_0,
    D,
    DI,
    \vDir_reg[0]_0 ,
    \boxVCoord_reg[15] ,
    \boxHCoord_reg[15] ,
    \vDir_reg[0]_1 ,
    \vDir_reg[0]_2 ,
    \hDir_reg[0]_0 ,
    \hDir_reg[0]_1 ,
    S,
    \hDir_reg[0]_2 ,
    \boxTop_fu_134_reg[0]_0 ,
    \boxLeft_fu_138_reg[0]_0 ,
    \vDir_reg[0]_3 ,
    \hDir_reg[0]_3 ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    \hDir_reg[0]_4 ,
    \hDir_reg[0]_5 ,
    \vDir_reg[0]_4 ,
    \vDir_reg[0]_5 ,
    in,
    grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg,
    ap_clk,
    and_ln1921_fu_586_p2,
    zext_ln1872_1,
    i__carry_i_8_0,
    i__carry__0_i_8_0,
    \_inferred__0/i__carry__0_0 ,
    i__carry_i_8__0_0,
    i__carry__0_i_8__0_0,
    ap_rst_n_inv,
    shiftReg_ce_0,
    \ap_CS_fsm_reg[2] ,
    ovrlayYUV_full_n,
    bckgndYUV_empty_n,
    out,
    pixOut_reg_516,
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 ,
    icmp_reg_556,
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 ,
    \boxLeft_fu_138_reg[0]_1 ,
    \and_ln1921_reg_989_reg[0]_0 ,
    ap_rst_n,
    E,
    \icmp_ln730_reg_957_reg[0]_0 ,
    O,
    \boxLeft_fu_138_reg[15]_1 ,
    \boxLeft_fu_138_reg[7]_0 ,
    \boxLeft_fu_138_reg[15]_2 ,
    \boxTop_fu_134_reg[0]_1 ,
    \boxTop_fu_134_reg[15]_1 ,
    \boxTop_fu_134_reg[7]_0 ,
    \boxTop_fu_134_reg[15]_2 ,
    cmp11_i159_reg_511,
    \boxVCoord_loc_0_fu_108_reg[15] ,
    tpgForeground_U0_motionSpeed_read,
    \boxHCoord_loc_0_fu_112_reg[15] ,
    icmp_ln1859_fu_495_p2_carry_0,
    icmp_ln1847_fu_466_p2_carry_0,
    \q0_reg[6] ,
    cmp13_i_reg_521,
    \SRL_SIG_reg[15][0]_srl16 ,
    and4_i_reg_536,
    and10_i_reg_541,
    and24_i_reg_546);
  output [15:0]Q;
  output [15:0]\boxTop_fu_134_reg[15]_0 ;
  output [15:0]\boxLeft_fu_138_reg[15]_0 ;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output ap_enable_reg_pp0_iter2_reg_1;
  output shiftReg_ce;
  output ap_enable_reg_pp0_iter3_reg_0;
  output [1:0]D;
  output [0:0]DI;
  output [0:0]\vDir_reg[0]_0 ;
  output [15:0]\boxVCoord_reg[15] ;
  output [15:0]\boxHCoord_reg[15] ;
  output [0:0]\vDir_reg[0]_1 ;
  output [0:0]\vDir_reg[0]_2 ;
  output [0:0]\hDir_reg[0]_0 ;
  output [0:0]\hDir_reg[0]_1 ;
  output [7:0]S;
  output [7:0]\hDir_reg[0]_2 ;
  output [0:0]\boxTop_fu_134_reg[0]_0 ;
  output [0:0]\boxLeft_fu_138_reg[0]_0 ;
  output [7:0]\vDir_reg[0]_3 ;
  output [7:0]\hDir_reg[0]_3 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output [7:0]\hDir_reg[0]_4 ;
  output [7:0]\hDir_reg[0]_5 ;
  output [7:0]\vDir_reg[0]_4 ;
  output [7:0]\vDir_reg[0]_5 ;
  output [23:0]in;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg;
  input ap_clk;
  input and_ln1921_fu_586_p2;
  input [7:0]zext_ln1872_1;
  input [7:0]i__carry_i_8_0;
  input [7:0]i__carry__0_i_8_0;
  input [15:0]\_inferred__0/i__carry__0_0 ;
  input [7:0]i__carry_i_8__0_0;
  input [7:0]i__carry__0_i_8__0_0;
  input ap_rst_n_inv;
  input shiftReg_ce_0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ovrlayYUV_full_n;
  input bckgndYUV_empty_n;
  input [23:0]out;
  input [0:0]pixOut_reg_516;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 ;
  input icmp_reg_556;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 ;
  input \boxLeft_fu_138_reg[0]_1 ;
  input \and_ln1921_reg_989_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [15:0]\icmp_ln730_reg_957_reg[0]_0 ;
  input [0:0]O;
  input [15:0]\boxLeft_fu_138_reg[15]_1 ;
  input [6:0]\boxLeft_fu_138_reg[7]_0 ;
  input [7:0]\boxLeft_fu_138_reg[15]_2 ;
  input [0:0]\boxTop_fu_134_reg[0]_1 ;
  input [15:0]\boxTop_fu_134_reg[15]_1 ;
  input [6:0]\boxTop_fu_134_reg[7]_0 ;
  input [7:0]\boxTop_fu_134_reg[15]_2 ;
  input cmp11_i159_reg_511;
  input [15:0]\boxVCoord_loc_0_fu_108_reg[15] ;
  input tpgForeground_U0_motionSpeed_read;
  input [15:0]\boxHCoord_loc_0_fu_112_reg[15] ;
  input [15:0]icmp_ln1859_fu_495_p2_carry_0;
  input [15:0]icmp_ln1847_fu_466_p2_carry_0;
  input [1:0]\q0_reg[6] ;
  input cmp13_i_reg_521;
  input \SRL_SIG_reg[15][0]_srl16 ;
  input and4_i_reg_536;
  input and10_i_reg_541;
  input and24_i_reg_546;

  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [15:0]Q;
  wire [7:0]S;
  wire \SRL_SIG_reg[15][0]_srl16 ;
  wire [15:0]\_inferred__0/i__carry__0_0 ;
  wire \_inferred__0/i__carry__0_n_10 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__0_n_8 ;
  wire \_inferred__0/i__carry__0_n_9 ;
  wire \_inferred__0/i__carry_n_10 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire \_inferred__0/i__carry_n_8 ;
  wire \_inferred__0/i__carry_n_9 ;
  wire \_inferred__1/i__carry__0_n_10 ;
  wire \_inferred__1/i__carry__0_n_3 ;
  wire \_inferred__1/i__carry__0_n_4 ;
  wire \_inferred__1/i__carry__0_n_5 ;
  wire \_inferred__1/i__carry__0_n_6 ;
  wire \_inferred__1/i__carry__0_n_7 ;
  wire \_inferred__1/i__carry__0_n_8 ;
  wire \_inferred__1/i__carry__0_n_9 ;
  wire \_inferred__1/i__carry_n_10 ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire \_inferred__1/i__carry_n_7 ;
  wire \_inferred__1/i__carry_n_8 ;
  wire \_inferred__1/i__carry_n_9 ;
  wire and10_i_reg_541;
  wire and24_i_reg_546;
  wire and4_i_reg_536;
  wire and_ln1921_fu_586_p2;
  wire and_ln1921_reg_989;
  wire and_ln1921_reg_9890;
  wire \and_ln1921_reg_989_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ;
  wire ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_2_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_reg_390;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_4_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bckgndYUV_empty_n;
  wire boxBottom_fu_653_p2_carry__0_n_10;
  wire boxBottom_fu_653_p2_carry__0_n_11;
  wire boxBottom_fu_653_p2_carry__0_n_12;
  wire boxBottom_fu_653_p2_carry__0_n_13;
  wire boxBottom_fu_653_p2_carry__0_n_14;
  wire boxBottom_fu_653_p2_carry__0_n_15;
  wire boxBottom_fu_653_p2_carry__0_n_16;
  wire boxBottom_fu_653_p2_carry__0_n_17;
  wire boxBottom_fu_653_p2_carry__0_n_18;
  wire boxBottom_fu_653_p2_carry__0_n_4;
  wire boxBottom_fu_653_p2_carry__0_n_5;
  wire boxBottom_fu_653_p2_carry__0_n_6;
  wire boxBottom_fu_653_p2_carry__0_n_7;
  wire boxBottom_fu_653_p2_carry__0_n_8;
  wire boxBottom_fu_653_p2_carry__0_n_9;
  wire boxBottom_fu_653_p2_carry_n_10;
  wire boxBottom_fu_653_p2_carry_n_11;
  wire boxBottom_fu_653_p2_carry_n_12;
  wire boxBottom_fu_653_p2_carry_n_13;
  wire boxBottom_fu_653_p2_carry_n_14;
  wire boxBottom_fu_653_p2_carry_n_15;
  wire boxBottom_fu_653_p2_carry_n_16;
  wire boxBottom_fu_653_p2_carry_n_17;
  wire boxBottom_fu_653_p2_carry_n_18;
  wire boxBottom_fu_653_p2_carry_n_3;
  wire boxBottom_fu_653_p2_carry_n_4;
  wire boxBottom_fu_653_p2_carry_n_5;
  wire boxBottom_fu_653_p2_carry_n_6;
  wire boxBottom_fu_653_p2_carry_n_7;
  wire boxBottom_fu_653_p2_carry_n_8;
  wire boxBottom_fu_653_p2_carry_n_9;
  wire [15:0]\boxHCoord_loc_0_fu_112_reg[15] ;
  wire [15:0]\boxHCoord_reg[15] ;
  wire boxLeft_fu_138;
  wire [0:0]\boxLeft_fu_138_reg[0]_0 ;
  wire \boxLeft_fu_138_reg[0]_1 ;
  wire [15:0]\boxLeft_fu_138_reg[15]_0 ;
  wire [15:0]\boxLeft_fu_138_reg[15]_1 ;
  wire [7:0]\boxLeft_fu_138_reg[15]_2 ;
  wire [6:0]\boxLeft_fu_138_reg[7]_0 ;
  wire boxRight_fu_648_p2_carry__0_n_10;
  wire boxRight_fu_648_p2_carry__0_n_11;
  wire boxRight_fu_648_p2_carry__0_n_12;
  wire boxRight_fu_648_p2_carry__0_n_13;
  wire boxRight_fu_648_p2_carry__0_n_14;
  wire boxRight_fu_648_p2_carry__0_n_15;
  wire boxRight_fu_648_p2_carry__0_n_16;
  wire boxRight_fu_648_p2_carry__0_n_17;
  wire boxRight_fu_648_p2_carry__0_n_18;
  wire boxRight_fu_648_p2_carry__0_n_4;
  wire boxRight_fu_648_p2_carry__0_n_5;
  wire boxRight_fu_648_p2_carry__0_n_6;
  wire boxRight_fu_648_p2_carry__0_n_7;
  wire boxRight_fu_648_p2_carry__0_n_8;
  wire boxRight_fu_648_p2_carry__0_n_9;
  wire boxRight_fu_648_p2_carry_n_10;
  wire boxRight_fu_648_p2_carry_n_11;
  wire boxRight_fu_648_p2_carry_n_12;
  wire boxRight_fu_648_p2_carry_n_13;
  wire boxRight_fu_648_p2_carry_n_14;
  wire boxRight_fu_648_p2_carry_n_15;
  wire boxRight_fu_648_p2_carry_n_16;
  wire boxRight_fu_648_p2_carry_n_17;
  wire boxRight_fu_648_p2_carry_n_18;
  wire boxRight_fu_648_p2_carry_n_3;
  wire boxRight_fu_648_p2_carry_n_4;
  wire boxRight_fu_648_p2_carry_n_5;
  wire boxRight_fu_648_p2_carry_n_6;
  wire boxRight_fu_648_p2_carry_n_7;
  wire boxRight_fu_648_p2_carry_n_8;
  wire boxRight_fu_648_p2_carry_n_9;
  wire [0:0]\boxTop_fu_134_reg[0]_0 ;
  wire [0:0]\boxTop_fu_134_reg[0]_1 ;
  wire [15:0]\boxTop_fu_134_reg[15]_0 ;
  wire [15:0]\boxTop_fu_134_reg[15]_1 ;
  wire [7:0]\boxTop_fu_134_reg[15]_2 ;
  wire [6:0]\boxTop_fu_134_reg[7]_0 ;
  wire \boxVCoord[15]_i_10_n_3 ;
  wire \boxVCoord[15]_i_11_n_3 ;
  wire \boxVCoord[15]_i_12_n_3 ;
  wire \boxVCoord[15]_i_2_n_3 ;
  wire \boxVCoord[15]_i_4_n_3 ;
  wire \boxVCoord[15]_i_5_n_3 ;
  wire \boxVCoord[15]_i_7_n_3 ;
  wire \boxVCoord[15]_i_8_n_3 ;
  wire \boxVCoord[15]_i_9_n_3 ;
  wire [15:0]\boxVCoord_loc_0_fu_108_reg[15] ;
  wire [15:0]\boxVCoord_reg[15] ;
  wire cmp11_i159_reg_511;
  wire cmp13_i_reg_521;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_ready;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg;
  wire hDir;
  wire \hDir[0]_i_1_n_3 ;
  wire [0:0]\hDir_reg[0]_0 ;
  wire [0:0]\hDir_reg[0]_1 ;
  wire [7:0]\hDir_reg[0]_2 ;
  wire [7:0]\hDir_reg[0]_3 ;
  wire [7:0]\hDir_reg[0]_4 ;
  wire [7:0]\hDir_reg[0]_5 ;
  wire i__carry__0_i_1__0_n_3;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2__0_n_3;
  wire i__carry__0_i_2_n_3;
  wire i__carry__0_i_3__0_n_3;
  wire i__carry__0_i_3_n_3;
  wire i__carry__0_i_4__0_n_3;
  wire i__carry__0_i_4_n_3;
  wire i__carry__0_i_5__0_n_3;
  wire i__carry__0_i_5_n_3;
  wire i__carry__0_i_6__0_n_3;
  wire i__carry__0_i_6_n_3;
  wire i__carry__0_i_7__0_n_3;
  wire i__carry__0_i_7_n_3;
  wire [7:0]i__carry__0_i_8_0;
  wire [7:0]i__carry__0_i_8__0_0;
  wire i__carry__0_i_8__0_n_3;
  wire i__carry__0_i_8_n_3;
  wire i__carry_i_1__0_n_3;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2__0_n_3;
  wire i__carry_i_2_n_3;
  wire i__carry_i_3__0_n_3;
  wire i__carry_i_3_n_3;
  wire i__carry_i_4__0_n_3;
  wire i__carry_i_4_n_3;
  wire i__carry_i_5__0_n_3;
  wire i__carry_i_5_n_3;
  wire i__carry_i_6__0_n_3;
  wire i__carry_i_6_n_3;
  wire i__carry_i_7__0_n_3;
  wire i__carry_i_7_n_3;
  wire [7:0]i__carry_i_8_0;
  wire [7:0]i__carry_i_8__0_0;
  wire i__carry_i_8__0_n_3;
  wire i__carry_i_8_n_3;
  wire icmp_ln1847_fu_466_p2;
  wire [15:0]icmp_ln1847_fu_466_p2_carry_0;
  wire icmp_ln1847_fu_466_p2_carry_i_10_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_11_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_12_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_13_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_14_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_15_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_16_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_1_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_2_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_3_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_4_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_5_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_6_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_7_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_8_n_3;
  wire icmp_ln1847_fu_466_p2_carry_i_9_n_3;
  wire icmp_ln1847_fu_466_p2_carry_n_10;
  wire icmp_ln1847_fu_466_p2_carry_n_4;
  wire icmp_ln1847_fu_466_p2_carry_n_5;
  wire icmp_ln1847_fu_466_p2_carry_n_6;
  wire icmp_ln1847_fu_466_p2_carry_n_7;
  wire icmp_ln1847_fu_466_p2_carry_n_8;
  wire icmp_ln1847_fu_466_p2_carry_n_9;
  wire icmp_ln1852_fu_477_p2;
  wire icmp_ln1852_fu_477_p2_carry_i_10_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_11_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_12_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_13_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_1_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_2_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_3_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_4_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_5_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_6_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_7_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_8_n_3;
  wire icmp_ln1852_fu_477_p2_carry_i_9_n_3;
  wire icmp_ln1852_fu_477_p2_carry_n_10;
  wire icmp_ln1852_fu_477_p2_carry_n_4;
  wire icmp_ln1852_fu_477_p2_carry_n_5;
  wire icmp_ln1852_fu_477_p2_carry_n_6;
  wire icmp_ln1852_fu_477_p2_carry_n_7;
  wire icmp_ln1852_fu_477_p2_carry_n_8;
  wire icmp_ln1852_fu_477_p2_carry_n_9;
  wire icmp_ln1859_fu_495_p2;
  wire [15:0]icmp_ln1859_fu_495_p2_carry_0;
  wire icmp_ln1859_fu_495_p2_carry_i_10_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_11_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_12_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_13_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_14_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_15_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_16_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_1_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_2_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_3_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_4_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_5_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_6_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_7_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_8_n_3;
  wire icmp_ln1859_fu_495_p2_carry_i_9_n_3;
  wire icmp_ln1859_fu_495_p2_carry_n_10;
  wire icmp_ln1859_fu_495_p2_carry_n_4;
  wire icmp_ln1859_fu_495_p2_carry_n_5;
  wire icmp_ln1859_fu_495_p2_carry_n_6;
  wire icmp_ln1859_fu_495_p2_carry_n_7;
  wire icmp_ln1859_fu_495_p2_carry_n_8;
  wire icmp_ln1859_fu_495_p2_carry_n_9;
  wire icmp_ln1864_fu_506_p2;
  wire icmp_ln1864_fu_506_p2_carry_i_10_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_11_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_12_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_13_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_1_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_2_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_3_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_4_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_5_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_6_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_7_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_8_n_3;
  wire icmp_ln1864_fu_506_p2_carry_i_9_n_3;
  wire icmp_ln1864_fu_506_p2_carry_n_10;
  wire icmp_ln1864_fu_506_p2_carry_n_4;
  wire icmp_ln1864_fu_506_p2_carry_n_5;
  wire icmp_ln1864_fu_506_p2_carry_n_6;
  wire icmp_ln1864_fu_506_p2_carry_n_7;
  wire icmp_ln1864_fu_506_p2_carry_n_8;
  wire icmp_ln1864_fu_506_p2_carry_n_9;
  wire icmp_ln1895_fu_674_p2;
  wire icmp_ln1895_fu_674_p2_carry_i_10_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_11_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_12_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_13_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_14_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_15_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_16_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_1_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_2_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_3_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_4_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_5_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_6_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_7_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_8_n_3;
  wire icmp_ln1895_fu_674_p2_carry_i_9_n_3;
  wire icmp_ln1895_fu_674_p2_carry_n_10;
  wire icmp_ln1895_fu_674_p2_carry_n_4;
  wire icmp_ln1895_fu_674_p2_carry_n_5;
  wire icmp_ln1895_fu_674_p2_carry_n_6;
  wire icmp_ln1895_fu_674_p2_carry_n_7;
  wire icmp_ln1895_fu_674_p2_carry_n_8;
  wire icmp_ln1895_fu_674_p2_carry_n_9;
  wire icmp_ln730_fu_437_p227_in;
  wire \icmp_ln730_reg_957[0]_i_2_n_3 ;
  wire \icmp_ln730_reg_957[0]_i_3_n_3 ;
  wire \icmp_ln730_reg_957[0]_i_4_n_3 ;
  wire \icmp_ln730_reg_957[0]_i_5_n_3 ;
  wire \icmp_ln730_reg_957[0]_i_6_n_3 ;
  wire \icmp_ln730_reg_957[0]_i_7_n_3 ;
  wire [15:0]\icmp_ln730_reg_957_reg[0]_0 ;
  wire \icmp_ln730_reg_957_reg_n_3_[0] ;
  wire icmp_reg_556;
  wire [23:0]in;
  wire or_ln1921_fu_591_p2;
  wire or_ln1921_reg_996;
  wire \or_ln1921_reg_996[0]_i_3_n_3 ;
  wire [23:0]out;
  wire ovrlayYUV_full_n;
  wire [15:0]p_0_in;
  wire [15:0]p_0_in__0;
  wire [0:0]pixOut_reg_516;
  wire [1:0]\q0_reg[6] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire tpgForeground_U0_motionSpeed_read;
  wire ult_fu_658_p2;
  wire ult_fu_658_p2_carry_i_10_n_3;
  wire ult_fu_658_p2_carry_i_11_n_3;
  wire ult_fu_658_p2_carry_i_12_n_3;
  wire ult_fu_658_p2_carry_i_13_n_3;
  wire ult_fu_658_p2_carry_i_14_n_3;
  wire ult_fu_658_p2_carry_i_15_n_3;
  wire ult_fu_658_p2_carry_i_16_n_3;
  wire ult_fu_658_p2_carry_i_1_n_3;
  wire ult_fu_658_p2_carry_i_2_n_3;
  wire ult_fu_658_p2_carry_i_3_n_3;
  wire ult_fu_658_p2_carry_i_4_n_3;
  wire ult_fu_658_p2_carry_i_5_n_3;
  wire ult_fu_658_p2_carry_i_6_n_3;
  wire ult_fu_658_p2_carry_i_7_n_3;
  wire ult_fu_658_p2_carry_i_8_n_3;
  wire ult_fu_658_p2_carry_i_9_n_3;
  wire ult_fu_658_p2_carry_n_10;
  wire ult_fu_658_p2_carry_n_4;
  wire ult_fu_658_p2_carry_n_5;
  wire ult_fu_658_p2_carry_n_6;
  wire ult_fu_658_p2_carry_n_7;
  wire ult_fu_658_p2_carry_n_8;
  wire ult_fu_658_p2_carry_n_9;
  wire vDir;
  wire \vDir[0]_i_1_n_3 ;
  wire [0:0]\vDir_reg[0]_0 ;
  wire [0:0]\vDir_reg[0]_1 ;
  wire [0:0]\vDir_reg[0]_2 ;
  wire [7:0]\vDir_reg[0]_3 ;
  wire [7:0]\vDir_reg[0]_4 ;
  wire [7:0]\vDir_reg[0]_5 ;
  wire whiYuv_2_U_n_3;
  wire x_1_fu_130;
  wire [15:0]x_2_fu_442_p2;
  wire x_2_fu_442_p2_carry__0_n_10;
  wire x_2_fu_442_p2_carry__0_n_5;
  wire x_2_fu_442_p2_carry__0_n_6;
  wire x_2_fu_442_p2_carry__0_n_7;
  wire x_2_fu_442_p2_carry__0_n_8;
  wire x_2_fu_442_p2_carry__0_n_9;
  wire x_2_fu_442_p2_carry_n_10;
  wire x_2_fu_442_p2_carry_n_3;
  wire x_2_fu_442_p2_carry_n_4;
  wire x_2_fu_442_p2_carry_n_5;
  wire x_2_fu_442_p2_carry_n_6;
  wire x_2_fu_442_p2_carry_n_7;
  wire x_2_fu_442_p2_carry_n_8;
  wire x_2_fu_442_p2_carry_n_9;
  wire [15:0]x_reg_946;
  wire [7:0]zext_ln1872_1;
  wire [8:1]zext_ln1872_1_cast_reg_932;
  wire [7:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW__inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [7:7]NLW_boxBottom_fu_653_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_boxRight_fu_648_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1847_fu_466_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1852_fu_477_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1859_fu_495_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1864_fu_506_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1895_fu_674_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_ult_fu_658_p2_carry_O_UNCONNECTED;
  wire [7:6]NLW_x_2_fu_442_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_x_2_fu_442_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(bckgndYUV_empty_n),
        .I5(ovrlayYUV_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[0]),
        .I2(and4_i_reg_536),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]),
        .I2(and10_i_reg_541),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]),
        .I2(and10_i_reg_541),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]),
        .I2(and10_i_reg_541),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]),
        .I2(and10_i_reg_541),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]),
        .I2(and10_i_reg_541),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]),
        .I2(and10_i_reg_541),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[0]),
        .I2(and24_i_reg_546),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[1]),
        .I2(and24_i_reg_546),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[2]),
        .I2(and24_i_reg_546),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[3]),
        .I2(and24_i_reg_546),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[1]),
        .I2(and4_i_reg_536),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]),
        .I2(and24_i_reg_546),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]),
        .I2(and24_i_reg_546),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]),
        .I2(and24_i_reg_546),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]),
        .I2(and24_i_reg_546),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[2]),
        .I2(and4_i_reg_536),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]),
        .I2(and4_i_reg_536),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]),
        .I2(and4_i_reg_536),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]),
        .I2(and4_i_reg_536),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]),
        .I2(and4_i_reg_536),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]),
        .I2(and4_i_reg_536),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]),
        .I2(and10_i_reg_541),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][0]_srl16 ),
        .I1(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]),
        .I2(and10_i_reg_541),
        .O(in[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\_inferred__0/i__carry_n_3 ,\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 ,\_inferred__0/i__carry_n_8 ,\_inferred__0/i__carry_n_9 ,\_inferred__0/i__carry_n_10 }),
        .DI(\_inferred__0/i__carry__0_0 [7:0]),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_1_n_3,i__carry_i_2_n_3,i__carry_i_3_n_3,i__carry_i_4_n_3,i__carry_i_5_n_3,i__carry_i_6_n_3,i__carry_i_7_n_3,i__carry_i_8_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_3 ),
        .CI_TOP(1'b0),
        .CO({\_inferred__0/i__carry__0_n_3 ,\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 ,\_inferred__0/i__carry__0_n_8 ,\_inferred__0/i__carry__0_n_9 ,\_inferred__0/i__carry__0_n_10 }),
        .DI(\_inferred__0/i__carry__0_0 [15:8]),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({i__carry__0_i_1_n_3,i__carry__0_i_2_n_3,i__carry__0_i_3_n_3,i__carry__0_i_4_n_3,i__carry__0_i_5_n_3,i__carry__0_i_6_n_3,i__carry__0_i_7_n_3,i__carry__0_i_8_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__1/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 ,\_inferred__1/i__carry_n_7 ,\_inferred__1/i__carry_n_8 ,\_inferred__1/i__carry_n_9 ,\_inferred__1/i__carry_n_10 }),
        .DI(x_reg_946[7:0]),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_1__0_n_3,i__carry_i_2__0_n_3,i__carry_i_3__0_n_3,i__carry_i_4__0_n_3,i__carry_i_5__0_n_3,i__carry_i_6__0_n_3,i__carry_i_7__0_n_3,i__carry_i_8__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__1/i__carry__0 
       (.CI(\_inferred__1/i__carry_n_3 ),
        .CI_TOP(1'b0),
        .CO({\_inferred__1/i__carry__0_n_3 ,\_inferred__1/i__carry__0_n_4 ,\_inferred__1/i__carry__0_n_5 ,\_inferred__1/i__carry__0_n_6 ,\_inferred__1/i__carry__0_n_7 ,\_inferred__1/i__carry__0_n_8 ,\_inferred__1/i__carry__0_n_9 ,\_inferred__1/i__carry__0_n_10 }),
        .DI(x_reg_946[15:8]),
        .O(\NLW__inferred__1/i__carry__0_O_UNCONNECTED [7:0]),
        .S({i__carry__0_i_1__0_n_3,i__carry__0_i_2__0_n_3,i__carry__0_i_3__0_n_3,i__carry__0_i_4__0_n_3,i__carry__0_i_5__0_n_3,i__carry__0_i_6__0_n_3,i__carry__0_i_7__0_n_3,i__carry__0_i_8__0_n_3}));
  FDRE \and_ln1921_reg_989_reg[0] 
       (.C(ap_clk),
        .CE(and_ln1921_reg_9890),
        .D(and_ln1921_fu_586_p2),
        .Q(and_ln1921_reg_989),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h20FF)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(icmp_ln730_fu_437_p227_in),
        .I1(flow_control_loop_pipe_sequential_init_U_n_3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hFF22FA22)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(icmp_ln730_fu_437_p227_in),
        .I1(flow_control_loop_pipe_sequential_init_U_n_3),
        .I2(ap_enable_reg_pp0_iter1),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF3BB33BB00AA00AA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I2(and_ln1921_reg_989),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I5(out[8]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [0]),
        .I1(x_reg_946[0]),
        .I2(icmp_reg_556),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF3BB33BB00AA00AA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I2(and_ln1921_reg_989),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I5(out[9]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [1]),
        .I1(x_reg_946[0]),
        .I2(icmp_reg_556),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5005500)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(and_ln1921_reg_989),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I3(out[10]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [2]),
        .I1(x_reg_946[0]),
        .I2(icmp_reg_556),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88F000F0FFFF00F0)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I1(and_ln1921_reg_989),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I4(out[11]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [3]),
        .I1(x_reg_946[0]),
        .I2(icmp_reg_556),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [3]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBAAFFFFFBFA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_1 
       (.I0(whiYuv_2_U_n_3),
        .I1(and_ln1921_reg_989),
        .I2(out[12]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_2_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [4]),
        .I1(icmp_reg_556),
        .I2(x_reg_946[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [4]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF350)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(and_ln1921_reg_989),
        .I2(out[13]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_2_n_3 ),
        .I5(whiYuv_2_U_n_3),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [5]),
        .I1(icmp_reg_556),
        .I2(x_reg_946[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [5]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF350)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(and_ln1921_reg_989),
        .I2(out[14]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_2_n_3 ),
        .I5(whiYuv_2_U_n_3),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [6]),
        .I1(icmp_reg_556),
        .I2(x_reg_946[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF350)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(and_ln1921_reg_989),
        .I2(out[15]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_2_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [7]),
        .I1(icmp_reg_556),
        .I2(x_reg_946[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7]_0 [7]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3 
       (.I0(or_ln1921_reg_996),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_3),
        .I4(\and_ln1921_reg_989_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF3BB33BB00AA00AA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [0]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I2(and_ln1921_reg_989),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I5(out[16]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF3BB33BB00AA00AA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [1]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I2(and_ln1921_reg_989),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I5(out[17]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF3BB33BB00AA00AA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [2]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I2(and_ln1921_reg_989),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I5(out[18]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF3BB33BB00AA00AA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [3]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I2(and_ln1921_reg_989),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I5(out[19]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[20]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_2_n_3 ),
        .I3(pixOut_reg_516),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [4]),
        .I2(out[20]),
        .I3(and_ln1921_reg_989),
        .I4(pixOut_reg_516),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[21]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_2_n_3 ),
        .I3(pixOut_reg_516),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [5]),
        .I2(out[21]),
        .I3(and_ln1921_reg_989),
        .I4(pixOut_reg_516),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[22]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_2_n_3 ),
        .I3(pixOut_reg_516),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [6]),
        .I2(out[22]),
        .I3(and_ln1921_reg_989),
        .I4(pixOut_reg_516),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[23]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFEAAFAAEFEAEFEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7]_0 [7]),
        .I4(out[23]),
        .I5(and_ln1921_reg_989),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_360[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD500D500FFFFD500)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(and_ln1921_reg_989),
        .I3(out[0]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hD050D050FFFFD050)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(out[1]),
        .I3(and_ln1921_reg_989),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hD050D050FFFFD050)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(out[2]),
        .I3(and_ln1921_reg_989),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hD050D050FFFFD050)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(out[3]),
        .I3(and_ln1921_reg_989),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2 
       (.I0(or_ln1921_reg_996),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_3),
        .I4(\and_ln1921_reg_989_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3 
       (.I0(\_inferred__0/i__carry__0_n_3 ),
        .I1(\_inferred__1/i__carry__0_n_3 ),
        .I2(ult_fu_658_p2),
        .I3(icmp_ln1895_fu_674_p2),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\boxLeft_fu_138_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[4]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEFFFFEAEE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(out[4]),
        .I3(and_ln1921_reg_989),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[5]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEFFFFEAEE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(out[5]),
        .I3(and_ln1921_reg_989),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[6]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEFFFFEAEE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(out[6]),
        .I3(and_ln1921_reg_989),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hDD00D000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .O(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ),
        .I1(out[7]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_3),
        .I4(\and_ln1921_reg_989_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEAEEEAEEFFFFEAEE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_2_n_3 ),
        .I2(out[7]),
        .I3(and_ln1921_reg_989),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_4_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_390_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]_i_2_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_390[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxBottom_fu_653_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({boxBottom_fu_653_p2_carry_n_3,boxBottom_fu_653_p2_carry_n_4,boxBottom_fu_653_p2_carry_n_5,boxBottom_fu_653_p2_carry_n_6,boxBottom_fu_653_p2_carry_n_7,boxBottom_fu_653_p2_carry_n_8,boxBottom_fu_653_p2_carry_n_9,boxBottom_fu_653_p2_carry_n_10}),
        .DI(\boxTop_fu_134_reg[15]_0 [7:0]),
        .O({boxBottom_fu_653_p2_carry_n_11,boxBottom_fu_653_p2_carry_n_12,boxBottom_fu_653_p2_carry_n_13,boxBottom_fu_653_p2_carry_n_14,boxBottom_fu_653_p2_carry_n_15,boxBottom_fu_653_p2_carry_n_16,boxBottom_fu_653_p2_carry_n_17,boxBottom_fu_653_p2_carry_n_18}),
        .S(i__carry_i_8_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxBottom_fu_653_p2_carry__0
       (.CI(boxBottom_fu_653_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_boxBottom_fu_653_p2_carry__0_CO_UNCONNECTED[7],boxBottom_fu_653_p2_carry__0_n_4,boxBottom_fu_653_p2_carry__0_n_5,boxBottom_fu_653_p2_carry__0_n_6,boxBottom_fu_653_p2_carry__0_n_7,boxBottom_fu_653_p2_carry__0_n_8,boxBottom_fu_653_p2_carry__0_n_9,boxBottom_fu_653_p2_carry__0_n_10}),
        .DI({1'b0,\boxTop_fu_134_reg[15]_0 [14:8]}),
        .O({boxBottom_fu_653_p2_carry__0_n_11,boxBottom_fu_653_p2_carry__0_n_12,boxBottom_fu_653_p2_carry__0_n_13,boxBottom_fu_653_p2_carry__0_n_14,boxBottom_fu_653_p2_carry__0_n_15,boxBottom_fu_653_p2_carry__0_n_16,boxBottom_fu_653_p2_carry__0_n_17,boxBottom_fu_653_p2_carry__0_n_18}),
        .S(i__carry__0_i_8_0));
  LUT4 #(
    .INIT(16'h1504)) 
    boxHCoord0__0_carry__0_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .O(DI));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [15]),
        .O(\hDir_reg[0]_4 [7]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [14]),
        .O(\hDir_reg[0]_4 [6]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [13]),
        .O(\hDir_reg[0]_4 [5]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [12]),
        .O(\hDir_reg[0]_4 [4]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [11]),
        .O(\hDir_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [10]),
        .O(\hDir_reg[0]_4 [2]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [9]),
        .O(\hDir_reg[0]_4 [1]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0__0_carry__0_i_9
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [8]),
        .O(\hDir_reg[0]_4 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    boxHCoord0__0_carry_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .O(\hDir_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0__0_carry_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[8]),
        .I5(\boxLeft_fu_138_reg[15]_0 [7]),
        .O(\hDir_reg[0]_3 [7]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0__0_carry_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[7]),
        .I5(\boxLeft_fu_138_reg[15]_0 [6]),
        .O(\hDir_reg[0]_3 [6]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0__0_carry_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[6]),
        .I5(\boxLeft_fu_138_reg[15]_0 [5]),
        .O(\hDir_reg[0]_3 [5]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0__0_carry_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[5]),
        .I5(\boxLeft_fu_138_reg[15]_0 [4]),
        .O(\hDir_reg[0]_3 [4]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0__0_carry_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[4]),
        .I5(\boxLeft_fu_138_reg[15]_0 [3]),
        .O(\hDir_reg[0]_3 [3]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0__0_carry_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[3]),
        .I5(\boxLeft_fu_138_reg[15]_0 [2]),
        .O(\hDir_reg[0]_3 [2]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0__0_carry_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[2]),
        .I5(\boxLeft_fu_138_reg[15]_0 [1]),
        .O(\hDir_reg[0]_3 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    boxHCoord0__0_carry_i_9
       (.I0(zext_ln1872_1_cast_reg_932[1]),
        .O(\hDir_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [15]),
        .O(\hDir_reg[0]_5 [7]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [14]),
        .O(\hDir_reg[0]_5 [6]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [13]),
        .O(\hDir_reg[0]_5 [5]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [12]),
        .O(\hDir_reg[0]_5 [4]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [11]),
        .O(\hDir_reg[0]_5 [3]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [10]),
        .O(\hDir_reg[0]_5 [2]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [9]),
        .O(\hDir_reg[0]_5 [1]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxHCoord0_carry__0_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(\boxLeft_fu_138_reg[15]_0 [8]),
        .O(\hDir_reg[0]_5 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    boxHCoord0_carry_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .O(\hDir_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0_carry_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[8]),
        .I5(\boxLeft_fu_138_reg[15]_0 [7]),
        .O(\hDir_reg[0]_2 [7]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0_carry_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[7]),
        .I5(\boxLeft_fu_138_reg[15]_0 [6]),
        .O(\hDir_reg[0]_2 [6]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0_carry_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[6]),
        .I5(\boxLeft_fu_138_reg[15]_0 [5]),
        .O(\hDir_reg[0]_2 [5]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0_carry_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[5]),
        .I5(\boxLeft_fu_138_reg[15]_0 [4]),
        .O(\hDir_reg[0]_2 [4]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0_carry_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[4]),
        .I5(\boxLeft_fu_138_reg[15]_0 [3]),
        .O(\hDir_reg[0]_2 [3]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0_carry_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[3]),
        .I5(\boxLeft_fu_138_reg[15]_0 [2]),
        .O(\hDir_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxHCoord0_carry_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(hDir),
        .I2(icmp_ln1852_fu_477_p2),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(zext_ln1872_1_cast_reg_932[2]),
        .I5(\boxLeft_fu_138_reg[15]_0 [1]),
        .O(\hDir_reg[0]_2 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    boxHCoord0_carry_i_9
       (.I0(zext_ln1872_1_cast_reg_932[1]),
        .O(\hDir_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \boxHCoord[0]_i_1 
       (.I0(\boxLeft_fu_138_reg[15]_0 [0]),
        .I1(zext_ln1872_1_cast_reg_932[1]),
        .O(\boxLeft_fu_138_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[0]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [0]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [0]),
        .O(\boxHCoord_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[10]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [10]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [10]),
        .O(\boxHCoord_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[11]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [11]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [11]),
        .O(\boxHCoord_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[12]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [12]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [12]),
        .O(\boxHCoord_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[13]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [13]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [13]),
        .O(\boxHCoord_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[14]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [14]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [14]),
        .O(\boxHCoord_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[15]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [15]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [15]),
        .O(\boxHCoord_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[1]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [1]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [1]),
        .O(\boxHCoord_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[2]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [2]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [2]),
        .O(\boxHCoord_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[3]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [3]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [3]),
        .O(\boxHCoord_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[4]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [4]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [4]),
        .O(\boxHCoord_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[5]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [5]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [5]),
        .O(\boxHCoord_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[6]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [6]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [6]),
        .O(\boxHCoord_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[7]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [7]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [7]),
        .O(\boxHCoord_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[8]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [8]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [8]),
        .O(\boxHCoord_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_112[9]_i_1 
       (.I0(\boxHCoord_loc_0_fu_112_reg[15] [9]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxLeft_fu_138_reg[15]_0 [9]),
        .O(\boxHCoord_reg[15] [9]));
  FDRE \boxLeft_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[0]),
        .Q(\boxLeft_fu_138_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[10] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[10]),
        .Q(\boxLeft_fu_138_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[11] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[11]),
        .Q(\boxLeft_fu_138_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[12] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[12]),
        .Q(\boxLeft_fu_138_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[13] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[13]),
        .Q(\boxLeft_fu_138_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[14] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[14]),
        .Q(\boxLeft_fu_138_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[15] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[15]),
        .Q(\boxLeft_fu_138_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[1]),
        .Q(\boxLeft_fu_138_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[2]),
        .Q(\boxLeft_fu_138_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[3]),
        .Q(\boxLeft_fu_138_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[4]),
        .Q(\boxLeft_fu_138_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[5]),
        .Q(\boxLeft_fu_138_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[6]),
        .Q(\boxLeft_fu_138_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[7]),
        .Q(\boxLeft_fu_138_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[8]),
        .Q(\boxLeft_fu_138_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \boxLeft_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in[9]),
        .Q(\boxLeft_fu_138_reg[15]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxRight_fu_648_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({boxRight_fu_648_p2_carry_n_3,boxRight_fu_648_p2_carry_n_4,boxRight_fu_648_p2_carry_n_5,boxRight_fu_648_p2_carry_n_6,boxRight_fu_648_p2_carry_n_7,boxRight_fu_648_p2_carry_n_8,boxRight_fu_648_p2_carry_n_9,boxRight_fu_648_p2_carry_n_10}),
        .DI(\boxLeft_fu_138_reg[15]_0 [7:0]),
        .O({boxRight_fu_648_p2_carry_n_11,boxRight_fu_648_p2_carry_n_12,boxRight_fu_648_p2_carry_n_13,boxRight_fu_648_p2_carry_n_14,boxRight_fu_648_p2_carry_n_15,boxRight_fu_648_p2_carry_n_16,boxRight_fu_648_p2_carry_n_17,boxRight_fu_648_p2_carry_n_18}),
        .S(i__carry_i_8__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxRight_fu_648_p2_carry__0
       (.CI(boxRight_fu_648_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_boxRight_fu_648_p2_carry__0_CO_UNCONNECTED[7],boxRight_fu_648_p2_carry__0_n_4,boxRight_fu_648_p2_carry__0_n_5,boxRight_fu_648_p2_carry__0_n_6,boxRight_fu_648_p2_carry__0_n_7,boxRight_fu_648_p2_carry__0_n_8,boxRight_fu_648_p2_carry__0_n_9,boxRight_fu_648_p2_carry__0_n_10}),
        .DI({1'b0,\boxLeft_fu_138_reg[15]_0 [14:8]}),
        .O({boxRight_fu_648_p2_carry__0_n_11,boxRight_fu_648_p2_carry__0_n_12,boxRight_fu_648_p2_carry__0_n_13,boxRight_fu_648_p2_carry__0_n_14,boxRight_fu_648_p2_carry__0_n_15,boxRight_fu_648_p2_carry__0_n_16,boxRight_fu_648_p2_carry__0_n_17,boxRight_fu_648_p2_carry__0_n_18}),
        .S(i__carry__0_i_8__0_0));
  FDRE \boxTop_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[0]),
        .Q(\boxTop_fu_134_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[10] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[10]),
        .Q(\boxTop_fu_134_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[11] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[11]),
        .Q(\boxTop_fu_134_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[12] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[12]),
        .Q(\boxTop_fu_134_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[13] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[13]),
        .Q(\boxTop_fu_134_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[14] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[14]),
        .Q(\boxTop_fu_134_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[15] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[15]),
        .Q(\boxTop_fu_134_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[1]),
        .Q(\boxTop_fu_134_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[2]),
        .Q(\boxTop_fu_134_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[3]),
        .Q(\boxTop_fu_134_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[4]),
        .Q(\boxTop_fu_134_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[5]),
        .Q(\boxTop_fu_134_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[6]),
        .Q(\boxTop_fu_134_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[7]),
        .Q(\boxTop_fu_134_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[8]),
        .Q(\boxTop_fu_134_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \boxTop_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(boxLeft_fu_138),
        .D(p_0_in__0[9]),
        .Q(\boxTop_fu_134_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1504)) 
    boxVCoord0__0_carry__0_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .O(\vDir_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [15]),
        .O(\vDir_reg[0]_4 [7]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [14]),
        .O(\vDir_reg[0]_4 [6]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [13]),
        .O(\vDir_reg[0]_4 [5]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [12]),
        .O(\vDir_reg[0]_4 [4]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [11]),
        .O(\vDir_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [10]),
        .O(\vDir_reg[0]_4 [2]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [9]),
        .O(\vDir_reg[0]_4 [1]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0__0_carry__0_i_9
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [8]),
        .O(\vDir_reg[0]_4 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    boxVCoord0__0_carry_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .O(\vDir_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0__0_carry_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[8]),
        .I5(\boxTop_fu_134_reg[15]_0 [7]),
        .O(\vDir_reg[0]_3 [7]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0__0_carry_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[7]),
        .I5(\boxTop_fu_134_reg[15]_0 [6]),
        .O(\vDir_reg[0]_3 [6]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0__0_carry_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[6]),
        .I5(\boxTop_fu_134_reg[15]_0 [5]),
        .O(\vDir_reg[0]_3 [5]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0__0_carry_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[5]),
        .I5(\boxTop_fu_134_reg[15]_0 [4]),
        .O(\vDir_reg[0]_3 [4]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0__0_carry_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[4]),
        .I5(\boxTop_fu_134_reg[15]_0 [3]),
        .O(\vDir_reg[0]_3 [3]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0__0_carry_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[3]),
        .I5(\boxTop_fu_134_reg[15]_0 [2]),
        .O(\vDir_reg[0]_3 [2]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0__0_carry_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[2]),
        .I5(\boxTop_fu_134_reg[15]_0 [1]),
        .O(\vDir_reg[0]_3 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    boxVCoord0__0_carry_i_9
       (.I0(zext_ln1872_1_cast_reg_932[1]),
        .O(\vDir_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [15]),
        .O(\vDir_reg[0]_5 [7]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [14]),
        .O(\vDir_reg[0]_5 [6]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [13]),
        .O(\vDir_reg[0]_5 [5]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [12]),
        .O(\vDir_reg[0]_5 [4]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [11]),
        .O(\vDir_reg[0]_5 [3]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [10]),
        .O(\vDir_reg[0]_5 [2]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [9]),
        .O(\vDir_reg[0]_5 [1]));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    boxVCoord0_carry__0_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(\boxTop_fu_134_reg[15]_0 [8]),
        .O(\vDir_reg[0]_5 [0]));
  LUT4 #(
    .INIT(16'h1504)) 
    boxVCoord0_carry_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .O(\vDir_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0_carry_i_2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[8]),
        .I5(\boxTop_fu_134_reg[15]_0 [7]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0_carry_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[7]),
        .I5(\boxTop_fu_134_reg[15]_0 [6]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0_carry_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[6]),
        .I5(\boxTop_fu_134_reg[15]_0 [5]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0_carry_i_5
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[5]),
        .I5(\boxTop_fu_134_reg[15]_0 [4]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0_carry_i_6
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[4]),
        .I5(\boxTop_fu_134_reg[15]_0 [3]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0_carry_i_7
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[3]),
        .I5(\boxTop_fu_134_reg[15]_0 [2]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    boxVCoord0_carry_i_8
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(icmp_ln1864_fu_506_p2),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(zext_ln1872_1_cast_reg_932[2]),
        .I5(\boxTop_fu_134_reg[15]_0 [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h2)) 
    boxVCoord0_carry_i_9
       (.I0(zext_ln1872_1_cast_reg_932[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \boxVCoord[0]_i_1 
       (.I0(\boxTop_fu_134_reg[15]_0 [0]),
        .I1(zext_ln1872_1_cast_reg_932[1]),
        .O(\boxTop_fu_134_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \boxVCoord[15]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\boxVCoord[15]_i_2_n_3 ),
        .I3(\ap_CS_fsm_reg[2] ),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxVCoord[15]_i_10 
       (.I0(\_inferred__0/i__carry__0_0 [5]),
        .I1(Q[7]),
        .I2(\_inferred__0/i__carry__0_0 [10]),
        .I3(\_inferred__0/i__carry__0_0 [11]),
        .I4(\boxVCoord[15]_i_12_n_3 ),
        .O(\boxVCoord[15]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_11 
       (.I0(\_inferred__0/i__carry__0_0 [2]),
        .I1(\_inferred__0/i__carry__0_0 [0]),
        .I2(Q[9]),
        .I3(\_inferred__0/i__carry__0_0 [8]),
        .O(\boxVCoord[15]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_12 
       (.I0(Q[10]),
        .I1(\_inferred__0/i__carry__0_0 [6]),
        .I2(Q[8]),
        .I3(Q[1]),
        .O(\boxVCoord[15]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_2 
       (.I0(icmp_ln730_fu_437_p227_in),
        .I1(\boxLeft_fu_138_reg[0]_1 ),
        .I2(\boxVCoord[15]_i_4_n_3 ),
        .I3(\boxVCoord[15]_i_5_n_3 ),
        .O(\boxVCoord[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_4 
       (.I0(\boxVCoord[15]_i_7_n_3 ),
        .I1(\_inferred__0/i__carry__0_0 [15]),
        .I2(\_inferred__0/i__carry__0_0 [12]),
        .I3(\_inferred__0/i__carry__0_0 [13]),
        .I4(\_inferred__0/i__carry__0_0 [7]),
        .I5(\boxVCoord[15]_i_8_n_3 ),
        .O(\boxVCoord[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_5 
       (.I0(\boxVCoord[15]_i_9_n_3 ),
        .I1(\_inferred__0/i__carry__0_0 [9]),
        .I2(\_inferred__0/i__carry__0_0 [3]),
        .I3(Q[13]),
        .I4(Q[2]),
        .I5(\boxVCoord[15]_i_10_n_3 ),
        .O(\boxVCoord[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_7 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[14]),
        .I3(Q[6]),
        .O(\boxVCoord[15]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxVCoord[15]_i_8 
       (.I0(\_inferred__0/i__carry__0_0 [14]),
        .I1(Q[12]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\boxVCoord[15]_i_11_n_3 ),
        .O(\boxVCoord[15]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_9 
       (.I0(Q[11]),
        .I1(\_inferred__0/i__carry__0_0 [1]),
        .I2(Q[15]),
        .I3(\_inferred__0/i__carry__0_0 [4]),
        .O(\boxVCoord[15]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[0]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [0]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [0]),
        .O(\boxVCoord_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[10]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [10]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [10]),
        .O(\boxVCoord_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[11]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [11]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [11]),
        .O(\boxVCoord_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[12]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [12]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [12]),
        .O(\boxVCoord_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[13]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [13]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [13]),
        .O(\boxVCoord_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[14]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [14]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [14]),
        .O(\boxVCoord_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[15]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [15]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [15]),
        .O(\boxVCoord_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[1]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [1]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [1]),
        .O(\boxVCoord_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[2]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [2]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [2]),
        .O(\boxVCoord_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[3]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [3]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [3]),
        .O(\boxVCoord_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[4]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [4]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [4]),
        .O(\boxVCoord_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[5]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [5]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [5]),
        .O(\boxVCoord_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[6]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [6]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [6]),
        .O(\boxVCoord_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[7]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [7]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [7]),
        .O(\boxVCoord_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[8]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [8]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [8]),
        .O(\boxVCoord_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_108[9]_i_1 
       (.I0(\boxVCoord_loc_0_fu_108_reg[15] [9]),
        .I1(tpgForeground_U0_motionSpeed_read),
        .I2(\boxTop_fu_134_reg[15]_0 [9]),
        .O(\boxVCoord_reg[15] [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .O(O),
        .SR(flow_control_loop_pipe_sequential_init_U_n_4),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(boxLeft_fu_138),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxLeft_fu_138_reg[0] (\boxVCoord[15]_i_2_n_3 ),
        .\boxLeft_fu_138_reg[15] (\boxLeft_fu_138_reg[15]_1 ),
        .\boxLeft_fu_138_reg[15]_0 (\boxLeft_fu_138_reg[15]_2 ),
        .\boxLeft_fu_138_reg[7] (\boxLeft_fu_138_reg[7]_0 ),
        .\boxTop_fu_134_reg[0] (\boxTop_fu_134_reg[0]_1 ),
        .\boxTop_fu_134_reg[15] (\boxTop_fu_134_reg[15]_1 ),
        .\boxTop_fu_134_reg[15]_0 (\boxTop_fu_134_reg[15]_2 ),
        .\boxTop_fu_134_reg[7] (\boxTop_fu_134_reg[7]_0 ),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg(p_0_in),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_reg_0(p_0_in__0),
        .\icmp_ln730_reg_957_reg[0] (flow_control_loop_pipe_sequential_init_U_n_3),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\x_1_fu_130_reg[0] (ap_enable_reg_pp0_iter2_reg_n_3),
        .\x_1_fu_130_reg[0]_0 (\icmp_ln730_reg_957_reg_n_3_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hFFDFFF00)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg_i_1
       (.I0(icmp_ln730_fu_437_p227_in),
        .I1(flow_control_loop_pipe_sequential_init_U_n_3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(E),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hFBFB0400FFFF0400)) 
    \hDir[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\boxVCoord[15]_i_2_n_3 ),
        .I3(icmp_ln1847_fu_466_p2),
        .I4(hDir),
        .I5(icmp_ln1852_fu_477_p2),
        .O(\hDir[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hDir[0]_i_1_n_3 ),
        .Q(hDir),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(\_inferred__0/i__carry__0_0 [15]),
        .I1(boxBottom_fu_653_p2_carry__0_n_11),
        .O(i__carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(x_reg_946[15]),
        .I1(boxRight_fu_648_p2_carry__0_n_11),
        .O(i__carry__0_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2
       (.I0(\_inferred__0/i__carry__0_0 [14]),
        .I1(boxBottom_fu_653_p2_carry__0_n_12),
        .O(i__carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__0
       (.I0(x_reg_946[14]),
        .I1(boxRight_fu_648_p2_carry__0_n_12),
        .O(i__carry__0_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3
       (.I0(\_inferred__0/i__carry__0_0 [13]),
        .I1(boxBottom_fu_653_p2_carry__0_n_13),
        .O(i__carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__0
       (.I0(x_reg_946[13]),
        .I1(boxRight_fu_648_p2_carry__0_n_13),
        .O(i__carry__0_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4
       (.I0(\_inferred__0/i__carry__0_0 [12]),
        .I1(boxBottom_fu_653_p2_carry__0_n_14),
        .O(i__carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__0
       (.I0(x_reg_946[12]),
        .I1(boxRight_fu_648_p2_carry__0_n_14),
        .O(i__carry__0_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5
       (.I0(\_inferred__0/i__carry__0_0 [11]),
        .I1(boxBottom_fu_653_p2_carry__0_n_15),
        .O(i__carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__0
       (.I0(x_reg_946[11]),
        .I1(boxRight_fu_648_p2_carry__0_n_15),
        .O(i__carry__0_i_5__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_6
       (.I0(\_inferred__0/i__carry__0_0 [10]),
        .I1(boxBottom_fu_653_p2_carry__0_n_16),
        .O(i__carry__0_i_6_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_6__0
       (.I0(x_reg_946[10]),
        .I1(boxRight_fu_648_p2_carry__0_n_16),
        .O(i__carry__0_i_6__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_7
       (.I0(\_inferred__0/i__carry__0_0 [9]),
        .I1(boxBottom_fu_653_p2_carry__0_n_17),
        .O(i__carry__0_i_7_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_7__0
       (.I0(x_reg_946[9]),
        .I1(boxRight_fu_648_p2_carry__0_n_17),
        .O(i__carry__0_i_7__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_8
       (.I0(\_inferred__0/i__carry__0_0 [8]),
        .I1(boxBottom_fu_653_p2_carry__0_n_18),
        .O(i__carry__0_i_8_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_8__0
       (.I0(x_reg_946[8]),
        .I1(boxRight_fu_648_p2_carry__0_n_18),
        .O(i__carry__0_i_8__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1
       (.I0(\_inferred__0/i__carry__0_0 [7]),
        .I1(boxBottom_fu_653_p2_carry_n_11),
        .O(i__carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__0
       (.I0(x_reg_946[7]),
        .I1(boxRight_fu_648_p2_carry_n_11),
        .O(i__carry_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2
       (.I0(\_inferred__0/i__carry__0_0 [6]),
        .I1(boxBottom_fu_653_p2_carry_n_12),
        .O(i__carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__0
       (.I0(x_reg_946[6]),
        .I1(boxRight_fu_648_p2_carry_n_12),
        .O(i__carry_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3
       (.I0(\_inferred__0/i__carry__0_0 [5]),
        .I1(boxBottom_fu_653_p2_carry_n_13),
        .O(i__carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__0
       (.I0(x_reg_946[5]),
        .I1(boxRight_fu_648_p2_carry_n_13),
        .O(i__carry_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4
       (.I0(\_inferred__0/i__carry__0_0 [4]),
        .I1(boxBottom_fu_653_p2_carry_n_14),
        .O(i__carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__0
       (.I0(x_reg_946[4]),
        .I1(boxRight_fu_648_p2_carry_n_14),
        .O(i__carry_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5
       (.I0(\_inferred__0/i__carry__0_0 [3]),
        .I1(boxBottom_fu_653_p2_carry_n_15),
        .O(i__carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__0
       (.I0(x_reg_946[3]),
        .I1(boxRight_fu_648_p2_carry_n_15),
        .O(i__carry_i_5__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6
       (.I0(\_inferred__0/i__carry__0_0 [2]),
        .I1(boxBottom_fu_653_p2_carry_n_16),
        .O(i__carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__0
       (.I0(x_reg_946[2]),
        .I1(boxRight_fu_648_p2_carry_n_16),
        .O(i__carry_i_6__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7
       (.I0(\_inferred__0/i__carry__0_0 [1]),
        .I1(boxBottom_fu_653_p2_carry_n_17),
        .O(i__carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__0
       (.I0(x_reg_946[1]),
        .I1(boxRight_fu_648_p2_carry_n_17),
        .O(i__carry_i_7__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8
       (.I0(\_inferred__0/i__carry__0_0 [0]),
        .I1(boxBottom_fu_653_p2_carry_n_18),
        .O(i__carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8__0
       (.I0(x_reg_946[0]),
        .I1(boxRight_fu_648_p2_carry_n_18),
        .O(i__carry_i_8__0_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1847_fu_466_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1847_fu_466_p2,icmp_ln1847_fu_466_p2_carry_n_4,icmp_ln1847_fu_466_p2_carry_n_5,icmp_ln1847_fu_466_p2_carry_n_6,icmp_ln1847_fu_466_p2_carry_n_7,icmp_ln1847_fu_466_p2_carry_n_8,icmp_ln1847_fu_466_p2_carry_n_9,icmp_ln1847_fu_466_p2_carry_n_10}),
        .DI({icmp_ln1847_fu_466_p2_carry_i_1_n_3,icmp_ln1847_fu_466_p2_carry_i_2_n_3,icmp_ln1847_fu_466_p2_carry_i_3_n_3,icmp_ln1847_fu_466_p2_carry_i_4_n_3,icmp_ln1847_fu_466_p2_carry_i_5_n_3,icmp_ln1847_fu_466_p2_carry_i_6_n_3,icmp_ln1847_fu_466_p2_carry_i_7_n_3,icmp_ln1847_fu_466_p2_carry_i_8_n_3}),
        .O(NLW_icmp_ln1847_fu_466_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1847_fu_466_p2_carry_i_9_n_3,icmp_ln1847_fu_466_p2_carry_i_10_n_3,icmp_ln1847_fu_466_p2_carry_i_11_n_3,icmp_ln1847_fu_466_p2_carry_i_12_n_3,icmp_ln1847_fu_466_p2_carry_i_13_n_3,icmp_ln1847_fu_466_p2_carry_i_14_n_3,icmp_ln1847_fu_466_p2_carry_i_15_n_3,icmp_ln1847_fu_466_p2_carry_i_16_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_1
       (.I0(\boxLeft_fu_138_reg[15]_0 [15]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[15]),
        .I2(\boxLeft_fu_138_reg[15]_0 [14]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[14]),
        .O(icmp_ln1847_fu_466_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_10
       (.I0(icmp_ln1847_fu_466_p2_carry_0[13]),
        .I1(\boxLeft_fu_138_reg[15]_0 [13]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[12]),
        .I3(\boxLeft_fu_138_reg[15]_0 [12]),
        .O(icmp_ln1847_fu_466_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_11
       (.I0(icmp_ln1847_fu_466_p2_carry_0[11]),
        .I1(\boxLeft_fu_138_reg[15]_0 [11]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[10]),
        .I3(\boxLeft_fu_138_reg[15]_0 [10]),
        .O(icmp_ln1847_fu_466_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_12
       (.I0(icmp_ln1847_fu_466_p2_carry_0[9]),
        .I1(\boxLeft_fu_138_reg[15]_0 [9]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[8]),
        .I3(\boxLeft_fu_138_reg[15]_0 [8]),
        .O(icmp_ln1847_fu_466_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_13
       (.I0(icmp_ln1847_fu_466_p2_carry_0[7]),
        .I1(\boxLeft_fu_138_reg[15]_0 [7]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[6]),
        .I3(\boxLeft_fu_138_reg[15]_0 [6]),
        .O(icmp_ln1847_fu_466_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_14
       (.I0(icmp_ln1847_fu_466_p2_carry_0[5]),
        .I1(\boxLeft_fu_138_reg[15]_0 [5]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[4]),
        .I3(\boxLeft_fu_138_reg[15]_0 [4]),
        .O(icmp_ln1847_fu_466_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_15
       (.I0(icmp_ln1847_fu_466_p2_carry_0[3]),
        .I1(\boxLeft_fu_138_reg[15]_0 [3]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[2]),
        .I3(\boxLeft_fu_138_reg[15]_0 [2]),
        .O(icmp_ln1847_fu_466_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_16
       (.I0(icmp_ln1847_fu_466_p2_carry_0[1]),
        .I1(\boxLeft_fu_138_reg[15]_0 [1]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[0]),
        .I3(\boxLeft_fu_138_reg[15]_0 [0]),
        .O(icmp_ln1847_fu_466_p2_carry_i_16_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_2
       (.I0(\boxLeft_fu_138_reg[15]_0 [13]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[13]),
        .I2(\boxLeft_fu_138_reg[15]_0 [12]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[12]),
        .O(icmp_ln1847_fu_466_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_3
       (.I0(\boxLeft_fu_138_reg[15]_0 [11]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[11]),
        .I2(\boxLeft_fu_138_reg[15]_0 [10]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[10]),
        .O(icmp_ln1847_fu_466_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_4
       (.I0(\boxLeft_fu_138_reg[15]_0 [9]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[9]),
        .I2(\boxLeft_fu_138_reg[15]_0 [8]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[8]),
        .O(icmp_ln1847_fu_466_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_5
       (.I0(\boxLeft_fu_138_reg[15]_0 [7]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[7]),
        .I2(\boxLeft_fu_138_reg[15]_0 [6]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[6]),
        .O(icmp_ln1847_fu_466_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_6
       (.I0(\boxLeft_fu_138_reg[15]_0 [5]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[5]),
        .I2(\boxLeft_fu_138_reg[15]_0 [4]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[4]),
        .O(icmp_ln1847_fu_466_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_7
       (.I0(\boxLeft_fu_138_reg[15]_0 [3]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[3]),
        .I2(\boxLeft_fu_138_reg[15]_0 [2]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[2]),
        .O(icmp_ln1847_fu_466_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1847_fu_466_p2_carry_i_8
       (.I0(\boxLeft_fu_138_reg[15]_0 [1]),
        .I1(icmp_ln1847_fu_466_p2_carry_0[1]),
        .I2(\boxLeft_fu_138_reg[15]_0 [0]),
        .I3(icmp_ln1847_fu_466_p2_carry_0[0]),
        .O(icmp_ln1847_fu_466_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1847_fu_466_p2_carry_i_9
       (.I0(icmp_ln1847_fu_466_p2_carry_0[15]),
        .I1(\boxLeft_fu_138_reg[15]_0 [15]),
        .I2(icmp_ln1847_fu_466_p2_carry_0[14]),
        .I3(\boxLeft_fu_138_reg[15]_0 [14]),
        .O(icmp_ln1847_fu_466_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1852_fu_477_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1852_fu_477_p2,icmp_ln1852_fu_477_p2_carry_n_4,icmp_ln1852_fu_477_p2_carry_n_5,icmp_ln1852_fu_477_p2_carry_n_6,icmp_ln1852_fu_477_p2_carry_n_7,icmp_ln1852_fu_477_p2_carry_n_8,icmp_ln1852_fu_477_p2_carry_n_9,icmp_ln1852_fu_477_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,icmp_ln1852_fu_477_p2_carry_i_1_n_3,icmp_ln1852_fu_477_p2_carry_i_2_n_3,icmp_ln1852_fu_477_p2_carry_i_3_n_3,icmp_ln1852_fu_477_p2_carry_i_4_n_3,icmp_ln1852_fu_477_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln1852_fu_477_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1852_fu_477_p2_carry_i_6_n_3,icmp_ln1852_fu_477_p2_carry_i_7_n_3,icmp_ln1852_fu_477_p2_carry_i_8_n_3,icmp_ln1852_fu_477_p2_carry_i_9_n_3,icmp_ln1852_fu_477_p2_carry_i_10_n_3,icmp_ln1852_fu_477_p2_carry_i_11_n_3,icmp_ln1852_fu_477_p2_carry_i_12_n_3,icmp_ln1852_fu_477_p2_carry_i_13_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1852_fu_477_p2_carry_i_1
       (.I0(\boxLeft_fu_138_reg[15]_0 [9]),
        .I1(zext_ln1872_1_cast_reg_932[8]),
        .I2(\boxLeft_fu_138_reg[15]_0 [8]),
        .O(icmp_ln1852_fu_477_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1852_fu_477_p2_carry_i_10
       (.I0(\boxLeft_fu_138_reg[15]_0 [7]),
        .I1(zext_ln1872_1_cast_reg_932[7]),
        .I2(\boxLeft_fu_138_reg[15]_0 [6]),
        .I3(zext_ln1872_1_cast_reg_932[6]),
        .O(icmp_ln1852_fu_477_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1852_fu_477_p2_carry_i_11
       (.I0(\boxLeft_fu_138_reg[15]_0 [5]),
        .I1(zext_ln1872_1_cast_reg_932[5]),
        .I2(\boxLeft_fu_138_reg[15]_0 [4]),
        .I3(zext_ln1872_1_cast_reg_932[4]),
        .O(icmp_ln1852_fu_477_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1852_fu_477_p2_carry_i_12
       (.I0(\boxLeft_fu_138_reg[15]_0 [3]),
        .I1(zext_ln1872_1_cast_reg_932[3]),
        .I2(\boxLeft_fu_138_reg[15]_0 [2]),
        .I3(zext_ln1872_1_cast_reg_932[2]),
        .O(icmp_ln1852_fu_477_p2_carry_i_12_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1852_fu_477_p2_carry_i_13
       (.I0(\boxLeft_fu_138_reg[15]_0 [0]),
        .I1(\boxLeft_fu_138_reg[15]_0 [1]),
        .I2(zext_ln1872_1_cast_reg_932[1]),
        .O(icmp_ln1852_fu_477_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1852_fu_477_p2_carry_i_2
       (.I0(zext_ln1872_1_cast_reg_932[7]),
        .I1(\boxLeft_fu_138_reg[15]_0 [7]),
        .I2(zext_ln1872_1_cast_reg_932[6]),
        .I3(\boxLeft_fu_138_reg[15]_0 [6]),
        .O(icmp_ln1852_fu_477_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1852_fu_477_p2_carry_i_3
       (.I0(zext_ln1872_1_cast_reg_932[5]),
        .I1(\boxLeft_fu_138_reg[15]_0 [5]),
        .I2(zext_ln1872_1_cast_reg_932[4]),
        .I3(\boxLeft_fu_138_reg[15]_0 [4]),
        .O(icmp_ln1852_fu_477_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1852_fu_477_p2_carry_i_4
       (.I0(zext_ln1872_1_cast_reg_932[3]),
        .I1(\boxLeft_fu_138_reg[15]_0 [3]),
        .I2(zext_ln1872_1_cast_reg_932[2]),
        .I3(\boxLeft_fu_138_reg[15]_0 [2]),
        .O(icmp_ln1852_fu_477_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1852_fu_477_p2_carry_i_5
       (.I0(zext_ln1872_1_cast_reg_932[1]),
        .I1(\boxLeft_fu_138_reg[15]_0 [1]),
        .O(icmp_ln1852_fu_477_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1852_fu_477_p2_carry_i_6
       (.I0(\boxLeft_fu_138_reg[15]_0 [14]),
        .I1(\boxLeft_fu_138_reg[15]_0 [15]),
        .O(icmp_ln1852_fu_477_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1852_fu_477_p2_carry_i_7
       (.I0(\boxLeft_fu_138_reg[15]_0 [12]),
        .I1(\boxLeft_fu_138_reg[15]_0 [13]),
        .O(icmp_ln1852_fu_477_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1852_fu_477_p2_carry_i_8
       (.I0(\boxLeft_fu_138_reg[15]_0 [10]),
        .I1(\boxLeft_fu_138_reg[15]_0 [11]),
        .O(icmp_ln1852_fu_477_p2_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1852_fu_477_p2_carry_i_9
       (.I0(\boxLeft_fu_138_reg[15]_0 [9]),
        .I1(\boxLeft_fu_138_reg[15]_0 [8]),
        .I2(zext_ln1872_1_cast_reg_932[8]),
        .O(icmp_ln1852_fu_477_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1859_fu_495_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1859_fu_495_p2,icmp_ln1859_fu_495_p2_carry_n_4,icmp_ln1859_fu_495_p2_carry_n_5,icmp_ln1859_fu_495_p2_carry_n_6,icmp_ln1859_fu_495_p2_carry_n_7,icmp_ln1859_fu_495_p2_carry_n_8,icmp_ln1859_fu_495_p2_carry_n_9,icmp_ln1859_fu_495_p2_carry_n_10}),
        .DI({icmp_ln1859_fu_495_p2_carry_i_1_n_3,icmp_ln1859_fu_495_p2_carry_i_2_n_3,icmp_ln1859_fu_495_p2_carry_i_3_n_3,icmp_ln1859_fu_495_p2_carry_i_4_n_3,icmp_ln1859_fu_495_p2_carry_i_5_n_3,icmp_ln1859_fu_495_p2_carry_i_6_n_3,icmp_ln1859_fu_495_p2_carry_i_7_n_3,icmp_ln1859_fu_495_p2_carry_i_8_n_3}),
        .O(NLW_icmp_ln1859_fu_495_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1859_fu_495_p2_carry_i_9_n_3,icmp_ln1859_fu_495_p2_carry_i_10_n_3,icmp_ln1859_fu_495_p2_carry_i_11_n_3,icmp_ln1859_fu_495_p2_carry_i_12_n_3,icmp_ln1859_fu_495_p2_carry_i_13_n_3,icmp_ln1859_fu_495_p2_carry_i_14_n_3,icmp_ln1859_fu_495_p2_carry_i_15_n_3,icmp_ln1859_fu_495_p2_carry_i_16_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_1
       (.I0(\boxTop_fu_134_reg[15]_0 [15]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[15]),
        .I2(\boxTop_fu_134_reg[15]_0 [14]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[14]),
        .O(icmp_ln1859_fu_495_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_10
       (.I0(icmp_ln1859_fu_495_p2_carry_0[13]),
        .I1(\boxTop_fu_134_reg[15]_0 [13]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[12]),
        .I3(\boxTop_fu_134_reg[15]_0 [12]),
        .O(icmp_ln1859_fu_495_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_11
       (.I0(icmp_ln1859_fu_495_p2_carry_0[11]),
        .I1(\boxTop_fu_134_reg[15]_0 [11]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[10]),
        .I3(\boxTop_fu_134_reg[15]_0 [10]),
        .O(icmp_ln1859_fu_495_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_12
       (.I0(icmp_ln1859_fu_495_p2_carry_0[9]),
        .I1(\boxTop_fu_134_reg[15]_0 [9]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[8]),
        .I3(\boxTop_fu_134_reg[15]_0 [8]),
        .O(icmp_ln1859_fu_495_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_13
       (.I0(icmp_ln1859_fu_495_p2_carry_0[7]),
        .I1(\boxTop_fu_134_reg[15]_0 [7]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[6]),
        .I3(\boxTop_fu_134_reg[15]_0 [6]),
        .O(icmp_ln1859_fu_495_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_14
       (.I0(icmp_ln1859_fu_495_p2_carry_0[5]),
        .I1(\boxTop_fu_134_reg[15]_0 [5]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[4]),
        .I3(\boxTop_fu_134_reg[15]_0 [4]),
        .O(icmp_ln1859_fu_495_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_15
       (.I0(icmp_ln1859_fu_495_p2_carry_0[3]),
        .I1(\boxTop_fu_134_reg[15]_0 [3]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[2]),
        .I3(\boxTop_fu_134_reg[15]_0 [2]),
        .O(icmp_ln1859_fu_495_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_16
       (.I0(icmp_ln1859_fu_495_p2_carry_0[1]),
        .I1(\boxTop_fu_134_reg[15]_0 [1]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[0]),
        .I3(\boxTop_fu_134_reg[15]_0 [0]),
        .O(icmp_ln1859_fu_495_p2_carry_i_16_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_2
       (.I0(\boxTop_fu_134_reg[15]_0 [13]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[13]),
        .I2(\boxTop_fu_134_reg[15]_0 [12]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[12]),
        .O(icmp_ln1859_fu_495_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_3
       (.I0(\boxTop_fu_134_reg[15]_0 [11]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[11]),
        .I2(\boxTop_fu_134_reg[15]_0 [10]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[10]),
        .O(icmp_ln1859_fu_495_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_4
       (.I0(\boxTop_fu_134_reg[15]_0 [9]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[9]),
        .I2(\boxTop_fu_134_reg[15]_0 [8]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[8]),
        .O(icmp_ln1859_fu_495_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_5
       (.I0(\boxTop_fu_134_reg[15]_0 [7]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[7]),
        .I2(\boxTop_fu_134_reg[15]_0 [6]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[6]),
        .O(icmp_ln1859_fu_495_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_6
       (.I0(\boxTop_fu_134_reg[15]_0 [5]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[5]),
        .I2(\boxTop_fu_134_reg[15]_0 [4]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[4]),
        .O(icmp_ln1859_fu_495_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_7
       (.I0(\boxTop_fu_134_reg[15]_0 [3]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[3]),
        .I2(\boxTop_fu_134_reg[15]_0 [2]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[2]),
        .O(icmp_ln1859_fu_495_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1859_fu_495_p2_carry_i_8
       (.I0(\boxTop_fu_134_reg[15]_0 [1]),
        .I1(icmp_ln1859_fu_495_p2_carry_0[1]),
        .I2(\boxTop_fu_134_reg[15]_0 [0]),
        .I3(icmp_ln1859_fu_495_p2_carry_0[0]),
        .O(icmp_ln1859_fu_495_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1859_fu_495_p2_carry_i_9
       (.I0(icmp_ln1859_fu_495_p2_carry_0[15]),
        .I1(\boxTop_fu_134_reg[15]_0 [15]),
        .I2(icmp_ln1859_fu_495_p2_carry_0[14]),
        .I3(\boxTop_fu_134_reg[15]_0 [14]),
        .O(icmp_ln1859_fu_495_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1864_fu_506_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1864_fu_506_p2,icmp_ln1864_fu_506_p2_carry_n_4,icmp_ln1864_fu_506_p2_carry_n_5,icmp_ln1864_fu_506_p2_carry_n_6,icmp_ln1864_fu_506_p2_carry_n_7,icmp_ln1864_fu_506_p2_carry_n_8,icmp_ln1864_fu_506_p2_carry_n_9,icmp_ln1864_fu_506_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,icmp_ln1864_fu_506_p2_carry_i_1_n_3,icmp_ln1864_fu_506_p2_carry_i_2_n_3,icmp_ln1864_fu_506_p2_carry_i_3_n_3,icmp_ln1864_fu_506_p2_carry_i_4_n_3,icmp_ln1864_fu_506_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln1864_fu_506_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1864_fu_506_p2_carry_i_6_n_3,icmp_ln1864_fu_506_p2_carry_i_7_n_3,icmp_ln1864_fu_506_p2_carry_i_8_n_3,icmp_ln1864_fu_506_p2_carry_i_9_n_3,icmp_ln1864_fu_506_p2_carry_i_10_n_3,icmp_ln1864_fu_506_p2_carry_i_11_n_3,icmp_ln1864_fu_506_p2_carry_i_12_n_3,icmp_ln1864_fu_506_p2_carry_i_13_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1864_fu_506_p2_carry_i_1
       (.I0(\boxTop_fu_134_reg[15]_0 [9]),
        .I1(zext_ln1872_1_cast_reg_932[8]),
        .I2(\boxTop_fu_134_reg[15]_0 [8]),
        .O(icmp_ln1864_fu_506_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1864_fu_506_p2_carry_i_10
       (.I0(zext_ln1872_1_cast_reg_932[7]),
        .I1(\boxTop_fu_134_reg[15]_0 [7]),
        .I2(zext_ln1872_1_cast_reg_932[6]),
        .I3(\boxTop_fu_134_reg[15]_0 [6]),
        .O(icmp_ln1864_fu_506_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1864_fu_506_p2_carry_i_11
       (.I0(zext_ln1872_1_cast_reg_932[5]),
        .I1(\boxTop_fu_134_reg[15]_0 [5]),
        .I2(zext_ln1872_1_cast_reg_932[4]),
        .I3(\boxTop_fu_134_reg[15]_0 [4]),
        .O(icmp_ln1864_fu_506_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1864_fu_506_p2_carry_i_12
       (.I0(zext_ln1872_1_cast_reg_932[3]),
        .I1(\boxTop_fu_134_reg[15]_0 [3]),
        .I2(zext_ln1872_1_cast_reg_932[2]),
        .I3(\boxTop_fu_134_reg[15]_0 [2]),
        .O(icmp_ln1864_fu_506_p2_carry_i_12_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1864_fu_506_p2_carry_i_13
       (.I0(\boxTop_fu_134_reg[15]_0 [0]),
        .I1(zext_ln1872_1_cast_reg_932[1]),
        .I2(\boxTop_fu_134_reg[15]_0 [1]),
        .O(icmp_ln1864_fu_506_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1864_fu_506_p2_carry_i_2
       (.I0(\boxTop_fu_134_reg[15]_0 [7]),
        .I1(zext_ln1872_1_cast_reg_932[7]),
        .I2(zext_ln1872_1_cast_reg_932[6]),
        .I3(\boxTop_fu_134_reg[15]_0 [6]),
        .O(icmp_ln1864_fu_506_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1864_fu_506_p2_carry_i_3
       (.I0(\boxTop_fu_134_reg[15]_0 [5]),
        .I1(zext_ln1872_1_cast_reg_932[5]),
        .I2(zext_ln1872_1_cast_reg_932[4]),
        .I3(\boxTop_fu_134_reg[15]_0 [4]),
        .O(icmp_ln1864_fu_506_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1864_fu_506_p2_carry_i_4
       (.I0(\boxTop_fu_134_reg[15]_0 [3]),
        .I1(zext_ln1872_1_cast_reg_932[3]),
        .I2(zext_ln1872_1_cast_reg_932[2]),
        .I3(\boxTop_fu_134_reg[15]_0 [2]),
        .O(icmp_ln1864_fu_506_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1864_fu_506_p2_carry_i_5
       (.I0(zext_ln1872_1_cast_reg_932[1]),
        .I1(\boxTop_fu_134_reg[15]_0 [1]),
        .O(icmp_ln1864_fu_506_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1864_fu_506_p2_carry_i_6
       (.I0(\boxTop_fu_134_reg[15]_0 [14]),
        .I1(\boxTop_fu_134_reg[15]_0 [15]),
        .O(icmp_ln1864_fu_506_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1864_fu_506_p2_carry_i_7
       (.I0(\boxTop_fu_134_reg[15]_0 [12]),
        .I1(\boxTop_fu_134_reg[15]_0 [13]),
        .O(icmp_ln1864_fu_506_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1864_fu_506_p2_carry_i_8
       (.I0(\boxTop_fu_134_reg[15]_0 [10]),
        .I1(\boxTop_fu_134_reg[15]_0 [11]),
        .O(icmp_ln1864_fu_506_p2_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1864_fu_506_p2_carry_i_9
       (.I0(\boxTop_fu_134_reg[15]_0 [9]),
        .I1(zext_ln1872_1_cast_reg_932[8]),
        .I2(\boxTop_fu_134_reg[15]_0 [8]),
        .O(icmp_ln1864_fu_506_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1895_fu_674_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1895_fu_674_p2,icmp_ln1895_fu_674_p2_carry_n_4,icmp_ln1895_fu_674_p2_carry_n_5,icmp_ln1895_fu_674_p2_carry_n_6,icmp_ln1895_fu_674_p2_carry_n_7,icmp_ln1895_fu_674_p2_carry_n_8,icmp_ln1895_fu_674_p2_carry_n_9,icmp_ln1895_fu_674_p2_carry_n_10}),
        .DI({icmp_ln1895_fu_674_p2_carry_i_1_n_3,icmp_ln1895_fu_674_p2_carry_i_2_n_3,icmp_ln1895_fu_674_p2_carry_i_3_n_3,icmp_ln1895_fu_674_p2_carry_i_4_n_3,icmp_ln1895_fu_674_p2_carry_i_5_n_3,icmp_ln1895_fu_674_p2_carry_i_6_n_3,icmp_ln1895_fu_674_p2_carry_i_7_n_3,icmp_ln1895_fu_674_p2_carry_i_8_n_3}),
        .O(NLW_icmp_ln1895_fu_674_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1895_fu_674_p2_carry_i_9_n_3,icmp_ln1895_fu_674_p2_carry_i_10_n_3,icmp_ln1895_fu_674_p2_carry_i_11_n_3,icmp_ln1895_fu_674_p2_carry_i_12_n_3,icmp_ln1895_fu_674_p2_carry_i_13_n_3,icmp_ln1895_fu_674_p2_carry_i_14_n_3,icmp_ln1895_fu_674_p2_carry_i_15_n_3,icmp_ln1895_fu_674_p2_carry_i_16_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_1
       (.I0(\boxLeft_fu_138_reg[15]_0 [15]),
        .I1(x_reg_946[15]),
        .I2(\boxLeft_fu_138_reg[15]_0 [14]),
        .I3(x_reg_946[14]),
        .O(icmp_ln1895_fu_674_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_10
       (.I0(x_reg_946[13]),
        .I1(\boxLeft_fu_138_reg[15]_0 [13]),
        .I2(x_reg_946[12]),
        .I3(\boxLeft_fu_138_reg[15]_0 [12]),
        .O(icmp_ln1895_fu_674_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_11
       (.I0(x_reg_946[11]),
        .I1(\boxLeft_fu_138_reg[15]_0 [11]),
        .I2(x_reg_946[10]),
        .I3(\boxLeft_fu_138_reg[15]_0 [10]),
        .O(icmp_ln1895_fu_674_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_12
       (.I0(x_reg_946[9]),
        .I1(\boxLeft_fu_138_reg[15]_0 [9]),
        .I2(x_reg_946[8]),
        .I3(\boxLeft_fu_138_reg[15]_0 [8]),
        .O(icmp_ln1895_fu_674_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_13
       (.I0(x_reg_946[7]),
        .I1(\boxLeft_fu_138_reg[15]_0 [7]),
        .I2(x_reg_946[6]),
        .I3(\boxLeft_fu_138_reg[15]_0 [6]),
        .O(icmp_ln1895_fu_674_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_14
       (.I0(x_reg_946[5]),
        .I1(\boxLeft_fu_138_reg[15]_0 [5]),
        .I2(x_reg_946[4]),
        .I3(\boxLeft_fu_138_reg[15]_0 [4]),
        .O(icmp_ln1895_fu_674_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_15
       (.I0(x_reg_946[3]),
        .I1(\boxLeft_fu_138_reg[15]_0 [3]),
        .I2(x_reg_946[2]),
        .I3(\boxLeft_fu_138_reg[15]_0 [2]),
        .O(icmp_ln1895_fu_674_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_16
       (.I0(x_reg_946[1]),
        .I1(\boxLeft_fu_138_reg[15]_0 [1]),
        .I2(\boxLeft_fu_138_reg[15]_0 [0]),
        .I3(x_reg_946[0]),
        .O(icmp_ln1895_fu_674_p2_carry_i_16_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_2
       (.I0(\boxLeft_fu_138_reg[15]_0 [13]),
        .I1(x_reg_946[13]),
        .I2(\boxLeft_fu_138_reg[15]_0 [12]),
        .I3(x_reg_946[12]),
        .O(icmp_ln1895_fu_674_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_3
       (.I0(\boxLeft_fu_138_reg[15]_0 [11]),
        .I1(x_reg_946[11]),
        .I2(\boxLeft_fu_138_reg[15]_0 [10]),
        .I3(x_reg_946[10]),
        .O(icmp_ln1895_fu_674_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_4
       (.I0(\boxLeft_fu_138_reg[15]_0 [9]),
        .I1(x_reg_946[9]),
        .I2(\boxLeft_fu_138_reg[15]_0 [8]),
        .I3(x_reg_946[8]),
        .O(icmp_ln1895_fu_674_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_5
       (.I0(\boxLeft_fu_138_reg[15]_0 [7]),
        .I1(x_reg_946[7]),
        .I2(\boxLeft_fu_138_reg[15]_0 [6]),
        .I3(x_reg_946[6]),
        .O(icmp_ln1895_fu_674_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_6
       (.I0(\boxLeft_fu_138_reg[15]_0 [5]),
        .I1(x_reg_946[5]),
        .I2(\boxLeft_fu_138_reg[15]_0 [4]),
        .I3(x_reg_946[4]),
        .O(icmp_ln1895_fu_674_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_7
       (.I0(\boxLeft_fu_138_reg[15]_0 [3]),
        .I1(x_reg_946[3]),
        .I2(\boxLeft_fu_138_reg[15]_0 [2]),
        .I3(x_reg_946[2]),
        .O(icmp_ln1895_fu_674_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1895_fu_674_p2_carry_i_8
       (.I0(\boxLeft_fu_138_reg[15]_0 [1]),
        .I1(x_reg_946[1]),
        .I2(\boxLeft_fu_138_reg[15]_0 [0]),
        .I3(x_reg_946[0]),
        .O(icmp_ln1895_fu_674_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1895_fu_674_p2_carry_i_9
       (.I0(x_reg_946[15]),
        .I1(\boxLeft_fu_138_reg[15]_0 [15]),
        .I2(x_reg_946[14]),
        .I3(\boxLeft_fu_138_reg[15]_0 [14]),
        .O(icmp_ln1895_fu_674_p2_carry_i_9_n_3));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln730_reg_957[0]_i_1 
       (.I0(\icmp_ln730_reg_957[0]_i_2_n_3 ),
        .I1(\icmp_ln730_reg_957[0]_i_3_n_3 ),
        .I2(\icmp_ln730_reg_957[0]_i_4_n_3 ),
        .I3(\icmp_ln730_reg_957[0]_i_5_n_3 ),
        .I4(\icmp_ln730_reg_957[0]_i_6_n_3 ),
        .I5(\icmp_ln730_reg_957[0]_i_7_n_3 ),
        .O(icmp_ln730_fu_437_p227_in));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \icmp_ln730_reg_957[0]_i_2 
       (.I0(Q[15]),
        .I1(\icmp_ln730_reg_957_reg[0]_0 [15]),
        .O(\icmp_ln730_reg_957[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln730_reg_957[0]_i_3 
       (.I0(\icmp_ln730_reg_957_reg[0]_0 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\icmp_ln730_reg_957_reg[0]_0 [7]),
        .I4(Q[8]),
        .I5(\icmp_ln730_reg_957_reg[0]_0 [8]),
        .O(\icmp_ln730_reg_957[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln730_reg_957[0]_i_4 
       (.I0(Q[10]),
        .I1(\icmp_ln730_reg_957_reg[0]_0 [10]),
        .I2(Q[11]),
        .I3(\icmp_ln730_reg_957_reg[0]_0 [11]),
        .I4(\icmp_ln730_reg_957_reg[0]_0 [9]),
        .I5(Q[9]),
        .O(\icmp_ln730_reg_957[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln730_reg_957[0]_i_5 
       (.I0(\icmp_ln730_reg_957_reg[0]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_ln730_reg_957_reg[0]_0 [1]),
        .I4(Q[2]),
        .I5(\icmp_ln730_reg_957_reg[0]_0 [2]),
        .O(\icmp_ln730_reg_957[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln730_reg_957[0]_i_6 
       (.I0(\icmp_ln730_reg_957_reg[0]_0 [3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\icmp_ln730_reg_957_reg[0]_0 [4]),
        .I4(Q[5]),
        .I5(\icmp_ln730_reg_957_reg[0]_0 [5]),
        .O(\icmp_ln730_reg_957[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln730_reg_957[0]_i_7 
       (.I0(\icmp_ln730_reg_957_reg[0]_0 [12]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(\icmp_ln730_reg_957_reg[0]_0 [14]),
        .I4(Q[13]),
        .I5(\icmp_ln730_reg_957_reg[0]_0 [13]),
        .O(\icmp_ln730_reg_957[0]_i_7_n_3 ));
  FDRE \icmp_ln730_reg_957_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln730_fu_437_p227_in),
        .Q(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hFFFF2FFF)) 
    internal_full_n_i_3
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hAAA6AAAA)) 
    \mOutPtr[4]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_3),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \mOutPtr[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_3),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(shiftReg_ce_0),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln1921_reg_996[0]_i_1 
       (.I0(\or_ln1921_reg_996[0]_i_3_n_3 ),
        .I1(\and_ln1921_reg_989_reg[0]_0 ),
        .O(and_ln1921_reg_9890));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1921_reg_996[0]_i_2 
       (.I0(cmp11_i159_reg_511),
        .I1(and_ln1921_fu_586_p2),
        .O(or_ln1921_fu_591_p2));
  LUT6 #(
    .INIT(64'h00000000DDDDD0DD)) 
    \or_ln1921_reg_996[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ovrlayYUV_full_n),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln730_reg_957_reg_n_3_[0] ),
        .I5(icmp_ln730_fu_437_p227_in),
        .O(\or_ln1921_reg_996[0]_i_3_n_3 ));
  FDRE \or_ln1921_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(and_ln1921_reg_9890),
        .D(or_ln1921_fu_591_p2),
        .Q(or_ln1921_reg_996),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 ult_fu_658_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ult_fu_658_p2,ult_fu_658_p2_carry_n_4,ult_fu_658_p2_carry_n_5,ult_fu_658_p2_carry_n_6,ult_fu_658_p2_carry_n_7,ult_fu_658_p2_carry_n_8,ult_fu_658_p2_carry_n_9,ult_fu_658_p2_carry_n_10}),
        .DI({ult_fu_658_p2_carry_i_1_n_3,ult_fu_658_p2_carry_i_2_n_3,ult_fu_658_p2_carry_i_3_n_3,ult_fu_658_p2_carry_i_4_n_3,ult_fu_658_p2_carry_i_5_n_3,ult_fu_658_p2_carry_i_6_n_3,ult_fu_658_p2_carry_i_7_n_3,ult_fu_658_p2_carry_i_8_n_3}),
        .O(NLW_ult_fu_658_p2_carry_O_UNCONNECTED[7:0]),
        .S({ult_fu_658_p2_carry_i_9_n_3,ult_fu_658_p2_carry_i_10_n_3,ult_fu_658_p2_carry_i_11_n_3,ult_fu_658_p2_carry_i_12_n_3,ult_fu_658_p2_carry_i_13_n_3,ult_fu_658_p2_carry_i_14_n_3,ult_fu_658_p2_carry_i_15_n_3,ult_fu_658_p2_carry_i_16_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_1
       (.I0(\boxTop_fu_134_reg[15]_0 [15]),
        .I1(\_inferred__0/i__carry__0_0 [15]),
        .I2(\boxTop_fu_134_reg[15]_0 [14]),
        .I3(\_inferred__0/i__carry__0_0 [14]),
        .O(ult_fu_658_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_10
       (.I0(\_inferred__0/i__carry__0_0 [13]),
        .I1(\boxTop_fu_134_reg[15]_0 [13]),
        .I2(\_inferred__0/i__carry__0_0 [12]),
        .I3(\boxTop_fu_134_reg[15]_0 [12]),
        .O(ult_fu_658_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_11
       (.I0(\_inferred__0/i__carry__0_0 [11]),
        .I1(\boxTop_fu_134_reg[15]_0 [11]),
        .I2(\_inferred__0/i__carry__0_0 [10]),
        .I3(\boxTop_fu_134_reg[15]_0 [10]),
        .O(ult_fu_658_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_12
       (.I0(\_inferred__0/i__carry__0_0 [9]),
        .I1(\boxTop_fu_134_reg[15]_0 [9]),
        .I2(\_inferred__0/i__carry__0_0 [8]),
        .I3(\boxTop_fu_134_reg[15]_0 [8]),
        .O(ult_fu_658_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_13
       (.I0(\_inferred__0/i__carry__0_0 [7]),
        .I1(\boxTop_fu_134_reg[15]_0 [7]),
        .I2(\_inferred__0/i__carry__0_0 [6]),
        .I3(\boxTop_fu_134_reg[15]_0 [6]),
        .O(ult_fu_658_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_14
       (.I0(\_inferred__0/i__carry__0_0 [5]),
        .I1(\boxTop_fu_134_reg[15]_0 [5]),
        .I2(\_inferred__0/i__carry__0_0 [4]),
        .I3(\boxTop_fu_134_reg[15]_0 [4]),
        .O(ult_fu_658_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_15
       (.I0(\_inferred__0/i__carry__0_0 [3]),
        .I1(\boxTop_fu_134_reg[15]_0 [3]),
        .I2(\_inferred__0/i__carry__0_0 [2]),
        .I3(\boxTop_fu_134_reg[15]_0 [2]),
        .O(ult_fu_658_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_16
       (.I0(\_inferred__0/i__carry__0_0 [1]),
        .I1(\boxTop_fu_134_reg[15]_0 [1]),
        .I2(\_inferred__0/i__carry__0_0 [0]),
        .I3(\boxTop_fu_134_reg[15]_0 [0]),
        .O(ult_fu_658_p2_carry_i_16_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_2
       (.I0(\boxTop_fu_134_reg[15]_0 [13]),
        .I1(\_inferred__0/i__carry__0_0 [13]),
        .I2(\boxTop_fu_134_reg[15]_0 [12]),
        .I3(\_inferred__0/i__carry__0_0 [12]),
        .O(ult_fu_658_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_3
       (.I0(\boxTop_fu_134_reg[15]_0 [11]),
        .I1(\_inferred__0/i__carry__0_0 [11]),
        .I2(\boxTop_fu_134_reg[15]_0 [10]),
        .I3(\_inferred__0/i__carry__0_0 [10]),
        .O(ult_fu_658_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_4
       (.I0(\boxTop_fu_134_reg[15]_0 [9]),
        .I1(\_inferred__0/i__carry__0_0 [9]),
        .I2(\boxTop_fu_134_reg[15]_0 [8]),
        .I3(\_inferred__0/i__carry__0_0 [8]),
        .O(ult_fu_658_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_5
       (.I0(\boxTop_fu_134_reg[15]_0 [7]),
        .I1(\_inferred__0/i__carry__0_0 [7]),
        .I2(\boxTop_fu_134_reg[15]_0 [6]),
        .I3(\_inferred__0/i__carry__0_0 [6]),
        .O(ult_fu_658_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_6
       (.I0(\boxTop_fu_134_reg[15]_0 [5]),
        .I1(\_inferred__0/i__carry__0_0 [5]),
        .I2(\boxTop_fu_134_reg[15]_0 [4]),
        .I3(\_inferred__0/i__carry__0_0 [4]),
        .O(ult_fu_658_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_7
       (.I0(\boxTop_fu_134_reg[15]_0 [3]),
        .I1(\_inferred__0/i__carry__0_0 [3]),
        .I2(\boxTop_fu_134_reg[15]_0 [2]),
        .I3(\_inferred__0/i__carry__0_0 [2]),
        .O(ult_fu_658_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_658_p2_carry_i_8
       (.I0(\boxTop_fu_134_reg[15]_0 [1]),
        .I1(\_inferred__0/i__carry__0_0 [1]),
        .I2(\boxTop_fu_134_reg[15]_0 [0]),
        .I3(\_inferred__0/i__carry__0_0 [0]),
        .O(ult_fu_658_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_658_p2_carry_i_9
       (.I0(\_inferred__0/i__carry__0_0 [15]),
        .I1(\boxTop_fu_134_reg[15]_0 [15]),
        .I2(\_inferred__0/i__carry__0_0 [14]),
        .I3(\boxTop_fu_134_reg[15]_0 [14]),
        .O(ult_fu_658_p2_carry_i_9_n_3));
  LUT6 #(
    .INIT(64'hFBFB0400FFFF0400)) 
    \vDir[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\boxVCoord[15]_i_2_n_3 ),
        .I3(icmp_ln1859_fu_495_p2),
        .I4(vDir),
        .I5(icmp_ln1864_fu_506_p2),
        .O(\vDir[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vDir[0]_i_1_n_3 ),
        .Q(vDir),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2 whiYuv_2_U
       (.Q(Q[0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[6] (\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[7]_i_3_n_3 ),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .cmp13_i_reg_521(cmp13_i_reg_521),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\q0_reg[6]_0 (whiYuv_2_U_n_3),
        .\q0_reg[6]_1 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\q0_reg[6]_2 (\icmp_ln730_reg_957_reg_n_3_[0] ),
        .\q0_reg[6]_3 (\q0_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \x_1_fu_130[0]_i_1 
       (.I0(Q[0]),
        .O(x_2_fu_442_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \x_1_fu_130[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\or_ln1921_reg_996[0]_i_3_n_3 ),
        .O(x_1_fu_130));
  FDRE \x_1_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[0]),
        .Q(Q[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[10] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[10]),
        .Q(Q[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[11] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[11]),
        .Q(Q[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[12] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[12]),
        .Q(Q[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[13] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[13]),
        .Q(Q[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[14] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[14]),
        .Q(Q[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[15] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[15]),
        .Q(Q[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[1]),
        .Q(Q[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[2]),
        .Q(Q[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[3]),
        .Q(Q[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[4]),
        .Q(Q[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[5]),
        .Q(Q[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[6]),
        .Q(Q[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[7]),
        .Q(Q[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[8]),
        .Q(Q[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_1_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(x_1_fu_130),
        .D(x_2_fu_442_p2[9]),
        .Q(Q[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 x_2_fu_442_p2_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({x_2_fu_442_p2_carry_n_3,x_2_fu_442_p2_carry_n_4,x_2_fu_442_p2_carry_n_5,x_2_fu_442_p2_carry_n_6,x_2_fu_442_p2_carry_n_7,x_2_fu_442_p2_carry_n_8,x_2_fu_442_p2_carry_n_9,x_2_fu_442_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(x_2_fu_442_p2[8:1]),
        .S(Q[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 x_2_fu_442_p2_carry__0
       (.CI(x_2_fu_442_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_x_2_fu_442_p2_carry__0_CO_UNCONNECTED[7:6],x_2_fu_442_p2_carry__0_n_5,x_2_fu_442_p2_carry__0_n_6,x_2_fu_442_p2_carry__0_n_7,x_2_fu_442_p2_carry__0_n_8,x_2_fu_442_p2_carry__0_n_9,x_2_fu_442_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_2_fu_442_p2_carry__0_O_UNCONNECTED[7],x_2_fu_442_p2[15:9]}),
        .S({1'b0,Q[15:9]}));
  FDRE \x_reg_946_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(x_reg_946[0]),
        .R(1'b0));
  FDRE \x_reg_946_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[10]),
        .Q(x_reg_946[10]),
        .R(1'b0));
  FDRE \x_reg_946_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[11]),
        .Q(x_reg_946[11]),
        .R(1'b0));
  FDRE \x_reg_946_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[12]),
        .Q(x_reg_946[12]),
        .R(1'b0));
  FDRE \x_reg_946_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[13]),
        .Q(x_reg_946[13]),
        .R(1'b0));
  FDRE \x_reg_946_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[14]),
        .Q(x_reg_946[14]),
        .R(1'b0));
  FDRE \x_reg_946_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[15]),
        .Q(x_reg_946[15]),
        .R(1'b0));
  FDRE \x_reg_946_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(x_reg_946[1]),
        .R(1'b0));
  FDRE \x_reg_946_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(x_reg_946[2]),
        .R(1'b0));
  FDRE \x_reg_946_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(x_reg_946[3]),
        .R(1'b0));
  FDRE \x_reg_946_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(x_reg_946[4]),
        .R(1'b0));
  FDRE \x_reg_946_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(x_reg_946[5]),
        .R(1'b0));
  FDRE \x_reg_946_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(x_reg_946[6]),
        .R(1'b0));
  FDRE \x_reg_946_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(x_reg_946[7]),
        .R(1'b0));
  FDRE \x_reg_946_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(x_reg_946[8]),
        .R(1'b0));
  FDRE \x_reg_946_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(x_reg_946[9]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[0]),
        .Q(zext_ln1872_1_cast_reg_932[1]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[1]),
        .Q(zext_ln1872_1_cast_reg_932[2]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[2]),
        .Q(zext_ln1872_1_cast_reg_932[3]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[3]),
        .Q(zext_ln1872_1_cast_reg_932[4]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[4]),
        .Q(zext_ln1872_1_cast_reg_932[5]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[5]),
        .Q(zext_ln1872_1_cast_reg_932[6]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[6]),
        .Q(zext_ln1872_1_cast_reg_932[7]),
        .R(1'b0));
  FDRE \zext_ln1872_1_cast_reg_932_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1872_1[7]),
        .Q(zext_ln1872_1_cast_reg_932[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2
   (\q0_reg[6]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[6] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    ovrlayYUV_full_n,
    bckgndYUV_empty_n,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    cmp13_i_reg_521,
    Q,
    ap_clk);
  output \q0_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[6] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input ovrlayYUV_full_n;
  input bckgndYUV_empty_n;
  input \q0_reg[6]_1 ;
  input \q0_reg[6]_2 ;
  input [1:0]\q0_reg[6]_3 ;
  input cmp13_i_reg_521;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[6] ;
  wire bckgndYUV_empty_n;
  wire cmp13_i_reg_521;
  wire ovrlayYUV_full_n;
  wire [6:6]q0;
  wire \q0[6]_i_1_n_3 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire [1:0]\q0_reg[6]_3 ;
  wire whiYuv_2_ce0;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375[6]_i_3 
       (.I0(q0),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_reg[6] ),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0054FFFF00540000)) 
    \q0[6]_i_1 
       (.I0(\q0_reg[6]_3 [1]),
        .I1(cmp13_i_reg_521),
        .I2(Q),
        .I3(\q0_reg[6]_3 [0]),
        .I4(whiYuv_2_ce0),
        .I5(q0),
        .O(\q0[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \q0[6]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ovrlayYUV_full_n),
        .I3(bckgndYUV_empty_n),
        .I4(\q0_reg[6]_1 ),
        .I5(\q0_reg[6]_2 ),
        .O(whiYuv_2_ce0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[6]_i_1_n_3 ),
        .Q(q0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard
   (\gSerie_V_reg[22] ,
    \int_bckgndId_reg[0] ,
    \int_bckgndId_reg[0]_0 ,
    \gSerie_V_reg[26] ,
    \gSerie_V_reg[27] ,
    \cmp46_reg_552_pp0_iter1_reg_reg[0]_0 ,
    \gSerie_V_reg[21] ,
    \q0_reg[1] ,
    \cmp2_i210_reg_1516_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    \cmp2_i210_reg_1516_reg[0]_1 ,
    \cmp2_i210_reg_1516_reg[0]_2 ,
    \bSerie_V_reg[25] ,
    \bSerie_V_reg[26] ,
    \bSerie_V_reg[27] ,
    \bSerie_V_reg[24] ,
    \q0_reg[1]_0 ,
    \g_2_fu_524_reg[6] ,
    Q,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524[1]_i_2 ,
    \g_2_fu_524_reg[2] ,
    \g_2_fu_524_reg[2]_0 ,
    \g_2_fu_524_reg[4] ,
    \g_2_fu_524_reg[2]_1 ,
    \g_2_fu_524_reg[4]_0 ,
    \g_2_fu_524[2]_i_3 ,
    \g_2_fu_524_reg[4]_1 ,
    \g_2_fu_524_reg[4]_2 ,
    \g_2_fu_524[4]_i_2 ,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[6]_2 ,
    \g_2_fu_524[7]_i_2 ,
    \g_2_fu_524[7]_i_2_0 ,
    \g_2_fu_524[7]_i_2_1 ,
    \g_2_fu_524[7]_i_2_2 ,
    \g_2_fu_524[0]_i_2 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \g_2_fu_524[7]_i_10 ,
    \g_2_fu_524[1]_i_6 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ,
    \g_2_fu_524[3]_i_8 ,
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ,
    \vBarSel_2_reg[0]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_5 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ,
    \xCount_V_3_reg[9]_0 ,
    \g_2_fu_524[7]_i_10_0 ,
    \g_2_fu_524[7]_i_10_1 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \hBarSel_3_reg[0]_0 ,
    E,
    ap_clk,
    \vBarSel_2_reg[0]_1 ,
    \cmp46_reg_552_reg[0]_0 ,
    \xCount_V_3_reg[9]_1 ,
    \hBarSel_3_reg[0]_i_2_0 ,
    \xCount_V_3_reg[7]_0 ,
    \xCount_V_3_reg[7]_1 ,
    \xCount_V_3_reg[7]_2 ,
    \vBarSel_2_reg[0]_2 ,
    \yCount_V_3_reg[9]_i_4 ,
    \yCount_V_3_reg[9]_i_7 ,
    \yCount_V_3_reg[9]_i_7_0 ,
    \yCount_V_3_reg[9]_i_4_0 ,
    \yCount_V_3_reg[9]_i_4_1 ,
    ap_rst_n_inv);
  output \gSerie_V_reg[22] ;
  output \int_bckgndId_reg[0] ;
  output \int_bckgndId_reg[0]_0 ;
  output \gSerie_V_reg[26] ;
  output \gSerie_V_reg[27] ;
  output \cmp46_reg_552_pp0_iter1_reg_reg[0]_0 ;
  output \gSerie_V_reg[21] ;
  output \q0_reg[1] ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output \cmp2_i210_reg_1516_reg[0]_1 ;
  output \cmp2_i210_reg_1516_reg[0]_2 ;
  output \bSerie_V_reg[25] ;
  output \bSerie_V_reg[26] ;
  output \bSerie_V_reg[27] ;
  output \bSerie_V_reg[24] ;
  output \q0_reg[1]_0 ;
  input \g_2_fu_524_reg[6] ;
  input [6:0]Q;
  input \g_2_fu_524_reg[6]_0 ;
  input [6:0]\g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524[1]_i_2 ;
  input \g_2_fu_524_reg[2] ;
  input \g_2_fu_524_reg[2]_0 ;
  input \g_2_fu_524_reg[4] ;
  input \g_2_fu_524_reg[2]_1 ;
  input \g_2_fu_524_reg[4]_0 ;
  input \g_2_fu_524[2]_i_3 ;
  input \g_2_fu_524_reg[4]_1 ;
  input \g_2_fu_524_reg[4]_2 ;
  input \g_2_fu_524[4]_i_2 ;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[6]_2 ;
  input \g_2_fu_524[7]_i_2 ;
  input \g_2_fu_524[7]_i_2_0 ;
  input \g_2_fu_524[7]_i_2_1 ;
  input \g_2_fu_524[7]_i_2_2 ;
  input \g_2_fu_524[0]_i_2 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \g_2_fu_524[7]_i_10 ;
  input \g_2_fu_524[1]_i_6 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  input \g_2_fu_524[3]_i_8 ;
  input \outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ;
  input \vBarSel_2_reg[0]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ;
  input [1:0]\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ;
  input [13:0]\xCount_V_3_reg[9]_0 ;
  input \g_2_fu_524[7]_i_10_0 ;
  input \g_2_fu_524[7]_i_10_1 ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \hBarSel_3_reg[0]_0 ;
  input [0:0]E;
  input ap_clk;
  input \vBarSel_2_reg[0]_1 ;
  input \cmp46_reg_552_reg[0]_0 ;
  input \xCount_V_3_reg[9]_1 ;
  input \hBarSel_3_reg[0]_i_2_0 ;
  input \xCount_V_3_reg[7]_0 ;
  input \xCount_V_3_reg[7]_1 ;
  input \xCount_V_3_reg[7]_2 ;
  input [0:0]\vBarSel_2_reg[0]_2 ;
  input [13:0]\yCount_V_3_reg[9]_i_4 ;
  input \yCount_V_3_reg[9]_i_7 ;
  input \yCount_V_3_reg[9]_i_7_0 ;
  input \yCount_V_3_reg[9]_i_4_0 ;
  input \yCount_V_3_reg[9]_i_4_1 ;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire [6:0]Q;
  wire [9:0]add_ln870_fu_346_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n_inv;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[25] ;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[27] ;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0]_1 ;
  wire \cmp2_i210_reg_1516_reg[0]_2 ;
  wire \cmp46_reg_552[0]_i_1_n_3 ;
  wire cmp46_reg_552_pp0_iter1_reg;
  wire \cmp46_reg_552_pp0_iter1_reg_reg[0]_0 ;
  wire \cmp46_reg_552_reg[0]_0 ;
  wire \cmp46_reg_552_reg_n_3_[0] ;
  wire \gSerie_V_reg[21] ;
  wire \gSerie_V_reg[22] ;
  wire \gSerie_V_reg[26] ;
  wire \gSerie_V_reg[27] ;
  wire \g_2_fu_524[0]_i_2 ;
  wire \g_2_fu_524[1]_i_2 ;
  wire \g_2_fu_524[1]_i_6 ;
  wire \g_2_fu_524[2]_i_3 ;
  wire \g_2_fu_524[3]_i_8 ;
  wire \g_2_fu_524[4]_i_2 ;
  wire \g_2_fu_524[7]_i_10 ;
  wire \g_2_fu_524[7]_i_10_0 ;
  wire \g_2_fu_524[7]_i_10_1 ;
  wire \g_2_fu_524[7]_i_2 ;
  wire \g_2_fu_524[7]_i_2_0 ;
  wire \g_2_fu_524[7]_i_2_1 ;
  wire \g_2_fu_524[7]_i_2_2 ;
  wire \g_2_fu_524_reg[2] ;
  wire \g_2_fu_524_reg[2]_0 ;
  wire \g_2_fu_524_reg[2]_1 ;
  wire \g_2_fu_524_reg[4] ;
  wire \g_2_fu_524_reg[4]_0 ;
  wire \g_2_fu_524_reg[4]_1 ;
  wire \g_2_fu_524_reg[4]_2 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire [6:0]\g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[6]_2 ;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_ready;
  wire \hBarSel_3[0]_i_10_n_3 ;
  wire \hBarSel_3[0]_i_11_n_3 ;
  wire \hBarSel_3[0]_i_12_n_3 ;
  wire \hBarSel_3[0]_i_1_n_3 ;
  wire \hBarSel_3[0]_i_3_n_3 ;
  wire \hBarSel_3[0]_i_4_n_3 ;
  wire \hBarSel_3[0]_i_5_n_3 ;
  wire \hBarSel_3[0]_i_6_n_3 ;
  wire \hBarSel_3[0]_i_7_n_3 ;
  wire \hBarSel_3[0]_i_8_n_3 ;
  wire \hBarSel_3[0]_i_9_n_3 ;
  wire \hBarSel_3_reg[0]_0 ;
  wire \hBarSel_3_reg[0]_i_2_0 ;
  wire \hBarSel_3_reg[0]_i_2_n_10 ;
  wire \hBarSel_3_reg[0]_i_2_n_7 ;
  wire \hBarSel_3_reg[0]_i_2_n_8 ;
  wire \hBarSel_3_reg[0]_i_2_n_9 ;
  wire \hBarSel_3_reg_n_3_[0] ;
  wire icmp_ln1057_3_fu_391_p2;
  wire \int_bckgndId_reg[0] ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_5 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ;
  wire [1:0]\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire tpgCheckerBoardArray_U_n_3;
  wire tpgCheckerBoardArray_U_n_4;
  wire \vBarSel_2[0]_i_1_n_3 ;
  wire [0:0]vBarSel_2_reg;
  wire \vBarSel_2_reg[0]_0 ;
  wire \vBarSel_2_reg[0]_1 ;
  wire [0:0]\vBarSel_2_reg[0]_2 ;
  wire [9:0]xCount_V_3;
  wire [9:0]xCount_V_30_in;
  wire \xCount_V_3[7]_i_10_n_3 ;
  wire \xCount_V_3[7]_i_2_n_3 ;
  wire \xCount_V_3[7]_i_3_n_3 ;
  wire \xCount_V_3[7]_i_4_n_3 ;
  wire \xCount_V_3[7]_i_5_n_3 ;
  wire \xCount_V_3[7]_i_6_n_3 ;
  wire \xCount_V_3[7]_i_7_n_3 ;
  wire \xCount_V_3[7]_i_8_n_3 ;
  wire \xCount_V_3[7]_i_9_n_3 ;
  wire \xCount_V_3[9]_i_1_n_3 ;
  wire \xCount_V_3[9]_i_5_n_3 ;
  wire \xCount_V_3[9]_i_6_n_3 ;
  wire \xCount_V_3_reg[7]_0 ;
  wire \xCount_V_3_reg[7]_1 ;
  wire \xCount_V_3_reg[7]_2 ;
  wire \xCount_V_3_reg[7]_i_1_n_10 ;
  wire \xCount_V_3_reg[7]_i_1_n_3 ;
  wire \xCount_V_3_reg[7]_i_1_n_4 ;
  wire \xCount_V_3_reg[7]_i_1_n_5 ;
  wire \xCount_V_3_reg[7]_i_1_n_6 ;
  wire \xCount_V_3_reg[7]_i_1_n_7 ;
  wire \xCount_V_3_reg[7]_i_1_n_8 ;
  wire \xCount_V_3_reg[7]_i_1_n_9 ;
  wire [13:0]\xCount_V_3_reg[9]_0 ;
  wire \xCount_V_3_reg[9]_1 ;
  wire \xCount_V_3_reg[9]_i_3_n_10 ;
  wire yCount_V_3;
  wire yCount_V_30;
  wire \yCount_V_3[9]_i_6_n_3 ;
  wire [9:0]yCount_V_3_reg;
  wire [13:0]\yCount_V_3_reg[9]_i_4 ;
  wire \yCount_V_3_reg[9]_i_4_0 ;
  wire \yCount_V_3_reg[9]_i_4_1 ;
  wire \yCount_V_3_reg[9]_i_7 ;
  wire \yCount_V_3_reg[9]_i_7_0 ;
  wire [7:5]\NLW_hBarSel_3_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_hBarSel_3_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cmp46_reg_552[0]_i_1 
       (.I0(\cmp46_reg_552_reg[0]_0 ),
        .I1(\cmp46_reg_552_reg_n_3_[0] ),
        .I2(\q0_reg[1]_2 ),
        .I3(\q0_reg[1]_1 ),
        .O(\cmp46_reg_552[0]_i_1_n_3 ));
  FDRE \cmp46_reg_552_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\cmp46_reg_552_reg_n_3_[0] ),
        .Q(cmp46_reg_552_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp46_reg_552_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp46_reg_552[0]_i_1_n_3 ),
        .Q(\cmp46_reg_552_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBAFF000030FF8A00)) 
    \hBarSel_3[0]_i_1 
       (.I0(\hBarSel_3_reg[0]_0 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[1]_2 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\hBarSel_3_reg_n_3_[0] ),
        .I5(icmp_ln1057_3_fu_391_p2),
        .O(\hBarSel_3[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel_3[0]_i_10 
       (.I0(xCount_V_3[4]),
        .I1(\xCount_V_3_reg[9]_0 [9]),
        .I2(xCount_V_3[5]),
        .I3(\xCount_V_3_reg[9]_0 [8]),
        .I4(\xCount_V_3_reg[7]_1 ),
        .I5(\xCount_V_3_reg[9]_0 [7]),
        .O(\hBarSel_3[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel_3[0]_i_11 
       (.I0(xCount_V_3[2]),
        .I1(\xCount_V_3_reg[9]_0 [7]),
        .I2(xCount_V_3[3]),
        .I3(\xCount_V_3_reg[9]_0 [6]),
        .I4(\xCount_V_3_reg[7]_0 ),
        .I5(\xCount_V_3_reg[9]_0 [5]),
        .O(\hBarSel_3[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel_3[0]_i_12 
       (.I0(xCount_V_3[0]),
        .I1(\xCount_V_3_reg[9]_0 [5]),
        .I2(xCount_V_3[1]),
        .I3(\xCount_V_3_reg[9]_0 [4]),
        .I4(\hBarSel_3_reg[0]_i_2_0 ),
        .O(\hBarSel_3[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h22B222B222B22127)) 
    \hBarSel_3[0]_i_3 
       (.I0(\xCount_V_3_reg[9]_0 [13]),
        .I1(xCount_V_3[9]),
        .I2(\xCount_V_3_reg[9]_0 [12]),
        .I3(xCount_V_3[8]),
        .I4(\xCount_V_3_reg[9]_0 [11]),
        .I5(\xCount_V_3_reg[9]_1 ),
        .O(\hBarSel_3[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel_3[0]_i_4 
       (.I0(\xCount_V_3_reg[9]_0 [10]),
        .I1(\xCount_V_3_reg[7]_2 ),
        .I2(\xCount_V_3_reg[9]_0 [9]),
        .I3(\xCount_V_3_reg[9]_0 [11]),
        .I4(xCount_V_3[6]),
        .I5(xCount_V_3[7]),
        .O(\hBarSel_3[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel_3[0]_i_5 
       (.I0(\xCount_V_3_reg[9]_0 [8]),
        .I1(\xCount_V_3_reg[7]_1 ),
        .I2(\xCount_V_3_reg[9]_0 [7]),
        .I3(\xCount_V_3_reg[9]_0 [9]),
        .I4(xCount_V_3[4]),
        .I5(xCount_V_3[5]),
        .O(\hBarSel_3[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel_3[0]_i_6 
       (.I0(\xCount_V_3_reg[9]_0 [6]),
        .I1(\xCount_V_3_reg[7]_0 ),
        .I2(\xCount_V_3_reg[9]_0 [5]),
        .I3(\xCount_V_3_reg[9]_0 [7]),
        .I4(xCount_V_3[2]),
        .I5(xCount_V_3[3]),
        .O(\hBarSel_3[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel_3[0]_i_7 
       (.I0(\xCount_V_3_reg[9]_0 [4]),
        .I1(\hBarSel_3_reg[0]_i_2_0 ),
        .I2(\xCount_V_3_reg[9]_0 [5]),
        .I3(xCount_V_3[0]),
        .I4(xCount_V_3[1]),
        .O(\hBarSel_3[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE01E01000100E01E)) 
    \hBarSel_3[0]_i_8 
       (.I0(\xCount_V_3_reg[9]_1 ),
        .I1(\xCount_V_3_reg[9]_0 [11]),
        .I2(\xCount_V_3_reg[9]_0 [12]),
        .I3(xCount_V_3[8]),
        .I4(xCount_V_3[9]),
        .I5(\xCount_V_3_reg[9]_0 [13]),
        .O(\hBarSel_3[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel_3[0]_i_9 
       (.I0(xCount_V_3[6]),
        .I1(\xCount_V_3_reg[9]_0 [11]),
        .I2(xCount_V_3[7]),
        .I3(\xCount_V_3_reg[9]_0 [10]),
        .I4(\xCount_V_3_reg[7]_2 ),
        .I5(\xCount_V_3_reg[9]_0 [9]),
        .O(\hBarSel_3[0]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_3[0]_i_1_n_3 ),
        .Q(\hBarSel_3_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \hBarSel_3_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_hBarSel_3_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln1057_3_fu_391_p2,\hBarSel_3_reg[0]_i_2_n_7 ,\hBarSel_3_reg[0]_i_2_n_8 ,\hBarSel_3_reg[0]_i_2_n_9 ,\hBarSel_3_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\hBarSel_3[0]_i_3_n_3 ,\hBarSel_3[0]_i_4_n_3 ,\hBarSel_3[0]_i_5_n_3 ,\hBarSel_3[0]_i_6_n_3 ,\hBarSel_3[0]_i_7_n_3 }),
        .O(\NLW_hBarSel_3_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\hBarSel_3[0]_i_8_n_3 ,\hBarSel_3[0]_i_9_n_3 ,\hBarSel_3[0]_i_10_n_3 ,\hBarSel_3[0]_i_11_n_3 ,\hBarSel_3[0]_i_12_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_20 tpgBarSelRgb_b16_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\bSerie_V_reg[24] (\bSerie_V_reg[24] ),
        .\bSerie_V_reg[25] (\bSerie_V_reg[25] ),
        .\bSerie_V_reg[26] (\bSerie_V_reg[26] ),
        .\bSerie_V_reg[27] (\bSerie_V_reg[27] ),
        .\cmp2_i210_reg_1516_reg[0] (\cmp2_i210_reg_1516_reg[0] ),
        .\cmp2_i210_reg_1516_reg[0]_0 (\cmp2_i210_reg_1516_reg[0]_0 ),
        .\cmp2_i210_reg_1516_reg[0]_1 (\cmp2_i210_reg_1516_reg[0]_1 ),
        .\cmp2_i210_reg_1516_reg[0]_2 (\cmp2_i210_reg_1516_reg[0]_2 ),
        .cmp46_reg_552_pp0_iter1_reg(cmp46_reg_552_pp0_iter1_reg),
        .\cmp46_reg_552_pp0_iter1_reg_reg[0] (\cmp46_reg_552_pp0_iter1_reg_reg[0]_0 ),
        .\gSerie_V_reg[21] (\gSerie_V_reg[21] ),
        .\gSerie_V_reg[22] (\gSerie_V_reg[22] ),
        .\gSerie_V_reg[26] (\gSerie_V_reg[26] ),
        .\gSerie_V_reg[27] (\gSerie_V_reg[27] ),
        .\g_2_fu_524[0]_i_2 (\g_2_fu_524[0]_i_2 ),
        .\g_2_fu_524[1]_i_2 (\g_2_fu_524[1]_i_2 ),
        .\g_2_fu_524[1]_i_6_0 (\q0_reg[1]_1 ),
        .\g_2_fu_524[1]_i_6_1 (\q0_reg[1]_2 ),
        .\g_2_fu_524[1]_i_6_2 (\g_2_fu_524[1]_i_6 ),
        .\g_2_fu_524[2]_i_3_0 (\g_2_fu_524[2]_i_3 ),
        .\g_2_fu_524[3]_i_8 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[4]_i_2_0 (\g_2_fu_524[4]_i_2 ),
        .\g_2_fu_524[7]_i_10_0 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[7]_i_10_1 (\vBarSel_2_reg[0]_0 ),
        .\g_2_fu_524[7]_i_10_2 (\g_2_fu_524[7]_i_10_0 ),
        .\g_2_fu_524[7]_i_10_3 (\g_2_fu_524[7]_i_10_1 ),
        .\g_2_fu_524[7]_i_2 (\g_2_fu_524[7]_i_2 ),
        .\g_2_fu_524[7]_i_2_0 (\g_2_fu_524[7]_i_2_0 ),
        .\g_2_fu_524[7]_i_2_1 (\g_2_fu_524[7]_i_2_1 ),
        .\g_2_fu_524[7]_i_2_2 (\g_2_fu_524[7]_i_2_2 ),
        .\g_2_fu_524_reg[2] (\g_2_fu_524_reg[2] ),
        .\g_2_fu_524_reg[2]_0 (\g_2_fu_524_reg[2]_0 ),
        .\g_2_fu_524_reg[2]_1 (\g_2_fu_524_reg[2]_1 ),
        .\g_2_fu_524_reg[4] (\g_2_fu_524_reg[4] ),
        .\g_2_fu_524_reg[4]_0 (\g_2_fu_524_reg[4]_0 ),
        .\g_2_fu_524_reg[4]_1 (\g_2_fu_524_reg[4]_1 ),
        .\g_2_fu_524_reg[4]_2 (\g_2_fu_524_reg[4]_2 ),
        .\g_2_fu_524_reg[5] (\g_2_fu_524_reg[5] ),
        .\g_2_fu_524_reg[6] (\g_2_fu_524_reg[6] ),
        .\g_2_fu_524_reg[6]_0 (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[6]_1 (\g_2_fu_524_reg[6]_1 ),
        .\g_2_fu_524_reg[6]_2 (\g_2_fu_524_reg[6]_2 ),
        .\int_bckgndId_reg[0] (\int_bckgndId_reg[0] ),
        .\int_bckgndId_reg[0]_0 (\int_bckgndId_reg[0]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_5 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_2 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[1]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[4]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (tpgCheckerBoardArray_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray tpgCheckerBoardArray_U
       (.CO(tpgCheckerBoardArray_U_n_3),
        .Q(yCount_V_3_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\q0_reg[0]_0 (tpgCheckerBoardArray_U_n_4),
        .\q0_reg[0]_1 (ap_enable_reg_pp0_iter1_reg_0),
        .\q0_reg[0]_2 (\vBarSel_2_reg[0]_1 ),
        .\q0_reg[0]_3 (\hBarSel_3_reg[0]_0 ),
        .\q0_reg[0]_4 (icmp_ln1057_3_fu_391_p2),
        .\q0_reg[0]_5 (\hBarSel_3_reg_n_3_[0] ),
        .\q0_reg[1] (\q0_reg[1]_2 ),
        .\q0_reg[1]_0 (\q0_reg[1]_1 ),
        .\q0_reg[1]_1 (\q0_reg[1] ),
        .vBarSel_2_reg(vBarSel_2_reg),
        .\vBarSel_2_reg[0] (\vBarSel_2_reg[0]_2 ),
        .\yCount_V_3_reg[9]_i_4_0 (\yCount_V_3_reg[9]_i_4 ),
        .\yCount_V_3_reg[9]_i_4_1 (\yCount_V_3_reg[9]_i_4_0 ),
        .\yCount_V_3_reg[9]_i_4_2 (\yCount_V_3_reg[9]_i_4_1 ),
        .\yCount_V_3_reg[9]_i_7_0 (\yCount_V_3_reg[9]_i_7 ),
        .\yCount_V_3_reg[9]_i_7_1 (\yCount_V_3_reg[9]_i_7_0 ));
  LUT6 #(
    .INIT(64'hFD02FF00FD00FD00)) 
    \vBarSel_2[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\vBarSel_2_reg[0]_0 ),
        .I2(\hBarSel_3_reg[0]_0 ),
        .I3(vBarSel_2_reg),
        .I4(tpgCheckerBoardArray_U_n_3),
        .I5(\vBarSel_2_reg[0]_1 ),
        .O(\vBarSel_2[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_2[0]_i_1_n_3 ),
        .Q(vBarSel_2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \xCount_V_3[7]_i_10 
       (.I0(\xCount_V_3_reg[9]_0 [2]),
        .I1(\xCount_V_3_reg[9]_0 [3]),
        .I2(\xCount_V_3_reg[9]_0 [0]),
        .I3(\xCount_V_3_reg[9]_0 [1]),
        .I4(\xCount_V_3_reg[9]_0 [4]),
        .I5(icmp_ln1057_3_fu_391_p2),
        .O(\xCount_V_3[7]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[7]_i_2 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .O(\xCount_V_3[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V_3[7]_i_3 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [11]),
        .I2(\xCount_V_3_reg[9]_0 [10]),
        .I3(\xCount_V_3_reg[7]_2 ),
        .I4(\xCount_V_3_reg[9]_0 [9]),
        .I5(xCount_V_3[7]),
        .O(\xCount_V_3[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V_3[7]_i_4 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [9]),
        .I2(\xCount_V_3_reg[7]_2 ),
        .I3(\xCount_V_3_reg[9]_0 [10]),
        .I4(xCount_V_3[6]),
        .O(\xCount_V_3[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[7]_i_5 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [9]),
        .I2(\xCount_V_3_reg[7]_2 ),
        .I3(xCount_V_3[5]),
        .O(\xCount_V_3[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V_3[7]_i_6 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [7]),
        .I2(\xCount_V_3_reg[7]_1 ),
        .I3(\xCount_V_3_reg[9]_0 [8]),
        .I4(xCount_V_3[4]),
        .O(\xCount_V_3[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V_3[7]_i_7 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [7]),
        .I2(\xCount_V_3_reg[9]_0 [6]),
        .I3(\xCount_V_3_reg[7]_0 ),
        .I4(\xCount_V_3_reg[9]_0 [5]),
        .I5(xCount_V_3[3]),
        .O(\xCount_V_3[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V_3[7]_i_8 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [5]),
        .I2(\xCount_V_3_reg[7]_0 ),
        .I3(\xCount_V_3_reg[9]_0 [6]),
        .I4(xCount_V_3[2]),
        .O(\xCount_V_3[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[7]_i_9 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [5]),
        .I2(\xCount_V_3_reg[7]_0 ),
        .I3(xCount_V_3[1]),
        .O(\xCount_V_3[7]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'h4500)) 
    \xCount_V_3[9]_i_1 
       (.I0(\hBarSel_3_reg[0]_0 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[1]_2 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(\xCount_V_3[9]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \xCount_V_3[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\q0_reg[1]_2 ),
        .I2(\q0_reg[1]_1 ),
        .O(grp_tpgPatternCheckerBoard_fu_1198_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFE01000001FE)) 
    \xCount_V_3[9]_i_5 
       (.I0(\xCount_V_3_reg[9]_0 [12]),
        .I1(\xCount_V_3_reg[9]_1 ),
        .I2(\xCount_V_3_reg[9]_0 [11]),
        .I3(\xCount_V_3_reg[9]_0 [13]),
        .I4(icmp_ln1057_3_fu_391_p2),
        .I5(xCount_V_3[9]),
        .O(\xCount_V_3[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V_3[9]_i_6 
       (.I0(icmp_ln1057_3_fu_391_p2),
        .I1(\xCount_V_3_reg[9]_0 [11]),
        .I2(\xCount_V_3_reg[9]_1 ),
        .I3(\xCount_V_3_reg[9]_0 [12]),
        .I4(xCount_V_3[8]),
        .O(\xCount_V_3[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[0]),
        .Q(xCount_V_3[0]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[1]),
        .Q(xCount_V_3[1]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[2]),
        .Q(xCount_V_3[2]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[3]),
        .Q(xCount_V_3[3]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[4]),
        .Q(xCount_V_3[4]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[5]),
        .Q(xCount_V_3[5]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[6]),
        .Q(xCount_V_3[6]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[7]),
        .Q(xCount_V_3[7]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_3_reg[7]_i_1 
       (.CI(xCount_V_3[0]),
        .CI_TOP(1'b0),
        .CO({\xCount_V_3_reg[7]_i_1_n_3 ,\xCount_V_3_reg[7]_i_1_n_4 ,\xCount_V_3_reg[7]_i_1_n_5 ,\xCount_V_3_reg[7]_i_1_n_6 ,\xCount_V_3_reg[7]_i_1_n_7 ,\xCount_V_3_reg[7]_i_1_n_8 ,\xCount_V_3_reg[7]_i_1_n_9 ,\xCount_V_3_reg[7]_i_1_n_10 }),
        .DI({xCount_V_3[7:1],\xCount_V_3[7]_i_2_n_3 }),
        .O(xCount_V_30_in[7:0]),
        .S({\xCount_V_3[7]_i_3_n_3 ,\xCount_V_3[7]_i_4_n_3 ,\xCount_V_3[7]_i_5_n_3 ,\xCount_V_3[7]_i_6_n_3 ,\xCount_V_3[7]_i_7_n_3 ,\xCount_V_3[7]_i_8_n_3 ,\xCount_V_3[7]_i_9_n_3 ,\xCount_V_3[7]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[8]),
        .Q(xCount_V_3[8]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
        .D(xCount_V_30_in[9]),
        .Q(xCount_V_3[9]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_3_reg[9]_i_3 
       (.CI(\xCount_V_3_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_3_reg[9]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,xCount_V_3[8]}),
        .O({\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED [7:2],xCount_V_30_in[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_3[9]_i_5_n_3 ,\xCount_V_3[9]_i_6_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[0]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .O(add_ln870_fu_346_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[1]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .I1(yCount_V_3_reg[1]),
        .O(add_ln870_fu_346_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_3[2]_i_1 
       (.I0(yCount_V_3_reg[1]),
        .I1(yCount_V_3_reg[0]),
        .I2(yCount_V_3_reg[2]),
        .O(add_ln870_fu_346_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_3[3]_i_1 
       (.I0(yCount_V_3_reg[2]),
        .I1(yCount_V_3_reg[0]),
        .I2(yCount_V_3_reg[1]),
        .I3(yCount_V_3_reg[3]),
        .O(add_ln870_fu_346_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_3[4]_i_1 
       (.I0(yCount_V_3_reg[3]),
        .I1(yCount_V_3_reg[1]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[2]),
        .I4(yCount_V_3_reg[4]),
        .O(add_ln870_fu_346_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V_3[5]_i_1 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[3]),
        .I5(yCount_V_3_reg[5]),
        .O(add_ln870_fu_346_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V_3[6]_i_1 
       (.I0(\yCount_V_3[9]_i_6_n_3 ),
        .I1(yCount_V_3_reg[6]),
        .O(add_ln870_fu_346_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \yCount_V_3[7]_i_1 
       (.I0(yCount_V_3_reg[6]),
        .I1(\yCount_V_3[9]_i_6_n_3 ),
        .I2(yCount_V_3_reg[7]),
        .O(add_ln870_fu_346_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_V_3[8]_i_1 
       (.I0(yCount_V_3_reg[7]),
        .I1(\yCount_V_3[9]_i_6_n_3 ),
        .I2(yCount_V_3_reg[6]),
        .I3(yCount_V_3_reg[8]),
        .O(add_ln870_fu_346_p2[8]));
  LUT6 #(
    .INIT(64'h00000000B0B000B0)) 
    \yCount_V_3[9]_i_1 
       (.I0(tpgCheckerBoardArray_U_n_3),
        .I1(\vBarSel_2_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\q0_reg[1]_2 ),
        .I4(\q0_reg[1]_1 ),
        .I5(\hBarSel_3_reg[0]_0 ),
        .O(yCount_V_3));
  LUT6 #(
    .INIT(64'h0000000045000000)) 
    \yCount_V_3[9]_i_2 
       (.I0(\hBarSel_3_reg[0]_0 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[1]_2 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\vBarSel_2_reg[0]_1 ),
        .I5(tpgCheckerBoardArray_U_n_3),
        .O(yCount_V_30));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \yCount_V_3[9]_i_3 
       (.I0(yCount_V_3_reg[8]),
        .I1(yCount_V_3_reg[6]),
        .I2(\yCount_V_3[9]_i_6_n_3 ),
        .I3(yCount_V_3_reg[7]),
        .I4(yCount_V_3_reg[9]),
        .O(add_ln870_fu_346_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V_3[9]_i_6 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[3]),
        .I5(yCount_V_3_reg[5]),
        .O(\yCount_V_3[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[0]),
        .Q(yCount_V_3_reg[0]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[1]),
        .Q(yCount_V_3_reg[1]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[2]),
        .Q(yCount_V_3_reg[2]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[3]),
        .Q(yCount_V_3_reg[3]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[4]),
        .Q(yCount_V_3_reg[4]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[5]),
        .Q(yCount_V_3_reg[5]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[6]),
        .Q(yCount_V_3_reg[6]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[7]),
        .Q(yCount_V_3_reg[7]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[8]),
        .Q(yCount_V_3_reg[8]),
        .R(yCount_V_3));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V_30),
        .D(add_ln870_fu_346_p2[9]),
        .Q(yCount_V_3_reg[9]),
        .R(yCount_V_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22
   (Q,
    E,
    \q0_reg[7]_0 ,
    ap_clk);
  output [1:0]Q;
  input [0:0]E;
  input [1:0]\q0_reg[7]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]\q0_reg[7]_0 ;

  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22_15
   (Q,
    E,
    D,
    ap_clk);
  output [1:0]Q;
  input [0:0]E;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;

  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24
   (\q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    \cmp2_i210_reg_1516_reg[0] ,
    \q0_reg[4]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    E,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[6]_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ,
    \g_2_fu_524_reg[7] ,
    \g_2_fu_524_reg[6] ,
    \g_2_fu_524_reg[7]_0 ,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[7]_1 ,
    cmp51_i_reg_1572,
    \g_2_fu_524[7]_i_6_0 ,
    Q,
    \g_2_fu_524[7]_i_6_1 ,
    \g_2_fu_524[7]_i_6_2 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524_reg[6]_2 ,
    \g_2_fu_524_reg[6]_3 ,
    \g_2_fu_524[4]_i_5 ,
    \g_2_fu_524[6]_i_2_0 ,
    \q0_reg[7]_3 );
  output \q0_reg[0]_0 ;
  output \q0_reg[6]_0 ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \q0_reg[4]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[6]_2 ;
  input [0:0]E;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input \q0_reg[6]_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ;
  input \g_2_fu_524_reg[7] ;
  input \g_2_fu_524_reg[6] ;
  input \g_2_fu_524_reg[7]_0 ;
  input \g_2_fu_524_reg[6]_0 ;
  input \g_2_fu_524_reg[7]_1 ;
  input cmp51_i_reg_1572;
  input \g_2_fu_524[7]_i_6_0 ;
  input [1:0]Q;
  input \g_2_fu_524[7]_i_6_1 ;
  input \g_2_fu_524[7]_i_6_2 ;
  input \g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524_reg[6]_2 ;
  input \g_2_fu_524_reg[6]_3 ;
  input \g_2_fu_524[4]_i_5 ;
  input \g_2_fu_524[6]_i_2_0 ;
  input [2:0]\q0_reg[7]_3 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire cmp51_i_reg_1572;
  wire \g_2_fu_524[4]_i_5 ;
  wire \g_2_fu_524[6]_i_2_0 ;
  wire \g_2_fu_524[6]_i_8_n_3 ;
  wire \g_2_fu_524[7]_i_15_n_3 ;
  wire \g_2_fu_524[7]_i_6_0 ;
  wire \g_2_fu_524[7]_i_6_1 ;
  wire \g_2_fu_524[7]_i_6_2 ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire \g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[6]_2 ;
  wire \g_2_fu_524_reg[6]_3 ;
  wire \g_2_fu_524_reg[7] ;
  wire \g_2_fu_524_reg[7]_0 ;
  wire \g_2_fu_524_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ;
  wire \q0[4]_i_1__0__0_n_3 ;
  wire \q0[7]_i_1__0__0_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [2:0]\q0_reg[7]_3 ;
  wire \q0_reg_n_3_[4] ;
  wire \q0_reg_n_3_[7] ;

  LUT4 #(
    .INIT(16'h407F)) 
    \g_2_fu_524[3]_i_12 
       (.I0(\q0_reg[6]_0 ),
        .I1(cmp51_i_reg_1572),
        .I2(\g_2_fu_524[7]_i_6_0 ),
        .I3(Q[0]),
        .O(\q0_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h1110101000101010)) 
    \g_2_fu_524[4]_i_12 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .I1(\g_2_fu_524[4]_i_5 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\g_2_fu_524[7]_i_6_0 ),
        .I4(cmp51_i_reg_1572),
        .I5(\q0_reg_n_3_[4] ),
        .O(\q0_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFFFFFFFF)) 
    \g_2_fu_524[6]_i_2 
       (.I0(\g_2_fu_524[6]_i_8_n_3 ),
        .I1(\g_2_fu_524_reg[6] ),
        .I2(\g_2_fu_524_reg[6]_1 ),
        .I3(\g_2_fu_524_reg[6]_2 ),
        .I4(\g_2_fu_524_reg[6]_0 ),
        .I5(\g_2_fu_524_reg[6]_3 ),
        .O(\q0_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \g_2_fu_524[6]_i_8 
       (.I0(\q0_reg[6]_0 ),
        .I1(\g_2_fu_524[4]_i_5 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .I3(\g_2_fu_524[6]_i_2_0 ),
        .O(\g_2_fu_524[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00000000407FFFFF)) 
    \g_2_fu_524[7]_i_15 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(cmp51_i_reg_1572),
        .I2(\g_2_fu_524[7]_i_6_0 ),
        .I3(Q[1]),
        .I4(\g_2_fu_524[7]_i_6_1 ),
        .I5(\g_2_fu_524[7]_i_6_2 ),
        .O(\g_2_fu_524[7]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004000404)) 
    \g_2_fu_524[7]_i_6 
       (.I0(\g_2_fu_524_reg[7] ),
        .I1(\g_2_fu_524[7]_i_15_n_3 ),
        .I2(\g_2_fu_524_reg[6] ),
        .I3(\g_2_fu_524_reg[7]_0 ),
        .I4(\g_2_fu_524_reg[6]_0 ),
        .I5(\g_2_fu_524_reg[7]_1 ),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0000000000002202)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_3 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[2] ),
        .I1(\q0_reg[4]_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7] ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_10 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000000000DDD0D0D)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_5 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7] ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_3 ),
        .O(\q0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__0__0 
       (.I0(\q0_reg[7]_3 [0]),
        .I1(\q0_reg[7]_3 [1]),
        .I2(\q0_reg[7]_3 [2]),
        .O(\q0[4]_i_1__0__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__0__0 
       (.I0(\q0_reg[7]_3 [1]),
        .I1(\q0_reg[7]_3 [0]),
        .I2(\q0_reg[7]_3 [2]),
        .O(\q0[7]_i_1__0__0_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_1 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__0__0_n_3 ),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_3 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__0__0_n_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24_16
   (\q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[0]_1 ,
    \cmp2_i210_reg_1516_reg[0] ,
    \q0_reg[4]_0 ,
    \q0_reg[7]_0 ,
    Q,
    grp_tpgPatternTartanColorBars_fu_1248_ap_return_1,
    E,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[6]_2 ,
    \g_2_fu_524_reg[6] ,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524_reg[6]_2 ,
    cmp50_reg_546_pp0_iter1_reg,
    \g_2_fu_524[6]_i_3_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_5 ,
    \g_2_fu_524[6]_i_3_1 ,
    \g_2_fu_524[6]_i_3_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_5_0 ,
    cmp71_reg_553_pp0_iter1_reg,
    \g_2_fu_524[4]_i_8 ,
    D);
  output \q0_reg[0]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[0]_1 ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \q0_reg[4]_0 ;
  output \q0_reg[7]_0 ;
  output [0:0]Q;
  output [0:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  input [0:0]E;
  input \q0_reg[0]_2 ;
  input ap_clk;
  input \q0_reg[6]_2 ;
  input \g_2_fu_524_reg[6] ;
  input \g_2_fu_524_reg[6]_0 ;
  input \g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524_reg[6]_2 ;
  input cmp50_reg_546_pp0_iter1_reg;
  input \g_2_fu_524[6]_i_3_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_5 ;
  input \g_2_fu_524[6]_i_3_1 ;
  input \g_2_fu_524[6]_i_3_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_5_0 ;
  input cmp71_reg_553_pp0_iter1_reg;
  input \g_2_fu_524[4]_i_8 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire cmp50_reg_546_pp0_iter1_reg;
  wire cmp71_reg_553_pp0_iter1_reg;
  wire \g_2_fu_524[4]_i_8 ;
  wire \g_2_fu_524[6]_i_10_n_3 ;
  wire \g_2_fu_524[6]_i_3_0 ;
  wire \g_2_fu_524[6]_i_3_1 ;
  wire \g_2_fu_524[6]_i_3_2 ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire \g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[6]_2 ;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_5 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_5_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_3_[4] ;

  LUT6 #(
    .INIT(64'h00E200E2000000E2)) 
    \g_2_fu_524[0]_i_11 
       (.I0(\q0_reg[0]_0 ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\g_2_fu_524[6]_i_3_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_5 ),
        .I4(\g_2_fu_524[6]_i_3_1 ),
        .I5(\g_2_fu_524[6]_i_3_2 ),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \g_2_fu_524[4]_i_16 
       (.I0(\g_2_fu_524[6]_i_3_0 ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\q0_reg_n_3_[4] ),
        .I3(cmp71_reg_553_pp0_iter1_reg),
        .I4(\g_2_fu_524[4]_i_8 ),
        .I5(\q0_reg[6]_0 ),
        .O(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1));
  LUT6 #(
    .INIT(64'h00E200E2000000E2)) 
    \g_2_fu_524[6]_i_10 
       (.I0(\q0_reg[6]_0 ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\g_2_fu_524[6]_i_3_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_5 ),
        .I4(\g_2_fu_524[6]_i_3_1 ),
        .I5(\g_2_fu_524[6]_i_3_2 ),
        .O(\g_2_fu_524[6]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFDFDD)) 
    \g_2_fu_524[6]_i_3 
       (.I0(\g_2_fu_524_reg[6] ),
        .I1(\g_2_fu_524[6]_i_10_n_3 ),
        .I2(\g_2_fu_524_reg[6]_0 ),
        .I3(\g_2_fu_524_reg[6]_1 ),
        .I4(\g_2_fu_524_reg[6]_2 ),
        .O(\q0_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000000000002202)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_3 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .I1(\q0_reg[4]_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_9 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[7]_i_5_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_5 ),
        .O(\q0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_17 
       (.I0(Q),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[7]_i_5_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_5 ),
        .O(\q0_reg[7]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_2 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_2 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26
   (\q0_reg[7]_0 ,
    E,
    D,
    \q0_reg[7]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[5]_0 ,
    ap_clk,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_3 ,
    \g_2_fu_524[3]_i_5 ,
    \g_2_fu_524[3]_i_5_0 ,
    \g_2_fu_524[3]_i_5_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_4 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_6 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_7 ,
    Q);
  output \q0_reg[7]_0 ;
  output [0:0]E;
  output [0:0]D;
  output \q0_reg[7]_1 ;
  output \q0_reg[0]_0 ;
  output [3:0]\q0_reg[5]_0 ;
  input ap_clk;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[4]_3 ;
  input \g_2_fu_524[3]_i_5 ;
  input \g_2_fu_524[3]_i_5_0 ;
  input \g_2_fu_524[3]_i_5_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_7 ;
  input [2:0]Q;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire \g_2_fu_524[3]_i_5 ;
  wire \g_2_fu_524[3]_i_5_0 ;
  wire \g_2_fu_524[3]_i_5_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_3_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[4]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_7 ;
  wire \q0[0]_i_1__0_n_3 ;
  wire \q0[1]_i_1__1_n_3 ;
  wire \q0[2]_i_1__0_n_3 ;
  wire \q0[3]_i_1_n_3 ;
  wire \q0[4]_i_1__2_n_3 ;
  wire \q0[5]_i_2_n_3 ;
  wire \q0[7]_i_1__3_n_3 ;
  wire \q0_reg[0]_0 ;
  wire [3:0]\q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg_n_3_[0] ;
  wire \q0_reg_n_3_[4] ;

  LUT6 #(
    .INIT(64'h2000200000002000)) 
    \g_2_fu_524[3]_i_14 
       (.I0(\q0_reg[7]_0 ),
        .I1(\g_2_fu_524[3]_i_5 ),
        .I2(\g_2_fu_524[3]_i_5_0 ),
        .I3(\g_2_fu_524[3]_i_5_1 ),
        .I4(\q0_reg[7]_2 ),
        .I5(\q0_reg[7]_3 ),
        .O(\q0_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_4 
       (.I0(\q0_reg_n_3_[0] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_4 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_5 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_1 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[4] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[4]_i_3_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_2 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_3 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_4 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_5 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_6 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[4]_7 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\q0[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0[4]_i_1__2_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[5]_i_1__3 
       (.I0(\q0_reg[7]_4 ),
        .I1(\q0_reg[7]_3 ),
        .I2(\q0_reg[7]_2 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__3 
       (.I0(Q[2]),
        .O(\q0[7]_i_1__3_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__0_n_3 ),
        .Q(\q0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__1_n_3 ),
        .Q(\q0_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__0_n_3 ),
        .Q(\q0_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1_n_3 ),
        .Q(\q0_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__2_n_3 ),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_2_n_3 ),
        .Q(\q0_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__3_n_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26_17
   (\q0_reg[7]_0 ,
    E,
    \rSerie_V_reg[23] ,
    \q0_reg[0]_0 ,
    \q0_reg[3]_0 ,
    grp_tpgPatternTartanColorBars_fu_1248_ap_return_1,
    \q0_reg[5]_0 ,
    \q0_reg[7]_1 ,
    ap_clk,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ,
    Q,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ,
    cmp50_reg_546_pp0_iter1_reg,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_1 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \g_2_fu_524[5]_i_4 ,
    cmp71_reg_553_pp0_iter1_reg,
    \g_2_fu_524[7]_i_8 ,
    \g_2_fu_524[7]_i_8_0 ,
    \g_2_fu_524[7]_i_8_1 ,
    D);
  output \q0_reg[7]_0 ;
  output [0:0]E;
  output \rSerie_V_reg[23] ;
  output \q0_reg[0]_0 ;
  output \q0_reg[3]_0 ;
  output [1:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  output [2:0]\q0_reg[5]_0 ;
  input \q0_reg[7]_1 ;
  input ap_clk;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  input [0:0]Q;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ;
  input cmp50_reg_546_pp0_iter1_reg;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_1 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \g_2_fu_524[5]_i_4 ;
  input cmp71_reg_553_pp0_iter1_reg;
  input \g_2_fu_524[7]_i_8 ;
  input [1:0]\g_2_fu_524[7]_i_8_0 ;
  input [0:0]\g_2_fu_524[7]_i_8_1 ;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp50_reg_546_pp0_iter1_reg;
  wire cmp71_reg_553_pp0_iter1_reg;
  wire \g_2_fu_524[5]_i_4 ;
  wire \g_2_fu_524[7]_i_8 ;
  wire [1:0]\g_2_fu_524[7]_i_8_0 ;
  wire [0:0]\g_2_fu_524[7]_i_8_1 ;
  wire [1:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_7_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[3]_0 ;
  wire [2:0]\q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_3_[0] ;
  wire \q0_reg_n_3_[2] ;
  wire \q0_reg_n_3_[3] ;
  wire \rSerie_V_reg[23] ;

  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \g_2_fu_524[5]_i_11 
       (.I0(\q0_reg[7]_0 ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\g_2_fu_524[5]_i_4 ),
        .I3(cmp71_reg_553_pp0_iter1_reg),
        .I4(\g_2_fu_524[7]_i_8 ),
        .I5(\g_2_fu_524[7]_i_8_0 [0]),
        .O(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \g_2_fu_524[7]_i_21 
       (.I0(\q0_reg[7]_0 ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\g_2_fu_524[7]_i_8_1 ),
        .I3(cmp71_reg_553_pp0_iter1_reg),
        .I4(\g_2_fu_524[7]_i_8 ),
        .I5(\g_2_fu_524[7]_i_8_0 [1]),
        .O(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_9 
       (.I0(\q0_reg_n_3_[0] ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A888A)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[2]_i_7_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[2] ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ),
        .I3(Q),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ),
        .O(\rSerie_V_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000AAAA02A2)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_7 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ),
        .I1(\q0_reg_n_3_[2] ),
        .I2(cmp50_reg_546_pp0_iter1_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[2]_i_4_1 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[2]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_9 
       (.I0(\q0_reg_n_3_[3] ),
        .I1(cmp50_reg_546_pp0_iter1_reg),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 ),
        .O(\q0_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[5]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_2 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\q0_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray
   (CO,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_2 ,
    vBarSel_2_reg,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    Q,
    \vBarSel_2_reg[0] ,
    \yCount_V_3_reg[9]_i_4_0 ,
    \yCount_V_3_reg[9]_i_7_0 ,
    \yCount_V_3_reg[9]_i_7_1 ,
    \yCount_V_3_reg[9]_i_4_1 ,
    \yCount_V_3_reg[9]_i_4_2 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[1]_1 );
  output [0:0]CO;
  output \q0_reg[0]_0 ;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[1] ;
  input \q0_reg[1]_0 ;
  input \q0_reg[0]_2 ;
  input [0:0]vBarSel_2_reg;
  input \q0_reg[0]_3 ;
  input [0:0]\q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input [9:0]Q;
  input [0:0]\vBarSel_2_reg[0] ;
  input [13:0]\yCount_V_3_reg[9]_i_4_0 ;
  input \yCount_V_3_reg[9]_i_7_0 ;
  input \yCount_V_3_reg[9]_i_7_1 ;
  input \yCount_V_3_reg[9]_i_4_1 ;
  input \yCount_V_3_reg[9]_i_4_2 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[1]_1 ;

  wire [0:0]CO;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire g0_b0_n_3;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire [4:0]tpgCheckerBoardArray_address0;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire [0:0]vBarSel_2_reg;
  wire [0:0]\vBarSel_2_reg[0] ;
  wire \yCount_V_3[9]_i_10_n_3 ;
  wire \yCount_V_3[9]_i_13_n_3 ;
  wire \yCount_V_3[9]_i_14_n_3 ;
  wire \yCount_V_3[9]_i_15_n_3 ;
  wire \yCount_V_3[9]_i_16_n_3 ;
  wire \yCount_V_3[9]_i_17_n_3 ;
  wire \yCount_V_3[9]_i_18_n_3 ;
  wire \yCount_V_3[9]_i_19_n_3 ;
  wire \yCount_V_3[9]_i_20_n_3 ;
  wire \yCount_V_3[9]_i_9_n_3 ;
  wire [13:0]\yCount_V_3_reg[9]_i_4_0 ;
  wire \yCount_V_3_reg[9]_i_4_1 ;
  wire \yCount_V_3_reg[9]_i_4_2 ;
  wire \yCount_V_3_reg[9]_i_4_n_10 ;
  wire \yCount_V_3_reg[9]_i_4_n_9 ;
  wire \yCount_V_3_reg[9]_i_7_0 ;
  wire \yCount_V_3_reg[9]_i_7_1 ;
  wire \yCount_V_3_reg[9]_i_7_n_10 ;
  wire \yCount_V_3_reg[9]_i_7_n_3 ;
  wire \yCount_V_3_reg[9]_i_7_n_4 ;
  wire \yCount_V_3_reg[9]_i_7_n_5 ;
  wire \yCount_V_3_reg[9]_i_7_n_6 ;
  wire \yCount_V_3_reg[9]_i_7_n_7 ;
  wire \yCount_V_3_reg[9]_i_7_n_8 ;
  wire \yCount_V_3_reg[9]_i_7_n_9 ;
  wire [7:3]\NLW_yCount_V_3_reg[9]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_yCount_V_3_reg[9]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_yCount_V_3_reg[9]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h6F6FFF6F60600060)) 
    g0_b0
       (.I0(tpgCheckerBoardArray_address0[0]),
        .I1(tpgCheckerBoardArray_address0[4]),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[1] ),
        .I4(\q0_reg[1]_0 ),
        .I5(tpgCheckerBoardArray_q0),
        .O(g0_b0_n_3));
  LUT3 #(
    .INIT(8'h82)) 
    g0_b0_i_1
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_5 ),
        .O(tpgCheckerBoardArray_address0[0]));
  LUT4 #(
    .INIT(16'hF028)) 
    g0_b0_i_2
       (.I0(\q0_reg[0]_2 ),
        .I1(CO),
        .I2(vBarSel_2_reg),
        .I3(\q0_reg[0]_3 ),
        .O(tpgCheckerBoardArray_address0[4]));
  LUT5 #(
    .INIT(32'h7F774044)) 
    \q0[1]_i_1__5 
       (.I0(tpgCheckerBoardArray_q0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\q0_reg[1]_0 ),
        .I3(\q0_reg[1] ),
        .I4(\q0_reg[1]_1 ),
        .O(\q0_reg[0]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g0_b0_n_3),
        .Q(tpgCheckerBoardArray_q0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \yCount_V_3[9]_i_10 
       (.I0(Q[8]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [12]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [10]),
        .I3(\yCount_V_3_reg[9]_i_4_1 ),
        .I4(\yCount_V_3_reg[9]_i_4_0 [9]),
        .I5(\yCount_V_3_reg[9]_i_4_0 [11]),
        .O(\yCount_V_3[9]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \yCount_V_3[9]_i_13 
       (.I0(Q[7]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [11]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [9]),
        .I3(\yCount_V_3_reg[9]_i_4_1 ),
        .I4(\yCount_V_3_reg[9]_i_4_0 [10]),
        .O(\yCount_V_3[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \yCount_V_3[9]_i_14 
       (.I0(Q[6]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [10]),
        .I2(\yCount_V_3_reg[9]_i_4_1 ),
        .I3(\yCount_V_3_reg[9]_i_4_0 [9]),
        .O(\yCount_V_3[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \yCount_V_3[9]_i_15 
       (.I0(Q[5]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [9]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [7]),
        .I3(\yCount_V_3_reg[9]_i_7_1 ),
        .I4(\yCount_V_3_reg[9]_i_4_0 [6]),
        .I5(\yCount_V_3_reg[9]_i_4_0 [8]),
        .O(\yCount_V_3[9]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \yCount_V_3[9]_i_16 
       (.I0(Q[4]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [8]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [6]),
        .I3(\yCount_V_3_reg[9]_i_7_1 ),
        .I4(\yCount_V_3_reg[9]_i_4_0 [7]),
        .O(\yCount_V_3[9]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \yCount_V_3[9]_i_17 
       (.I0(Q[3]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [7]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [5]),
        .I3(\yCount_V_3_reg[9]_i_7_0 ),
        .I4(\yCount_V_3_reg[9]_i_4_0 [4]),
        .I5(\yCount_V_3_reg[9]_i_4_0 [6]),
        .O(\yCount_V_3[9]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \yCount_V_3[9]_i_18 
       (.I0(Q[2]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [6]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [4]),
        .I3(\yCount_V_3_reg[9]_i_7_0 ),
        .I4(\yCount_V_3_reg[9]_i_4_0 [5]),
        .O(\yCount_V_3[9]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \yCount_V_3[9]_i_19 
       (.I0(Q[1]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [5]),
        .I2(\yCount_V_3_reg[9]_i_7_0 ),
        .I3(\yCount_V_3_reg[9]_i_4_0 [4]),
        .O(\yCount_V_3[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \yCount_V_3[9]_i_20 
       (.I0(Q[0]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [4]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [1]),
        .I3(\yCount_V_3_reg[9]_i_4_0 [0]),
        .I4(\yCount_V_3_reg[9]_i_4_0 [3]),
        .I5(\yCount_V_3_reg[9]_i_4_0 [2]),
        .O(\yCount_V_3[9]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \yCount_V_3[9]_i_9 
       (.I0(Q[9]),
        .I1(\yCount_V_3_reg[9]_i_4_0 [13]),
        .I2(\yCount_V_3_reg[9]_i_4_0 [11]),
        .I3(\yCount_V_3_reg[9]_i_4_2 ),
        .I4(\yCount_V_3_reg[9]_i_4_0 [12]),
        .O(\yCount_V_3[9]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \yCount_V_3_reg[9]_i_4 
       (.CI(\yCount_V_3_reg[9]_i_7_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_yCount_V_3_reg[9]_i_4_CO_UNCONNECTED [7:3],CO,\yCount_V_3_reg[9]_i_4_n_9 ,\yCount_V_3_reg[9]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[9:8]}),
        .O(\NLW_yCount_V_3_reg[9]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\vBarSel_2_reg[0] ,\yCount_V_3[9]_i_9_n_3 ,\yCount_V_3[9]_i_10_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \yCount_V_3_reg[9]_i_7 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\yCount_V_3_reg[9]_i_7_n_3 ,\yCount_V_3_reg[9]_i_7_n_4 ,\yCount_V_3_reg[9]_i_7_n_5 ,\yCount_V_3_reg[9]_i_7_n_6 ,\yCount_V_3_reg[9]_i_7_n_7 ,\yCount_V_3_reg[9]_i_7_n_8 ,\yCount_V_3_reg[9]_i_7_n_9 ,\yCount_V_3_reg[9]_i_7_n_10 }),
        .DI(Q[7:0]),
        .O(\NLW_yCount_V_3_reg[9]_i_7_O_UNCONNECTED [7:0]),
        .S({\yCount_V_3[9]_i_13_n_3 ,\yCount_V_3[9]_i_14_n_3 ,\yCount_V_3[9]_i_15_n_3 ,\yCount_V_3[9]_i_16_n_3 ,\yCount_V_3[9]_i_17_n_3 ,\yCount_V_3[9]_i_18_n_3 ,\yCount_V_3[9]_i_19_n_3 ,\yCount_V_3[9]_i_20_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCrossHatch
   (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ,
    \y_3_reg_1597_reg[13] ,
    \cmp57_reg_560_reg[0]_0 ,
    ap_ce_reg,
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg,
    \y_3_reg_1597_reg[0] ,
    \yCount_V_2_reg[9]_0 ,
    \yCount_V_2_reg[0]_0 ,
    ap_enable_reg_pp0_iter12_reg,
    \cmp2_i210_reg_1516_reg[0] ,
    \cmp57_reg_560_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter12_reg_0,
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_1 ,
    internal_full_n_reg,
    \conv_i_reg_584_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6]_0 ,
    E,
    ap_clk,
    SR,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    \cmp57_reg_560_reg[0]_1 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ,
    CO,
    \vHatch_reg[0]_0 ,
    \vHatch_reg[0]_1 ,
    Q,
    \vHatch_reg[0]_i_6 ,
    \vHatch[0]_i_3 ,
    \vHatch[0]_i_3_0 ,
    \xCount_V_2_reg[0]_0 ,
    \g_2_fu_524_reg[7] ,
    \g_2_fu_524_reg[7]_0 ,
    \g_2_fu_524_reg[7]_1 ,
    \g_2_fu_524_reg[7]_2 ,
    \g_2_fu_524[2]_i_3 ,
    grp_tpgPatternTartanColorBars_fu_1248_ap_return_1,
    \g_2_fu_524[6]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    \g_2_fu_524[0]_i_2 ,
    \g_2_fu_524[0]_i_2_0 ,
    \g_2_fu_524[0]_i_2_1 ,
    \g_2_fu_524_reg[5] ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_8_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_8_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_12_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_12_1 ,
    \icmp_ln1405_1_reg_549_reg[0]_0 ,
    \icmp_ln1405_1_reg_549_reg[0]_1 ,
    \icmp_ln1405_1_reg_549_reg[0]_2 ,
    \icmp_ln1405_1_reg_549_reg[0]_3 ,
    \icmp_ln1405_1_reg_549_reg[0]_4 ,
    \icmp_ln1405_1_reg_549_reg[0]_5 ,
    \icmp_ln1405_1_reg_549_reg[0]_6 ,
    \icmp_ln1405_1_reg_549[0]_i_2_0 ,
    \icmp_ln1405_1_reg_549[0]_i_2_1 ,
    \icmp_ln1405_1_reg_549[0]_i_2_2 ,
    \icmp_ln1405_1_reg_549[0]_i_3_0 ,
    \icmp_ln1405_1_reg_549[0]_i_3_1 ,
    \icmp_ln1405_1_reg_549[0]_i_3_2 ,
    \icmp_ln1405_1_reg_549[0]_i_3_3 ,
    \icmp_ln1405_1_reg_549[0]_i_3_4 ,
    \icmp_ln1405_1_reg_549[0]_i_3_5 ,
    \d_read_reg_22_reg[9] );
  output \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ;
  output \y_3_reg_1597_reg[13] ;
  output \cmp57_reg_560_reg[0]_0 ;
  output ap_ce_reg;
  output grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg;
  output [0:0]\y_3_reg_1597_reg[0] ;
  output [6:0]\yCount_V_2_reg[9]_0 ;
  output \yCount_V_2_reg[0]_0 ;
  output ap_enable_reg_pp0_iter12_reg;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \cmp57_reg_560_pp0_iter1_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter12_reg_0;
  output \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ;
  output \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_1 ;
  output internal_full_n_reg;
  output \conv_i_reg_584_reg[7]_0 ;
  output \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ;
  output \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ;
  output \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ;
  output \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6]_0 ;
  input [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \cmp57_reg_560_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ;
  input \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ;
  input [0:0]CO;
  input \vHatch_reg[0]_0 ;
  input \vHatch_reg[0]_1 ;
  input [15:0]Q;
  input [2:0]\vHatch_reg[0]_i_6 ;
  input [1:0]\vHatch[0]_i_3 ;
  input \vHatch[0]_i_3_0 ;
  input [0:0]\xCount_V_2_reg[0]_0 ;
  input \g_2_fu_524_reg[7] ;
  input \g_2_fu_524_reg[7]_0 ;
  input \g_2_fu_524_reg[7]_1 ;
  input \g_2_fu_524_reg[7]_2 ;
  input \g_2_fu_524[2]_i_3 ;
  input [2:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  input \g_2_fu_524[6]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input \g_2_fu_524[0]_i_2 ;
  input \g_2_fu_524[0]_i_2_0 ;
  input \g_2_fu_524[0]_i_2_1 ;
  input \g_2_fu_524_reg[5] ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520[4]_i_8_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_8_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_12_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_12_1 ;
  input \icmp_ln1405_1_reg_549_reg[0]_0 ;
  input \icmp_ln1405_1_reg_549_reg[0]_1 ;
  input \icmp_ln1405_1_reg_549_reg[0]_2 ;
  input \icmp_ln1405_1_reg_549_reg[0]_3 ;
  input \icmp_ln1405_1_reg_549_reg[0]_4 ;
  input \icmp_ln1405_1_reg_549_reg[0]_5 ;
  input \icmp_ln1405_1_reg_549_reg[0]_6 ;
  input \icmp_ln1405_1_reg_549[0]_i_2_0 ;
  input \icmp_ln1405_1_reg_549[0]_i_2_1 ;
  input \icmp_ln1405_1_reg_549[0]_i_2_2 ;
  input \icmp_ln1405_1_reg_549[0]_i_3_0 ;
  input \icmp_ln1405_1_reg_549[0]_i_3_1 ;
  input \icmp_ln1405_1_reg_549[0]_i_3_2 ;
  input \icmp_ln1405_1_reg_549[0]_i_3_3 ;
  input \icmp_ln1405_1_reg_549[0]_i_3_4 ;
  input \icmp_ln1405_1_reg_549[0]_i_3_5 ;
  input [9:0]\d_read_reg_22_reg[9] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [9:0]add_ln870_fu_326_p2;
  wire and_ln1405_reg_553;
  wire \and_ln1405_reg_553[0]_i_1_n_3 ;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_condition_181;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_phi_mux_agg_result_0_phi_fu_148_p81;
  wire ap_phi_mux_agg_result_0_phi_fu_148_p8114_out;
  wire [9:0]ap_phi_mux_storemerge_phi_fu_137_p4;
  wire ap_phi_reg_pp0_iter1_empty_reg_122;
  wire \ap_phi_reg_pp0_iter1_empty_reg_122[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter2_agg_result_0_reg_1435;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg_n_3_[0] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg_n_3_[7] ;
  wire [7:6]ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6]_0 ;
  wire ap_rst_n_inv;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp57_reg_560_pp0_iter1_reg_reg[0]_0 ;
  wire \cmp57_reg_560_pp0_iter1_reg_reg_n_3_[0] ;
  wire \cmp57_reg_560_reg[0]_0 ;
  wire \cmp57_reg_560_reg[0]_1 ;
  wire \conv_i_reg_584_reg[7]_0 ;
  wire \conv_i_reg_584_reg_n_3_[7] ;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire empty_reg_122;
  wire \empty_reg_122[0]_i_1_n_3 ;
  wire \empty_reg_122_reg_n_3_[0] ;
  wire \g_2_fu_524[0]_i_2 ;
  wire \g_2_fu_524[0]_i_2_0 ;
  wire \g_2_fu_524[0]_i_2_1 ;
  wire \g_2_fu_524[2]_i_3 ;
  wire \g_2_fu_524[6]_i_3 ;
  wire \g_2_fu_524[7]_i_8_n_3 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[7] ;
  wire \g_2_fu_524_reg[7]_0 ;
  wire \g_2_fu_524_reg[7]_1 ;
  wire \g_2_fu_524_reg[7]_2 ;
  wire grp_reg_ap_uint_10_s_fu_224_n_21;
  wire grp_reg_ap_uint_10_s_fu_224_n_4;
  wire grp_reg_ap_uint_10_s_fu_224_n_5;
  wire grp_reg_ap_uint_10_s_fu_224_n_6;
  wire grp_reg_ap_uint_10_s_fu_224_n_7;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg;
  wire [2:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  wire icmp_ln1049_1_reg_594;
  wire icmp_ln1057_fu_427_p2;
  wire icmp_ln1057_reg_590;
  wire \icmp_ln1057_reg_590[0]_i_1_n_3 ;
  wire \icmp_ln1405_1_reg_549[0]_i_2_0 ;
  wire \icmp_ln1405_1_reg_549[0]_i_2_1 ;
  wire \icmp_ln1405_1_reg_549[0]_i_2_2 ;
  wire \icmp_ln1405_1_reg_549[0]_i_2_n_3 ;
  wire \icmp_ln1405_1_reg_549[0]_i_3_0 ;
  wire \icmp_ln1405_1_reg_549[0]_i_3_1 ;
  wire \icmp_ln1405_1_reg_549[0]_i_3_2 ;
  wire \icmp_ln1405_1_reg_549[0]_i_3_3 ;
  wire \icmp_ln1405_1_reg_549[0]_i_3_4 ;
  wire \icmp_ln1405_1_reg_549[0]_i_3_5 ;
  wire \icmp_ln1405_1_reg_549[0]_i_3_n_3 ;
  wire \icmp_ln1405_1_reg_549[0]_i_4_n_3 ;
  wire icmp_ln1405_1_reg_549_pp0_iter1_reg;
  wire \icmp_ln1405_1_reg_549_reg[0]_0 ;
  wire \icmp_ln1405_1_reg_549_reg[0]_1 ;
  wire \icmp_ln1405_1_reg_549_reg[0]_2 ;
  wire \icmp_ln1405_1_reg_549_reg[0]_3 ;
  wire \icmp_ln1405_1_reg_549_reg[0]_4 ;
  wire \icmp_ln1405_1_reg_549_reg[0]_5 ;
  wire \icmp_ln1405_1_reg_549_reg[0]_6 ;
  wire \icmp_ln1405_1_reg_549_reg_n_3_[0] ;
  wire icmp_ln1405_reg_539;
  wire \icmp_ln1405_reg_539[0]_i_2_n_3 ;
  wire \icmp_ln1405_reg_539[0]_i_3_n_3 ;
  wire \icmp_ln1405_reg_539[0]_i_4_n_3 ;
  wire \icmp_ln1429_reg_574[0]_i_1_n_3 ;
  wire icmp_ln1429_reg_574_pp0_iter1_reg;
  wire \icmp_ln1429_reg_574_reg_n_3_[0] ;
  wire internal_full_n_reg;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520[4]_i_8_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_8_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_12_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_12_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  wire p_0_in;
  wire vHatch;
  wire \vHatch[0]_i_2_n_3 ;
  wire [1:0]\vHatch[0]_i_3 ;
  wire \vHatch[0]_i_3_0 ;
  wire \vHatch_reg[0]_0 ;
  wire \vHatch_reg[0]_1 ;
  wire [2:0]\vHatch_reg[0]_i_6 ;
  wire xCount_V_2;
  wire xCount_V_20;
  wire [0:0]\xCount_V_2_reg[0]_0 ;
  wire \xCount_V_2_reg_n_3_[0] ;
  wire \xCount_V_2_reg_n_3_[1] ;
  wire \xCount_V_2_reg_n_3_[2] ;
  wire \xCount_V_2_reg_n_3_[3] ;
  wire \xCount_V_2_reg_n_3_[4] ;
  wire \xCount_V_2_reg_n_3_[5] ;
  wire \xCount_V_2_reg_n_3_[6] ;
  wire \xCount_V_2_reg_n_3_[7] ;
  wire \xCount_V_2_reg_n_3_[8] ;
  wire \xCount_V_2_reg_n_3_[9] ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ;
  wire \yCount_V_2[9]_i_2_n_3 ;
  wire [2:0]yCount_V_2_reg;
  wire \yCount_V_2_reg[0]_0 ;
  wire [6:0]\yCount_V_2_reg[9]_0 ;
  wire [0:0]\y_3_reg_1597_reg[0] ;
  wire \y_3_reg_1597_reg[13] ;

  LUT6 #(
    .INIT(64'hFFFF8F8800008088)) 
    \and_ln1405_reg_553[0]_i_1 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .I1(CO),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I3(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .I4(\y_3_reg_1597_reg[13] ),
        .I5(and_ln1405_reg_553),
        .O(\and_ln1405_reg_553[0]_i_1_n_3 ));
  FDRE \and_ln1405_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1405_reg_553[0]_i_1_n_3 ),
        .Q(and_ln1405_reg_553),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter1_empty_reg_122[0]_i_1 
       (.I0(ap_condition_181),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I3(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .I4(ap_phi_reg_pp0_iter1_empty_reg_122),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_122[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \ap_phi_reg_pp0_iter1_empty_reg_122[0]_i_2 
       (.I0(CO),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .I2(\y_3_reg_1597_reg[13] ),
        .O(ap_condition_181));
  FDRE \ap_phi_reg_pp0_iter1_empty_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_empty_reg_122[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter1_empty_reg_122),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_224_n_4),
        .Q(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_224_n_5),
        .Q(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(\empty_reg_122[0]_i_1_n_3 ),
        .D(grp_reg_ap_uint_10_s_fu_224_n_7),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(\empty_reg_122[0]_i_1_n_3 ),
        .D(grp_reg_ap_uint_10_s_fu_224_n_6),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmp106_reg_787[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .I1(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .O(ap_enable_reg_pp0_iter12_reg));
  FDRE \cmp57_reg_560_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\cmp57_reg_560_reg[0]_0 ),
        .Q(\cmp57_reg_560_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \cmp57_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp57_reg_560_reg[0]_1 ),
        .Q(\cmp57_reg_560_reg[0]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \conv_i_reg_584[7]_i_1 
       (.I0(\cmp57_reg_560_reg[0]_0 ),
        .O(p_0_in));
  FDRE \conv_i_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in),
        .Q(\conv_i_reg_584_reg_n_3_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \empty_reg_122[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .O(\empty_reg_122[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFAEE0A22)) 
    \empty_reg_122[0]_i_2 
       (.I0(vHatch),
        .I1(and_ln1405_reg_553),
        .I2(\icmp_ln1405_1_reg_549_reg_n_3_[0] ),
        .I3(icmp_ln1405_reg_539),
        .I4(ap_phi_reg_pp0_iter1_empty_reg_122),
        .O(empty_reg_122));
  FDRE \empty_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(\empty_reg_122[0]_i_1_n_3 ),
        .D(empty_reg_122),
        .Q(\empty_reg_122_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEFFFEFEAEAAAEA)) 
    \g_2_fu_524[0]_i_5 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ),
        .I1(\g_2_fu_524[0]_i_2 ),
        .I2(\g_2_fu_524[0]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .I4(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I5(\g_2_fu_524[0]_i_2_1 ),
        .O(ap_enable_reg_pp0_iter12_reg_0));
  LUT6 #(
    .INIT(64'h0004FFFF00040004)) 
    \g_2_fu_524[4]_i_8 
       (.I0(\g_2_fu_524[6]_i_3 ),
        .I1(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg_n_3_[7] ),
        .I2(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I3(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .I4(\g_2_fu_524[2]_i_3 ),
        .I5(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[0]),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \g_2_fu_524[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .I3(\g_2_fu_524_reg[5] ),
        .I4(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[1]),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'h0010)) 
    \g_2_fu_524[6]_i_12 
       (.I0(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .I1(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I2(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg_n_3_[7] ),
        .I3(\g_2_fu_524[6]_i_3 ),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h00001511)) 
    \g_2_fu_524[7]_i_2 
       (.I0(\g_2_fu_524[7]_i_8_n_3 ),
        .I1(\g_2_fu_524_reg[7] ),
        .I2(\g_2_fu_524_reg[7]_0 ),
        .I3(\g_2_fu_524_reg[7]_1 ),
        .I4(\g_2_fu_524_reg[7]_2 ),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4F4F44)) 
    \g_2_fu_524[7]_i_8 
       (.I0(\g_2_fu_524[2]_i_3 ),
        .I1(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[2]),
        .I2(\g_2_fu_524[6]_i_3 ),
        .I3(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .I4(\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg_n_3_[7] ),
        .I5(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .O(\g_2_fu_524[7]_i_8_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_224
       (.CO(icmp_ln1057_fu_427_p2),
        .D({grp_reg_ap_uint_10_s_fu_224_n_6,grp_reg_ap_uint_10_s_fu_224_n_7}),
        .DI(ap_phi_reg_pp0_iter2_agg_result_0_reg_1435),
        .E(ap_ce_reg),
        .Q({\xCount_V_2_reg_n_3_[9] ,\xCount_V_2_reg_n_3_[8] ,\xCount_V_2_reg_n_3_[7] ,\xCount_V_2_reg_n_3_[6] ,\xCount_V_2_reg_n_3_[5] ,\xCount_V_2_reg_n_3_[4] ,\xCount_V_2_reg_n_3_[3] ,\xCount_V_2_reg_n_3_[2] ,\xCount_V_2_reg_n_3_[1] ,\xCount_V_2_reg_n_3_[0] }),
        .SR(xCount_V_2),
        .ap_ce_reg_reg_0(E),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] (grp_reg_ap_uint_10_s_fu_224_n_4),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 (\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg_n_3_[0] ),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 (\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 (\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7] (grp_reg_ap_uint_10_s_fu_224_n_5),
        .\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg[7]_0 (\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_162_reg_n_3_[7] ),
        .\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[7] (\cmp57_reg_560_reg[0]_0 ),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9] ),
        .empty_reg_122(empty_reg_122),
        .icmp_ln1049_1_reg_594(icmp_ln1049_1_reg_594),
        .\icmp_ln1049_1_reg_594_reg[0] (\icmp_ln1405_1_reg_549_reg_n_3_[0] ),
        .\icmp_ln1049_1_reg_594_reg[0]_0 (\icmp_ln1429_reg_574_reg_n_3_[0] ),
        .\icmp_ln1049_1_reg_594_reg[0]_1 (ap_enable_reg_pp0_iter12_reg),
        .\icmp_ln1405_1_reg_549_reg[0] (xCount_V_20),
        .\icmp_ln1405_1_reg_549_reg[0]_0 (grp_reg_ap_uint_10_s_fu_224_n_21),
        .\xCount_V_2_reg[0] (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .\xCount_V_2_reg[0]_0 (\xCount_V_2_reg[0]_0 ),
        .\xCount_V_2_reg[0]_1 (ap_enable_reg_pp0_iter1_reg_0),
        .\xCount_V_2_reg[8] (ap_phi_mux_storemerge_phi_fu_137_p4));
  FDRE \icmp_ln1049_1_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_224_n_21),
        .Q(icmp_ln1049_1_reg_594),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFAE000000A2)) 
    \icmp_ln1057_reg_590[0]_i_1 
       (.I0(icmp_ln1057_fu_427_p2),
        .I1(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I3(\icmp_ln1405_1_reg_549_reg_n_3_[0] ),
        .I4(\icmp_ln1429_reg_574_reg_n_3_[0] ),
        .I5(icmp_ln1057_reg_590),
        .O(\icmp_ln1057_reg_590[0]_i_1_n_3 ));
  FDRE \icmp_ln1057_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1057_reg_590[0]_i_1_n_3 ),
        .Q(icmp_ln1057_reg_590),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln1405_1_reg_549[0]_i_1 
       (.I0(\icmp_ln1405_1_reg_549_reg[0]_0 ),
        .I1(\icmp_ln1405_1_reg_549_reg[0]_1 ),
        .I2(\icmp_ln1405_1_reg_549[0]_i_2_n_3 ),
        .I3(\icmp_ln1405_1_reg_549_reg[0]_2 ),
        .I4(\icmp_ln1405_1_reg_549_reg[0]_3 ),
        .O(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1405_1_reg_549[0]_i_2 
       (.I0(\icmp_ln1405_1_reg_549_reg[0]_4 ),
        .I1(\icmp_ln1405_1_reg_549[0]_i_3_n_3 ),
        .I2(\icmp_ln1405_1_reg_549_reg[0]_5 ),
        .I3(\icmp_ln1405_1_reg_549_reg[0]_6 ),
        .O(\icmp_ln1405_1_reg_549[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1405_1_reg_549[0]_i_3 
       (.I0(\icmp_ln1405_1_reg_549[0]_i_2_0 ),
        .I1(\icmp_ln1405_1_reg_549[0]_i_4_n_3 ),
        .I2(\icmp_ln1405_1_reg_549[0]_i_2_1 ),
        .I3(\icmp_ln1405_1_reg_549[0]_i_2_2 ),
        .O(\icmp_ln1405_1_reg_549[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1405_1_reg_549[0]_i_4 
       (.I0(\icmp_ln1405_1_reg_549[0]_i_3_0 ),
        .I1(\icmp_ln1405_1_reg_549[0]_i_3_1 ),
        .I2(\icmp_ln1405_1_reg_549[0]_i_3_2 ),
        .I3(\icmp_ln1405_1_reg_549[0]_i_3_3 ),
        .I4(\icmp_ln1405_1_reg_549[0]_i_3_4 ),
        .I5(\icmp_ln1405_1_reg_549[0]_i_3_5 ),
        .O(\icmp_ln1405_1_reg_549[0]_i_4_n_3 ));
  FDRE \icmp_ln1405_1_reg_549_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1405_1_reg_549_reg_n_3_[0] ),
        .Q(icmp_ln1405_1_reg_549_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1405_1_reg_549_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .Q(\icmp_ln1405_1_reg_549_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln1405_reg_539[0]_i_1 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(\icmp_ln1405_reg_539[0]_i_2_n_3 ),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(\y_3_reg_1597_reg[13] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1405_reg_539[0]_i_2 
       (.I0(Q[9]),
        .I1(\icmp_ln1405_reg_539[0]_i_3_n_3 ),
        .I2(Q[11]),
        .I3(Q[10]),
        .O(\icmp_ln1405_reg_539[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1405_reg_539[0]_i_3 
       (.I0(Q[6]),
        .I1(\icmp_ln1405_reg_539[0]_i_4_n_3 ),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\icmp_ln1405_reg_539[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1405_reg_539[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\icmp_ln1405_reg_539[0]_i_4_n_3 ));
  FDRE \icmp_ln1405_reg_539_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\y_3_reg_1597_reg[13] ),
        .Q(icmp_ln1405_reg_539),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBA008A)) 
    \icmp_ln1429_reg_574[0]_i_1 
       (.I0(\xCount_V_2_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .I3(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .I4(\icmp_ln1429_reg_574_reg_n_3_[0] ),
        .O(\icmp_ln1429_reg_574[0]_i_1_n_3 ));
  FDRE \icmp_ln1429_reg_574_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\icmp_ln1429_reg_574_reg_n_3_[0] ),
        .Q(icmp_ln1429_reg_574_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1429_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1429_reg_574[0]_i_1_n_3 ),
        .Q(\icmp_ln1429_reg_574_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005400)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_10 
       (.I0(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .I1(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg_n_3_[0] ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[4]_i_8_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[4]_i_8_1 ),
        .O(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000000000000B)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_12 
       (.I0(icmp_ln1057_reg_590),
        .I1(icmp_ln1049_1_reg_594),
        .I2(icmp_ln1429_reg_574_pp0_iter1_reg),
        .I3(\empty_reg_122_reg_n_3_[0] ),
        .I4(icmp_ln1405_1_reg_549_pp0_iter1_reg),
        .I5(\cmp57_reg_560_pp0_iter1_reg_reg_n_3_[0] ),
        .O(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFAE)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_13 
       (.I0(icmp_ln1405_1_reg_549_pp0_iter1_reg),
        .I1(icmp_ln1049_1_reg_594),
        .I2(icmp_ln1057_reg_590),
        .I3(\empty_reg_122_reg_n_3_[0] ),
        .I4(\cmp57_reg_560_pp0_iter1_reg_reg_n_3_[0] ),
        .I5(icmp_ln1429_reg_574_pp0_iter1_reg),
        .O(ap_phi_mux_agg_result_0_phi_fu_148_p81));
  LUT6 #(
    .INIT(64'h5400545454545454)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_8 
       (.I0(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .I1(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg_n_3_[0] ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_12_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[4]_i_8_0 ),
        .O(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA080808AA)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_20 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[5]_i_12_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[5]_i_12_1 ),
        .I3(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg_n_3_[0] ),
        .I4(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I5(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .O(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_6 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .I1(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .I2(\cmp57_reg_560_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I4(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[6]),
        .O(\cmp57_reg_560_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_20 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[6]),
        .I1(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I2(\cmp57_reg_560_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4447)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_13 
       (.I0(\conv_i_reg_584_reg_n_3_[7] ),
        .I1(ap_phi_mux_agg_result_0_phi_fu_148_p8114_out),
        .I2(ap_phi_mux_agg_result_0_phi_fu_148_p81),
        .I3(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181[7]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .O(\conv_i_reg_584_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h4002100808400210)) 
    \vHatch[0]_i_11 
       (.I0(yCount_V_2_reg[0]),
        .I1(\vHatch[0]_i_3 [1]),
        .I2(\vHatch[0]_i_3_0 ),
        .I3(\vHatch[0]_i_3 [0]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[1]),
        .O(\yCount_V_2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000202020)) 
    \vHatch[0]_i_2 
       (.I0(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg),
        .I1(CO),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .I3(\vHatch_reg[0]_0 ),
        .I4(\vHatch_reg[0]_1 ),
        .I5(\y_3_reg_1597_reg[13] ),
        .O(\vHatch[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4002100808400210)) 
    \vHatch[0]_i_20 
       (.I0(Q[0]),
        .I1(\vHatch_reg[0]_i_6 [2]),
        .I2(\vHatch_reg[0]_i_6 [0]),
        .I3(\vHatch_reg[0]_i_6 [1]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\y_3_reg_1597_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \vHatch[0]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_3 ),
        .I2(\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0]_4 ),
        .O(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg));
  FDSE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(1'b0),
        .Q(vHatch),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_2[7]_i_2 
       (.I0(icmp_ln1057_fu_427_p2),
        .O(ap_phi_reg_pp0_iter2_agg_result_0_reg_1435));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[0]),
        .Q(\xCount_V_2_reg_n_3_[0] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[1]),
        .Q(\xCount_V_2_reg_n_3_[1] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[2]),
        .Q(\xCount_V_2_reg_n_3_[2] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[3]),
        .Q(\xCount_V_2_reg_n_3_[3] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[4]),
        .Q(\xCount_V_2_reg_n_3_[4] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[5]),
        .Q(\xCount_V_2_reg_n_3_[5] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[6]),
        .Q(\xCount_V_2_reg_n_3_[6] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[7]),
        .Q(\xCount_V_2_reg_n_3_[7] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[8]),
        .Q(\xCount_V_2_reg_n_3_[8] ),
        .R(xCount_V_2));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(xCount_V_20),
        .D(ap_phi_mux_storemerge_phi_fu_137_p4[9]),
        .Q(\xCount_V_2_reg_n_3_[9] ),
        .R(xCount_V_2));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[0]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .O(add_ln870_fu_326_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[1]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .I1(yCount_V_2_reg[1]),
        .O(add_ln870_fu_326_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_2[2]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .I1(yCount_V_2_reg[1]),
        .I2(yCount_V_2_reg[2]),
        .O(add_ln870_fu_326_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_2[3]_i_1 
       (.I0(yCount_V_2_reg[1]),
        .I1(yCount_V_2_reg[0]),
        .I2(yCount_V_2_reg[2]),
        .I3(\yCount_V_2_reg[9]_0 [0]),
        .O(add_ln870_fu_326_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_2[4]_i_1 
       (.I0(yCount_V_2_reg[2]),
        .I1(yCount_V_2_reg[0]),
        .I2(yCount_V_2_reg[1]),
        .I3(\yCount_V_2_reg[9]_0 [0]),
        .I4(\yCount_V_2_reg[9]_0 [1]),
        .O(add_ln870_fu_326_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V_2[5]_i_1 
       (.I0(\yCount_V_2_reg[9]_0 [0]),
        .I1(yCount_V_2_reg[1]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[2]),
        .I4(\yCount_V_2_reg[9]_0 [1]),
        .I5(\yCount_V_2_reg[9]_0 [2]),
        .O(add_ln870_fu_326_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[6]_i_1 
       (.I0(\yCount_V_2[9]_i_2_n_3 ),
        .I1(\yCount_V_2_reg[9]_0 [3]),
        .O(add_ln870_fu_326_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_2[7]_i_1 
       (.I0(\yCount_V_2[9]_i_2_n_3 ),
        .I1(\yCount_V_2_reg[9]_0 [3]),
        .I2(\yCount_V_2_reg[9]_0 [4]),
        .O(add_ln870_fu_326_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_2[8]_i_1 
       (.I0(\yCount_V_2_reg[9]_0 [3]),
        .I1(\yCount_V_2[9]_i_2_n_3 ),
        .I2(\yCount_V_2_reg[9]_0 [4]),
        .I3(\yCount_V_2_reg[9]_0 [5]),
        .O(add_ln870_fu_326_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_2[9]_i_1 
       (.I0(\yCount_V_2_reg[9]_0 [4]),
        .I1(\yCount_V_2[9]_i_2_n_3 ),
        .I2(\yCount_V_2_reg[9]_0 [3]),
        .I3(\yCount_V_2_reg[9]_0 [5]),
        .I4(\yCount_V_2_reg[9]_0 [6]),
        .O(add_ln870_fu_326_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_2[9]_i_2 
       (.I0(\yCount_V_2_reg[9]_0 [2]),
        .I1(\yCount_V_2_reg[9]_0 [0]),
        .I2(yCount_V_2_reg[1]),
        .I3(yCount_V_2_reg[0]),
        .I4(yCount_V_2_reg[2]),
        .I5(\yCount_V_2_reg[9]_0 [1]),
        .O(\yCount_V_2[9]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[0]),
        .Q(yCount_V_2_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[1]),
        .Q(yCount_V_2_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[2]),
        .Q(yCount_V_2_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[3]),
        .Q(\yCount_V_2_reg[9]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[4]),
        .Q(\yCount_V_2_reg[9]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[5]),
        .Q(\yCount_V_2_reg[9]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[6]),
        .Q(\yCount_V_2_reg[9]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[7]),
        .Q(\yCount_V_2_reg[9]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[8]),
        .Q(\yCount_V_2_reg[9]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_3 ),
        .D(add_ln870_fu_326_p2[9]),
        .Q(\yCount_V_2_reg[9]_0 [6]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1
   (\q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    E,
    \q0_reg[7]_3 ,
    ap_clk,
    \g_2_fu_524_reg[4] ,
    \g_2_fu_524_reg[4]_0 ,
    \g_2_fu_524_reg[4]_1 ,
    \g_2_fu_524_reg[4]_2 ,
    \g_2_fu_524_reg[4]_3 ,
    \g_2_fu_524[5]_i_6 ,
    q0,
    \g_2_fu_524[5]_i_6_0 ,
    \g_2_fu_524[5]_i_6_1 ,
    \g_2_fu_524[5]_i_6_2 );
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  input [0:0]E;
  input \q0_reg[7]_3 ;
  input ap_clk;
  input \g_2_fu_524_reg[4] ;
  input \g_2_fu_524_reg[4]_0 ;
  input \g_2_fu_524_reg[4]_1 ;
  input \g_2_fu_524_reg[4]_2 ;
  input \g_2_fu_524_reg[4]_3 ;
  input \g_2_fu_524[5]_i_6 ;
  input [0:0]q0;
  input \g_2_fu_524[5]_i_6_0 ;
  input \g_2_fu_524[5]_i_6_1 ;
  input \g_2_fu_524[5]_i_6_2 ;

  wire [0:0]E;
  wire ap_clk;
  wire \g_2_fu_524[5]_i_6 ;
  wire \g_2_fu_524[5]_i_6_0 ;
  wire \g_2_fu_524[5]_i_6_1 ;
  wire \g_2_fu_524[5]_i_6_2 ;
  wire \g_2_fu_524_reg[4] ;
  wire \g_2_fu_524_reg[4]_0 ;
  wire \g_2_fu_524_reg[4]_1 ;
  wire \g_2_fu_524_reg[4]_2 ;
  wire \g_2_fu_524_reg[4]_3 ;
  wire [0:0]q0;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;

  LUT6 #(
    .INIT(64'hFF300000FF30AA20)) 
    \g_2_fu_524[4]_i_3 
       (.I0(\q0_reg[7]_0 ),
        .I1(\g_2_fu_524_reg[4] ),
        .I2(\g_2_fu_524_reg[4]_0 ),
        .I3(\g_2_fu_524_reg[4]_1 ),
        .I4(\g_2_fu_524_reg[4]_2 ),
        .I5(\g_2_fu_524_reg[4]_3 ),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h00000DDD0DDD0DDD)) 
    \g_2_fu_524[5]_i_13 
       (.I0(\q0_reg[7]_0 ),
        .I1(\g_2_fu_524[5]_i_6 ),
        .I2(q0),
        .I3(\g_2_fu_524[5]_i_6_0 ),
        .I4(\g_2_fu_524[5]_i_6_1 ),
        .I5(\g_2_fu_524[5]_i_6_2 ),
        .O(\q0_reg[7]_2 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_3 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare
   (\cmp106_reg_787_reg[0]_0 ,
    \empty_65_reg_808_reg[0]_0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ,
    \g_reg_3619_pp0_iter10_reg_reg[3]__0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_2 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_3 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_4 ,
    ap_enable_reg_pp0_iter11_reg,
    ap_enable_reg_pp0_iter11_reg_0,
    ap_enable_reg_pp0_iter11_reg_1,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ,
    \rampVal_2_loc_1_fu_480_reg[5] ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ,
    \rampVal_2_loc_1_fu_480_reg[2] ,
    \or_ln1594_reg_1667_reg[0] ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_5 ,
    D,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ,
    E,
    and_ln1759_fu_509_p2,
    ap_clk,
    sel_tmp2_fu_527_p2,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    \cmp106_reg_787_reg[0]_1 ,
    \empty_65_reg_808_reg[0]_1 ,
    \vBarSel_1_reg[0]_0 ,
    \vBarSel_1_reg[0]_1 ,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0[2]_i_4 ,
    \q0[2]_i_4_0 ,
    \q0[2]_i_4_1 ,
    \q0[2]_i_4_2 ,
    \q0[2]_i_7 ,
    \q0[2]_i_7_0 ,
    \q0[2]_i_7_1 ,
    \q0[2]_i_7_2 ,
    \q0[2]_i_4_3 ,
    \q0[2]_i_4_4 ,
    \q0[2]_i_4_5 ,
    \q0[2]_i_4_6 ,
    \cmp41_reg_780_reg[0]_0 ,
    \cmp41_reg_780_reg[0]_1 ,
    \g_2_fu_524[3]_i_8 ,
    \g_2_fu_524[7]_i_10 ,
    \g_2_fu_524[5]_i_3 ,
    \g_2_fu_524[1]_i_6 ,
    \g_2_fu_524[7]_i_10_0 ,
    \g_2_fu_524[2]_i_9 ,
    \g_2_fu_524_reg[3] ,
    \g_2_fu_524_reg[3]_0 ,
    \g_2_fu_524_reg[3]_1 ,
    \g_2_fu_524_reg[3]_2 ,
    \g_2_fu_524_reg[3]_3 ,
    \g_2_fu_524[3]_i_2 ,
    \g_2_fu_524[3]_i_2_0 ,
    \g_2_fu_524[3]_i_2_1 ,
    \g_2_fu_524[3]_i_2_2 ,
    \g_2_fu_524[4]_i_7 ,
    \g_2_fu_524[5]_i_3_0 ,
    \g_2_fu_524[6]_i_4 ,
    \g_2_fu_524[7]_i_10_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ,
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_16 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ,
    \g_2_fu_524[0]_i_6 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ,
    rSerie_V,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 );
  output \cmp106_reg_787_reg[0]_0 ;
  output \empty_65_reg_808_reg[0]_0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  output \g_reg_3619_pp0_iter10_reg_reg[3]__0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_2 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_3 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_4 ;
  output ap_enable_reg_pp0_iter11_reg;
  output ap_enable_reg_pp0_iter11_reg_0;
  output ap_enable_reg_pp0_iter11_reg_1;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  output \q0_reg[6] ;
  output \q0_reg[7] ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  output \rampVal_2_loc_1_fu_480_reg[5] ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  output \rampVal_2_loc_1_fu_480_reg[2] ;
  output \or_ln1594_reg_1667_reg[0] ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_5 ;
  output [0:0]D;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  input [0:0]E;
  input and_ln1759_fu_509_p2;
  input ap_clk;
  input sel_tmp2_fu_527_p2;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \cmp106_reg_787_reg[0]_1 ;
  input \empty_65_reg_808_reg[0]_1 ;
  input \vBarSel_1_reg[0]_0 ;
  input \vBarSel_1_reg[0]_1 ;
  input [13:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input \q0_reg[1] ;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0[2]_i_4 ;
  input \q0[2]_i_4_0 ;
  input \q0[2]_i_4_1 ;
  input \q0[2]_i_4_2 ;
  input \q0[2]_i_7 ;
  input \q0[2]_i_7_0 ;
  input \q0[2]_i_7_1 ;
  input \q0[2]_i_7_2 ;
  input \q0[2]_i_4_3 ;
  input \q0[2]_i_4_4 ;
  input \q0[2]_i_4_5 ;
  input \q0[2]_i_4_6 ;
  input [1:0]\cmp41_reg_780_reg[0]_0 ;
  input \cmp41_reg_780_reg[0]_1 ;
  input \g_2_fu_524[3]_i_8 ;
  input \g_2_fu_524[7]_i_10 ;
  input \g_2_fu_524[5]_i_3 ;
  input \g_2_fu_524[1]_i_6 ;
  input \g_2_fu_524[7]_i_10_0 ;
  input \g_2_fu_524[2]_i_9 ;
  input \g_2_fu_524_reg[3] ;
  input \g_2_fu_524_reg[3]_0 ;
  input \g_2_fu_524_reg[3]_1 ;
  input \g_2_fu_524_reg[3]_2 ;
  input \g_2_fu_524_reg[3]_3 ;
  input \g_2_fu_524[3]_i_2 ;
  input \g_2_fu_524[3]_i_2_0 ;
  input \g_2_fu_524[3]_i_2_1 ;
  input \g_2_fu_524[3]_i_2_2 ;
  input \g_2_fu_524[4]_i_7 ;
  input \g_2_fu_524[5]_i_3_0 ;
  input \g_2_fu_524[6]_i_4 ;
  input \g_2_fu_524[7]_i_10_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [7:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ;
  input \g_2_fu_524[0]_i_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  input [1:0]rSerie_V;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 ;

  wire [0:0]D;
  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_18;
  wire DPtpgBarArray_U_n_19;
  wire DPtpgBarArray_U_n_20;
  wire DPtpgBarArray_U_n_21;
  wire DPtpgBarArray_U_n_22;
  wire DPtpgBarArray_U_n_23;
  wire DPtpgBarArray_U_n_24;
  wire DPtpgBarArray_U_n_25;
  wire DPtpgBarArray_U_n_26;
  wire DPtpgBarArray_U_n_27;
  wire DPtpgBarArray_U_n_28;
  wire DPtpgBarArray_U_n_29;
  wire DPtpgBarArray_U_n_3;
  wire DPtpgBarArray_U_n_30;
  wire DPtpgBarArray_U_n_31;
  wire DPtpgBarArray_U_n_32;
  wire DPtpgBarArray_U_n_33;
  wire DPtpgBarArray_U_n_34;
  wire DPtpgBarArray_U_n_35;
  wire DPtpgBarArray_U_n_36;
  wire DPtpgBarArray_U_n_7;
  wire DPtpgBarArray_U_n_8;
  wire DPtpgBarArray_U_n_9;
  wire [2:0]DPtpgBarArray_q0;
  wire DPtpgBarSelRgb_CEA_b_U_n_3;
  wire DPtpgBarSelRgb_CEA_g_U_n_3;
  wire DPtpgBarSelRgb_CEA_r_U_n_3;
  wire DPtpgBarSelRgb_VESA_b_U_n_3;
  wire DPtpgBarSelRgb_VESA_r_U_n_3;
  wire DPtpgBarSelRgb_VESA_r_U_n_6;
  wire DPtpgBarSelYuv_601_u_U_n_3;
  wire DPtpgBarSelYuv_601_u_U_n_7;
  wire DPtpgBarSelYuv_601_v_U_n_3;
  wire DPtpgBarSelYuv_601_v_U_n_4;
  wire DPtpgBarSelYuv_601_v_U_n_7;
  wire DPtpgBarSelYuv_601_v_U_n_8;
  wire DPtpgBarSelYuv_601_y_U_n_4;
  wire DPtpgBarSelYuv_709_u_U_n_3;
  wire DPtpgBarSelYuv_709_u_U_n_4;
  wire DPtpgBarSelYuv_709_u_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_12;
  wire DPtpgBarSelYuv_709_v_U_n_13;
  wire DPtpgBarSelYuv_709_v_U_n_3;
  wire DPtpgBarSelYuv_709_v_U_n_4;
  wire DPtpgBarSelYuv_709_v_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_8;
  wire DPtpgBarSelYuv_709_v_U_n_9;
  wire DPtpgBarSelYuv_709_y_U_n_12;
  wire DPtpgBarSelYuv_709_y_U_n_13;
  wire DPtpgBarSelYuv_709_y_U_n_14;
  wire DPtpgBarSelYuv_709_y_U_n_15;
  wire DPtpgBarSelYuv_709_y_U_n_16;
  wire DPtpgBarSelYuv_709_y_U_n_3;
  wire DPtpgBarSelYuv_709_y_U_n_4;
  wire [0:0]E;
  wire [13:0]Q;
  wire [2:0]add_ln1733_fu_437_p2;
  wire [5:0]add_ln870_fu_370_p2;
  wire and_ln1759_fu_509_p2;
  wire and_ln1759_reg_801;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter11_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n_inv;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire \cmp106_reg_787_reg[0]_0 ;
  wire \cmp106_reg_787_reg[0]_1 ;
  wire \cmp41_reg_780[0]_i_1_n_3 ;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire [1:0]\cmp41_reg_780_reg[0]_0 ;
  wire \cmp41_reg_780_reg[0]_1 ;
  wire \cmp41_reg_780_reg_n_3_[0] ;
  wire empty_65_reg_808_pp0_iter1_reg;
  wire \empty_65_reg_808_reg[0]_0 ;
  wire \empty_65_reg_808_reg[0]_1 ;
  wire \g_2_fu_524[0]_i_6 ;
  wire \g_2_fu_524[1]_i_6 ;
  wire \g_2_fu_524[2]_i_9 ;
  wire \g_2_fu_524[3]_i_2 ;
  wire \g_2_fu_524[3]_i_2_0 ;
  wire \g_2_fu_524[3]_i_2_1 ;
  wire \g_2_fu_524[3]_i_2_2 ;
  wire \g_2_fu_524[3]_i_8 ;
  wire \g_2_fu_524[4]_i_7 ;
  wire \g_2_fu_524[5]_i_3 ;
  wire \g_2_fu_524[5]_i_3_0 ;
  wire \g_2_fu_524[6]_i_33_n_3 ;
  wire \g_2_fu_524[6]_i_34_n_3 ;
  wire \g_2_fu_524[6]_i_35_n_3 ;
  wire \g_2_fu_524[6]_i_37_n_3 ;
  wire \g_2_fu_524[6]_i_4 ;
  wire \g_2_fu_524[7]_i_10 ;
  wire \g_2_fu_524[7]_i_10_0 ;
  wire \g_2_fu_524[7]_i_10_1 ;
  wire \g_2_fu_524_reg[3] ;
  wire \g_2_fu_524_reg[3]_0 ;
  wire \g_2_fu_524_reg[3]_1 ;
  wire \g_2_fu_524_reg[3]_2 ;
  wire \g_2_fu_524_reg[3]_3 ;
  wire \g_reg_3619_pp0_iter10_reg_reg[3]__0 ;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_1155_ap_return_1;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_1155_ap_return_2;
  wire hBarSel_1;
  wire \hBarSel_1_reg_n_3_[0] ;
  wire \hBarSel_1_reg_n_3_[1] ;
  wire \hBarSel_1_reg_n_3_[2] ;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  wire \or_ln1594_reg_1667_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  wire [7:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_14_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_12_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ;
  wire [8:0]p_1_in;
  wire p_1_in14_out;
  wire p_1_in2_in;
  wire p_2_in15_out;
  wire p_4_in;
  wire \q0[2]_i_4 ;
  wire \q0[2]_i_4_0 ;
  wire \q0[2]_i_4_1 ;
  wire \q0[2]_i_4_2 ;
  wire \q0[2]_i_4_3 ;
  wire \q0[2]_i_4_4 ;
  wire \q0[2]_i_4_5 ;
  wire \q0[2]_i_4_6 ;
  wire \q0[2]_i_7 ;
  wire \q0[2]_i_7_0 ;
  wire \q0[2]_i_7_1 ;
  wire \q0[2]_i_7_2 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire [1:0]rSerie_V;
  wire \rampVal_2_loc_1_fu_480_reg[2] ;
  wire \rampVal_2_loc_1_fu_480_reg[5] ;
  wire sel_tmp2_fu_527_p2;
  wire sel_tmp2_reg_815;
  wire sel_tmp2_reg_815_pp0_iter1_reg;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_2 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_3 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_4 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_5 ;
  wire vBarSel_1;
  wire \vBarSel_1[0]_i_1_n_3 ;
  wire \vBarSel_1[0]_i_2_n_3 ;
  wire \vBarSel_1_reg[0]_0 ;
  wire \vBarSel_1_reg[0]_1 ;
  wire [9:0]xCount_V_1;
  wire \xCount_V_1_reg_n_3_[0] ;
  wire \xCount_V_1_reg_n_3_[1] ;
  wire \xCount_V_1_reg_n_3_[2] ;
  wire \xCount_V_1_reg_n_3_[3] ;
  wire \xCount_V_1_reg_n_3_[4] ;
  wire \xCount_V_1_reg_n_3_[5] ;
  wire \xCount_V_1_reg_n_3_[6] ;
  wire \xCount_V_1_reg_n_3_[7] ;
  wire \xCount_V_1_reg_n_3_[8] ;
  wire yCount_V_1;
  wire yCount_V_10;
  wire \yCount_V_1[5]_i_5_n_3 ;
  wire [5:0]yCount_V_1_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray DPtpgBarArray_U
       (.D({DPtpgBarArray_U_n_15,DPtpgBarArray_U_n_16}),
        .E(DPtpgBarArray_U_n_25),
        .Q(DPtpgBarArray_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter12_reg(DPtpgBarArray_U_n_26),
        .ap_enable_reg_pp0_iter12_reg_0(DPtpgBarArray_U_n_27),
        .\q0[2]_i_4_0 (\q0[2]_i_4 ),
        .\q0[2]_i_4_1 (\q0[2]_i_4_0 ),
        .\q0[2]_i_4_2 (\q0[2]_i_4_1 ),
        .\q0[2]_i_4_3 (\q0[2]_i_4_2 ),
        .\q0[2]_i_4_4 (\q0[2]_i_4_3 ),
        .\q0[2]_i_4_5 (\q0[2]_i_4_4 ),
        .\q0[2]_i_4_6 (\q0[2]_i_4_5 ),
        .\q0[2]_i_4_7 (\q0[2]_i_4_6 ),
        .\q0[2]_i_7_0 (\q0[2]_i_7 ),
        .\q0[2]_i_7_1 (\q0[2]_i_7_0 ),
        .\q0[2]_i_7_2 (\q0[2]_i_7_1 ),
        .\q0[2]_i_7_3 (\q0[2]_i_7_2 ),
        .\q0_reg[0]_0 (DPtpgBarArray_U_n_7),
        .\q0_reg[0]_1 (DPtpgBarArray_U_n_14),
        .\q0_reg[0]_2 (DPtpgBarArray_U_n_19),
        .\q0_reg[0]_3 (DPtpgBarArray_U_n_22),
        .\q0_reg[0]_4 ({DPtpgBarArray_U_n_28,DPtpgBarArray_U_n_29,DPtpgBarArray_U_n_30,DPtpgBarArray_U_n_31,DPtpgBarArray_U_n_32}),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_13),
        .\q0_reg[1]_10 (\q0_reg[1]_2 ),
        .\q0_reg[1]_11 ({\xCount_V_1_reg_n_3_[8] ,\xCount_V_1_reg_n_3_[7] ,\xCount_V_1_reg_n_3_[6] ,\xCount_V_1_reg_n_3_[5] ,\xCount_V_1_reg_n_3_[4] ,\xCount_V_1_reg_n_3_[3] ,\xCount_V_1_reg_n_3_[2] ,\xCount_V_1_reg_n_3_[1] ,\xCount_V_1_reg_n_3_[0] }),
        .\q0_reg[1]_2 (DPtpgBarArray_U_n_17),
        .\q0_reg[1]_3 (DPtpgBarArray_U_n_18),
        .\q0_reg[1]_4 (DPtpgBarArray_U_n_20),
        .\q0_reg[1]_5 (DPtpgBarArray_U_n_21),
        .\q0_reg[1]_6 ({DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24}),
        .\q0_reg[1]_7 (\q0_reg[1] ),
        .\q0_reg[1]_8 (\q0_reg[1]_0 ),
        .\q0_reg[1]_9 (\q0_reg[1]_1 ),
        .\q0_reg[2]_0 (DPtpgBarArray_U_n_33),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_34),
        .\q0_reg[2]_2 ({DPtpgBarArray_U_n_35,DPtpgBarArray_U_n_36}),
        .\q0_reg[2]_3 ({\hBarSel_1_reg_n_3_[2] ,\hBarSel_1_reg_n_3_[1] ,\hBarSel_1_reg_n_3_[0] }),
        .\q0_reg[2]_4 (yCount_V_1_reg),
        .\q0_reg[2]_5 (ap_enable_reg_pp0_iter1_reg_0),
        .\q0_reg[2]_6 (\q0_reg[0]_0 ),
        .\q0_reg[2]_7 (\q0_reg[0] ),
        .vBarSel_1(vBarSel_1),
        .\vBarSel_1_reg[0] (\vBarSel_1_reg[0]_1 ),
        .\xCount_V_1_reg[5] (DPtpgBarArray_U_n_11),
        .\xCount_V_1_reg[6] (DPtpgBarArray_U_n_9),
        .\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 (DPtpgBarArray_U_n_8),
        .\yCount_V_1[5]_i_6_0 (Q),
        .\yCount_V_1_reg[2] (DPtpgBarArray_U_n_12),
        .\y_3_reg_1597_reg[0] (DPtpgBarArray_U_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b DPtpgBarSelRgb_CEA_b_U
       (.E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarArray_q0[0]),
        .ap_clk(ap_clk),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .empty_65_reg_808_pp0_iter1_reg(empty_65_reg_808_pp0_iter1_reg),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_1 (DPtpgBarSelYuv_709_y_U_n_15),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_2 (DPtpgBarSelRgb_VESA_r_U_n_3),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_13_0 (DPtpgBarSelRgb_CEA_r_U_n_3),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_2 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [4]),
        .p_4_in(p_4_in),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .sel_tmp2_reg_815_pp0_iter1_reg(sel_tmp2_reg_815_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g DPtpgBarSelRgb_CEA_g_U
       (.E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarArray_q0[2]),
        .ap_clk(ap_clk),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_g_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r DPtpgBarSelRgb_CEA_r_U
       (.E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarArray_q0[1]),
        .ap_clk(ap_clk),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_r_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_18 DPtpgBarSelRgb_VESA_b_U
       (.E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarSelYuv_709_v_U_n_8),
        .and_ln1759_reg_801_pp0_iter1_reg(and_ln1759_reg_801_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11_reg),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .empty_65_reg_808_pp0_iter1_reg(empty_65_reg_808_pp0_iter1_reg),
        .grp_tpgPatternDPColorSquare_fu_1155_ap_return_2(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ),
        .\or_ln1594_reg_1667_reg[0] (\or_ln1594_reg_1667_reg[0] ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_12_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_2 (DPtpgBarSelRgb_VESA_r_U_n_6),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_3 (DPtpgBarSelYuv_709_y_U_n_14),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [5:4]),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_1 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_2 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_3 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[1]_i_2_0 (DPtpgBarSelYuv_709_v_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528[1]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[4]_i_5_0 (\outpix_0_2_0_0_0_load376_fu_528[4]_i_14_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[4]_i_5_1 (DPtpgBarSelYuv_601_v_U_n_8),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 (DPtpgBarSelYuv_709_v_U_n_4),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1] (\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ),
        .\q0_reg[1]_0 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_14),
        .\q0_reg[6] (\q0_reg[6] ),
        .\rampVal_2_loc_1_fu_480_reg[5] (\rampVal_2_loc_1_fu_480_reg[5] ),
        .sel_tmp2_reg_815_pp0_iter1_reg(sel_tmp2_reg_815_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_19 DPtpgBarSelRgb_VESA_r_U
       (.D(D),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarSelYuv_601_y_U_n_4),
        .and_ln1759_reg_801_pp0_iter1_reg(and_ln1759_reg_801_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .empty_65_reg_808_pp0_iter1_reg(empty_65_reg_808_pp0_iter1_reg),
        .\empty_65_reg_808_pp0_iter1_reg_reg[0] (DPtpgBarSelRgb_VESA_r_U_n_6),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520[1]_i_6 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_1 ({\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [7],\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [1]}),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_2 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_22_0 (DPtpgBarSelYuv_709_y_U_n_3),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_1 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_2 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7] (\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 ),
        .p_1_in14_out(p_1_in14_out),
        .p_1_in2_in(p_1_in2_in),
        .p_4_in(p_4_in),
        .\q0_reg[1]_0 (DPtpgBarSelRgb_VESA_r_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_13),
        .rSerie_V(rSerie_V),
        .sel_tmp2_reg_815_pp0_iter1_reg(sel_tmp2_reg_815_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u DPtpgBarSelYuv_601_u_U
       (.D({DPtpgBarArray_U_n_15,DPtpgBarArray_U_n_16}),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarSelYuv_601_u_U_n_7),
        .and_ln1759_reg_801_pp0_iter1_reg(and_ln1759_reg_801_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .\g_2_fu_524[3]_i_2_0 (\g_2_fu_524[3]_i_2 ),
        .\g_2_fu_524[3]_i_2_1 (\g_2_fu_524[3]_i_2_0 ),
        .\g_2_fu_524[3]_i_2_2 (\g_2_fu_524[3]_i_2_1 ),
        .\g_2_fu_524[3]_i_2_3 (\g_2_fu_524[3]_i_2_2 ),
        .\g_2_fu_524[3]_i_8_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\g_2_fu_524[3]_i_8_1 (DPtpgBarSelYuv_709_y_U_n_12),
        .\g_2_fu_524[3]_i_8_2 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[5]_i_10_0 (\g_2_fu_524[6]_i_34_n_3 ),
        .\g_2_fu_524[5]_i_10_1 (\g_2_fu_524[6]_i_33_n_3 ),
        .\g_2_fu_524[5]_i_10_2 (DPtpgBarSelYuv_709_v_U_n_12),
        .\g_2_fu_524[5]_i_10_3 (DPtpgBarSelYuv_601_v_U_n_3),
        .\g_2_fu_524[5]_i_3 (\g_2_fu_524[5]_i_3 ),
        .\g_2_fu_524[5]_i_3_0 (\g_2_fu_524[5]_i_3_0 ),
        .\g_2_fu_524[7]_i_10 (\g_2_fu_524[7]_i_10_0 ),
        .\g_2_fu_524[7]_i_10_0 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[7]_i_10_1 (\g_2_fu_524[7]_i_10_1 ),
        .\g_2_fu_524[7]_i_24_0 (grp_tpgPatternDPColorSquare_fu_1155_ap_return_1),
        .\g_2_fu_524[7]_i_24_1 (\g_2_fu_524[6]_i_37_n_3 ),
        .\g_2_fu_524[7]_i_24_2 (\g_2_fu_524[6]_i_35_n_3 ),
        .\g_2_fu_524[7]_i_30_0 (DPtpgBarSelYuv_709_v_U_n_5),
        .\g_2_fu_524_reg[3] (\g_2_fu_524_reg[3] ),
        .\g_2_fu_524_reg[3]_0 (\g_2_fu_524_reg[3]_0 ),
        .\g_2_fu_524_reg[3]_1 (\g_2_fu_524_reg[3]_1 ),
        .\g_2_fu_524_reg[3]_2 (\g_2_fu_524_reg[3]_2 ),
        .\g_2_fu_524_reg[3]_3 (\g_2_fu_524_reg[3]_3 ),
        .\g_reg_3619_pp0_iter10_reg_reg[3]__0 (\g_reg_3619_pp0_iter10_reg_reg[3]__0 ),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_u_U_n_3),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_27),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_13),
        .\q0_reg[7]_0 (DPtpgBarArray_U_n_26),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_33),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_2 ),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v DPtpgBarSelYuv_601_v_U
       (.E(DPtpgBarSelYuv_709_y_U_n_4),
        .and_ln1759_reg_801_pp0_iter1_reg(and_ln1759_reg_801_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11_reg_0),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .\g_2_fu_524[2]_i_13_0 (\g_2_fu_524[6]_i_35_n_3 ),
        .\g_2_fu_524[2]_i_13_1 (DPtpgBarSelYuv_709_y_U_n_13),
        .\g_2_fu_524[2]_i_13_2 (DPtpgBarSelYuv_601_u_U_n_3),
        .\g_2_fu_524[2]_i_13_3 (\g_2_fu_524[6]_i_37_n_3 ),
        .\g_2_fu_524[2]_i_13_4 (DPtpgBarSelYuv_709_u_U_n_5),
        .\g_2_fu_524[2]_i_9 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[2]_i_9_0 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[2]_i_9_1 (\g_2_fu_524[5]_i_3 ),
        .\g_2_fu_524[2]_i_9_2 (\g_2_fu_524[2]_i_9 ),
        .\g_2_fu_524[2]_i_9_3 (\g_2_fu_524[7]_i_10_0 ),
        .\g_2_fu_524[4]_i_18 (DPtpgBarSelRgb_CEA_g_U_n_3),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_1 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [2]),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_2 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_3 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_1 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_12_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_2 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_3 (\outpix_0_2_0_0_0_load376_fu_528[4]_i_14_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_4 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[4]_i_13 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2] (\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[2] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_27),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_14),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_601_v_U_n_7),
        .\q0_reg[4]_1 (DPtpgBarSelYuv_601_v_U_n_8),
        .\q0_reg[4]_2 (DPtpgBarArray_U_n_3),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\q0_reg[5]_1 (DPtpgBarArray_U_n_19),
        .sel_tmp2_reg_815_pp0_iter1_reg(sel_tmp2_reg_815_pp0_iter1_reg),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y DPtpgBarSelYuv_601_y_U
       (.D({DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24}),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarSelYuv_709_y_U_n_16),
        .ap_clk(ap_clk),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_2 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_1 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [0]),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_2 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_1 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_12_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_2 (DPtpgBarSelRgb_VESA_r_U_n_6),
        .\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_3 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ),
        .\q0_reg[1]_0 (DPtpgBarSelYuv_601_y_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u DPtpgBarSelYuv_709_u_U
       (.E(DPtpgBarSelYuv_709_y_U_n_4),
        .and_ln1759_reg_801_pp0_iter1_reg(and_ln1759_reg_801_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .\g_2_fu_524[2]_i_14 (DPtpgBarSelYuv_601_v_U_n_4),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_709_u_U_n_4),
        .\q0_reg[3]_1 (DPtpgBarSelYuv_709_u_U_n_5),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_21),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_709_u_U_n_3),
        .\q0_reg[4]_1 (DPtpgBarArray_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v DPtpgBarSelYuv_709_v_U
       (.D({DPtpgBarArray_U_n_35,DPtpgBarArray_U_n_36}),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q({DPtpgBarSelYuv_709_v_U_n_8,DPtpgBarSelYuv_709_v_U_n_9}),
        .and_ln1759_reg_801_pp0_iter1_reg(and_ln1759_reg_801_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11_reg_1),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .\g_2_fu_524[4]_i_18 (DPtpgBarSelYuv_601_u_U_n_7),
        .\g_2_fu_524[5]_i_16 (grp_tpgPatternDPColorSquare_fu_1155_ap_return_1),
        .\g_2_fu_524[6]_i_16_0 (\g_2_fu_524[6]_i_33_n_3 ),
        .\g_2_fu_524[6]_i_16_1 (\g_2_fu_524[6]_i_34_n_3 ),
        .\g_2_fu_524[6]_i_16_2 (\g_2_fu_524[6]_i_35_n_3 ),
        .\g_2_fu_524[6]_i_16_3 (\g_2_fu_524[6]_i_37_n_3 ),
        .\g_2_fu_524[6]_i_4 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[6]_i_4_0 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[6]_i_4_1 (\g_2_fu_524[5]_i_3 ),
        .\g_2_fu_524[6]_i_4_2 (\g_2_fu_524[6]_i_4 ),
        .\g_2_fu_524[6]_i_4_3 (\g_2_fu_524[7]_i_10_0 ),
        .grp_tpgPatternDPColorSquare_fu_1155_ap_return_2(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_5_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_0 ({\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [5],\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [3]}),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_2 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_5_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_9 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_1 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_12_n_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3] (\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ),
        .\q0_reg[1]_0 (DPtpgBarSelYuv_709_v_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_22),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_709_v_U_n_13),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_709_v_U_n_4),
        .\q0_reg[6]_1 (DPtpgBarSelYuv_709_v_U_n_12),
        .\q0_reg[6]_2 (DPtpgBarArray_U_n_27),
        .\q0_reg[6]_3 (DPtpgBarArray_U_n_18),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_v_U_n_5),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .\q0_reg[7]_2 (DPtpgBarArray_U_n_17),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y DPtpgBarSelYuv_709_y_U
       (.D({DPtpgBarArray_U_n_28,DPtpgBarArray_U_n_29,DPtpgBarArray_U_n_30,DPtpgBarArray_U_n_31,DPtpgBarArray_U_n_32}),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q(DPtpgBarSelYuv_709_v_U_n_9),
        .and_ln1759_reg_801_pp0_iter1_reg(and_ln1759_reg_801_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .cmp106_reg_787_pp0_iter1_reg(cmp106_reg_787_pp0_iter1_reg),
        .cmp41_reg_780_pp0_iter1_reg(cmp41_reg_780_pp0_iter1_reg),
        .empty_65_reg_808_pp0_iter1_reg(empty_65_reg_808_pp0_iter1_reg),
        .\empty_65_reg_808_pp0_iter1_reg_reg[0] (grp_tpgPatternDPColorSquare_fu_1155_ap_return_1),
        .\g_2_fu_524[0]_i_6 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[0]_i_6_0 (\g_2_fu_524[7]_i_10_0 ),
        .\g_2_fu_524[0]_i_6_1 (\g_2_fu_524[0]_i_6 ),
        .\g_2_fu_524[1]_i_16_0 (DPtpgBarSelYuv_709_v_U_n_3),
        .\g_2_fu_524[1]_i_6 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[1]_i_6_0 (\g_2_fu_524[5]_i_3 ),
        .\g_2_fu_524[1]_i_6_1 (\g_2_fu_524[1]_i_6 ),
        .\g_2_fu_524[3]_i_18 (\g_2_fu_524[6]_i_35_n_3 ),
        .\g_2_fu_524[3]_i_18_0 (\g_2_fu_524[6]_i_37_n_3 ),
        .\g_2_fu_524[3]_i_18_1 (DPtpgBarSelYuv_709_u_U_n_4),
        .\g_2_fu_524[4]_i_15_0 (DPtpgBarSelYuv_709_u_U_n_3),
        .\g_2_fu_524[4]_i_15_1 (DPtpgBarSelYuv_601_v_U_n_7),
        .\g_2_fu_524[4]_i_15_2 (DPtpgBarSelYuv_709_v_U_n_13),
        .\g_2_fu_524[4]_i_7 (\g_2_fu_524[4]_i_7 ),
        .icmp_ln1586_reg_3581_pp0_iter10_reg(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_0 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_1 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_2 (DPtpgBarSelRgb_VESA_r_U_n_3),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_10 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_12_0 (DPtpgBarSelRgb_VESA_r_U_n_6),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_12_1 (DPtpgBarSelRgb_VESA_b_U_n_3),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_12_2 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_12_n_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[6]_i_3 ({\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [6],\outpix_0_0_0_0_0_load368_fu_520[7]_i_16 [3:2]}),
        .p_1_in2_in(p_1_in2_in),
        .p_2_in15_out(p_2_in15_out),
        .p_4_in(p_4_in),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[2]_0 (DPtpgBarArray_U_n_20),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_709_y_U_n_12),
        .\q0_reg[5]_0 ({DPtpgBarSelYuv_709_y_U_n_14,DPtpgBarSelYuv_709_y_U_n_15,DPtpgBarSelYuv_709_y_U_n_16}),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_y_U_n_3),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_34),
        .\rampVal_2_loc_1_fu_480_reg[2] (\rampVal_2_loc_1_fu_480_reg[2] ),
        .sel_tmp2_reg_815_pp0_iter1_reg(sel_tmp2_reg_815_pp0_iter1_reg),
        .\sel_tmp2_reg_815_pp0_iter1_reg_reg[0] (DPtpgBarSelYuv_709_y_U_n_13),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_5 ));
  FDRE \and_ln1759_reg_801_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1759_reg_801),
        .Q(and_ln1759_reg_801_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln1759_reg_801_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln1759_fu_509_p2),
        .Q(and_ln1759_reg_801),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE \cmp106_reg_787_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\cmp106_reg_787_reg[0]_0 ),
        .Q(cmp106_reg_787_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp106_reg_787_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp106_reg_787_reg[0]_1 ),
        .Q(\cmp106_reg_787_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A033A300A000A0)) 
    \cmp41_reg_780[0]_i_1 
       (.I0(\cmp41_reg_780_reg_n_3_[0] ),
        .I1(\cmp41_reg_780_reg[0]_0 [1]),
        .I2(\q0_reg[0] ),
        .I3(\q0_reg[0]_0 ),
        .I4(\cmp41_reg_780_reg[0]_0 [0]),
        .I5(\cmp41_reg_780_reg[0]_1 ),
        .O(\cmp41_reg_780[0]_i_1_n_3 ));
  FDRE \cmp41_reg_780_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\cmp41_reg_780_reg_n_3_[0] ),
        .Q(cmp41_reg_780_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp41_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp41_reg_780[0]_i_1_n_3 ),
        .Q(\cmp41_reg_780_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \empty_65_reg_808_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\empty_65_reg_808_reg[0]_0 ),
        .Q(empty_65_reg_808_pp0_iter1_reg),
        .R(1'b0));
  FDRE \empty_65_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_65_reg_808_reg[0]_1 ),
        .Q(\empty_65_reg_808_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \g_2_fu_524[6]_i_33 
       (.I0(and_ln1759_reg_801_pp0_iter1_reg),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .O(\g_2_fu_524[6]_i_33_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \g_2_fu_524[6]_i_34 
       (.I0(and_ln1759_reg_801_pp0_iter1_reg),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .O(\g_2_fu_524[6]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \g_2_fu_524[6]_i_35 
       (.I0(and_ln1759_reg_801_pp0_iter1_reg),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .O(\g_2_fu_524[6]_i_35_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h000001F1)) 
    \g_2_fu_524[6]_i_37 
       (.I0(and_ln1759_reg_801_pp0_iter1_reg),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .I3(sel_tmp2_reg_815_pp0_iter1_reg),
        .I4(empty_65_reg_808_pp0_iter1_reg),
        .O(\g_2_fu_524[6]_i_37_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hBarSel_1[0]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[0] ),
        .O(add_ln1733_fu_437_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hBarSel_1[1]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[0] ),
        .I1(\hBarSel_1_reg_n_3_[1] ),
        .O(add_ln1733_fu_437_p2[1]));
  LUT4 #(
    .INIT(16'hD000)) 
    \hBarSel_1[2]_i_1 
       (.I0(\q0_reg[0] ),
        .I1(\q0_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(DPtpgBarArray_U_n_9),
        .O(hBarSel_1));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hBarSel_1[2]_i_2 
       (.I0(\hBarSel_1_reg_n_3_[0] ),
        .I1(\hBarSel_1_reg_n_3_[1] ),
        .I2(\hBarSel_1_reg_n_3_[2] ),
        .O(add_ln1733_fu_437_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_1),
        .D(add_ln1733_fu_437_p2[0]),
        .Q(\hBarSel_1_reg_n_3_[0] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_1),
        .D(add_ln1733_fu_437_p2[1]),
        .Q(\hBarSel_1_reg_n_3_[1] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_1),
        .D(add_ln1733_fu_437_p2[2]),
        .Q(\hBarSel_1_reg_n_3_[2] ),
        .R(xCount_V_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_21 
       (.I0(sel_tmp2_reg_815_pp0_iter1_reg),
        .I1(cmp41_reg_780_pp0_iter1_reg),
        .I2(cmp106_reg_787_pp0_iter1_reg),
        .I3(and_ln1759_reg_801_pp0_iter1_reg),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_22 
       (.I0(cmp41_reg_780_pp0_iter1_reg),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(and_ln1759_reg_801_pp0_iter1_reg),
        .O(p_2_in15_out));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_23 
       (.I0(and_ln1759_reg_801_pp0_iter1_reg),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .O(p_1_in2_in));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_33 
       (.I0(cmp41_reg_780_pp0_iter1_reg),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(and_ln1759_reg_801_pp0_iter1_reg),
        .O(p_1_in14_out));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h0002AA02)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_14 
       (.I0(empty_65_reg_808_pp0_iter1_reg),
        .I1(and_ln1759_reg_801_pp0_iter1_reg),
        .I2(cmp106_reg_787_pp0_iter1_reg),
        .I3(cmp41_reg_780_pp0_iter1_reg),
        .I4(sel_tmp2_reg_815_pp0_iter1_reg),
        .O(\outpix_0_2_0_0_0_load376_fu_528[4]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hD)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_12 
       (.I0(cmp106_reg_787_pp0_iter1_reg),
        .I1(cmp41_reg_780_pp0_iter1_reg),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h101F1015)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_14 
       (.I0(empty_65_reg_808_pp0_iter1_reg),
        .I1(sel_tmp2_reg_815_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(and_ln1759_reg_801_pp0_iter1_reg),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_14_n_3 ));
  FDRE \sel_tmp2_reg_815_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(sel_tmp2_reg_815),
        .Q(sel_tmp2_reg_815_pp0_iter1_reg),
        .R(1'b0));
  FDRE \sel_tmp2_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(sel_tmp2_fu_527_p2),
        .Q(sel_tmp2_reg_815),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA6AAA6A006AAA6A)) 
    \vBarSel_1[0]_i_1 
       (.I0(vBarSel_1),
        .I1(\vBarSel_1[0]_i_2_n_3 ),
        .I2(xCount_V_1[0]),
        .I3(DPtpgBarArray_U_n_10),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\vBarSel_1_reg[0]_0 ),
        .O(\vBarSel_1[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \vBarSel_1[0]_i_2 
       (.I0(yCount_V_1_reg[3]),
        .I1(yCount_V_1_reg[1]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[2]),
        .I4(yCount_V_1_reg[5]),
        .I5(yCount_V_1_reg[4]),
        .O(\vBarSel_1[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_1[0]_i_1_n_3 ),
        .Q(vBarSel_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_1[0]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_1[1]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[0] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \xCount_V_1[2]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[2] ),
        .I1(\xCount_V_1_reg_n_3_[0] ),
        .I2(\xCount_V_1_reg_n_3_[1] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xCount_V_1[3]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[1] ),
        .I1(\xCount_V_1_reg_n_3_[0] ),
        .I2(\xCount_V_1_reg_n_3_[2] ),
        .I3(\xCount_V_1_reg_n_3_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \xCount_V_1[4]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[4] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .I3(\xCount_V_1_reg_n_3_[2] ),
        .I4(\xCount_V_1_reg_n_3_[3] ),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h00D0)) 
    \xCount_V_1[5]_i_1 
       (.I0(\q0_reg[0] ),
        .I1(\q0_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(DPtpgBarArray_U_n_8),
        .O(xCount_V_1[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \xCount_V_1[5]_i_2 
       (.I0(\xCount_V_1_reg_n_3_[5] ),
        .I1(\xCount_V_1_reg_n_3_[3] ),
        .I2(\xCount_V_1_reg_n_3_[4] ),
        .I3(\xCount_V_1_reg_n_3_[1] ),
        .I4(\xCount_V_1_reg_n_3_[0] ),
        .I5(\xCount_V_1_reg_n_3_[2] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hF00E)) 
    \xCount_V_1[6]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[8] ),
        .I1(\xCount_V_1_reg_n_3_[7] ),
        .I2(DPtpgBarArray_U_n_11),
        .I3(\xCount_V_1_reg_n_3_[6] ),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hFC02)) 
    \xCount_V_1[7]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[8] ),
        .I1(\xCount_V_1_reg_n_3_[6] ),
        .I2(DPtpgBarArray_U_n_11),
        .I3(\xCount_V_1_reg_n_3_[7] ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'h77070000)) 
    \xCount_V_1[8]_i_1 
       (.I0(DPtpgBarArray_U_n_8),
        .I1(DPtpgBarArray_U_n_9),
        .I2(\q0_reg[0] ),
        .I3(\q0_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(xCount_V_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \xCount_V_1[8]_i_2 
       (.I0(DPtpgBarArray_U_n_11),
        .I1(\xCount_V_1_reg_n_3_[6] ),
        .I2(\xCount_V_1_reg_n_3_[7] ),
        .I3(\xCount_V_1_reg_n_3_[8] ),
        .O(p_1_in[8]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[0]),
        .Q(\xCount_V_1_reg_n_3_[0] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[1]),
        .Q(\xCount_V_1_reg_n_3_[1] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[2]),
        .Q(\xCount_V_1_reg_n_3_[2] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[3]),
        .Q(\xCount_V_1_reg_n_3_[3] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[4]),
        .Q(\xCount_V_1_reg_n_3_[4] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[5]),
        .Q(\xCount_V_1_reg_n_3_[5] ),
        .R(xCount_V_1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[6] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[6]),
        .Q(\xCount_V_1_reg_n_3_[6] ),
        .R(xCount_V_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[7] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[7]),
        .Q(\xCount_V_1_reg_n_3_[7] ),
        .R(xCount_V_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[8] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_U_n_25),
        .D(p_1_in[8]),
        .Q(\xCount_V_1_reg_n_3_[8] ),
        .R(xCount_V_1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_1[0]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .O(add_ln870_fu_370_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_1[1]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .I1(yCount_V_1_reg[1]),
        .O(add_ln870_fu_370_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_1[2]_i_1 
       (.I0(yCount_V_1_reg[2]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[1]),
        .O(add_ln870_fu_370_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_1[3]_i_1 
       (.I0(yCount_V_1_reg[3]),
        .I1(yCount_V_1_reg[1]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[2]),
        .O(add_ln870_fu_370_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_1[4]_i_1 
       (.I0(yCount_V_1_reg[4]),
        .I1(yCount_V_1_reg[2]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[1]),
        .I4(yCount_V_1_reg[3]),
        .O(add_ln870_fu_370_p2[4]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \yCount_V_1[5]_i_1 
       (.I0(DPtpgBarArray_U_n_12),
        .I1(yCount_V_1_reg[5]),
        .I2(yCount_V_1_reg[4]),
        .I3(xCount_V_1[0]),
        .I4(\yCount_V_1[5]_i_5_n_3 ),
        .O(yCount_V_1));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \yCount_V_1[5]_i_2 
       (.I0(yCount_V_1_reg[4]),
        .I1(yCount_V_1_reg[5]),
        .I2(DPtpgBarArray_U_n_12),
        .I3(xCount_V_1[0]),
        .I4(DPtpgBarArray_U_n_10),
        .O(yCount_V_10));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_1[5]_i_3 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[2]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[1]),
        .I4(yCount_V_1_reg[3]),
        .I5(yCount_V_1_reg[4]),
        .O(add_ln870_fu_370_p2[5]));
  LUT4 #(
    .INIT(16'hD000)) 
    \yCount_V_1[5]_i_5 
       (.I0(\q0_reg[0] ),
        .I1(\q0_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(DPtpgBarArray_U_n_10),
        .O(\yCount_V_1[5]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln870_fu_370_p2[0]),
        .Q(yCount_V_1_reg[0]),
        .R(yCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln870_fu_370_p2[1]),
        .Q(yCount_V_1_reg[1]),
        .R(yCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln870_fu_370_p2[2]),
        .Q(yCount_V_1_reg[2]),
        .R(yCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln870_fu_370_p2[3]),
        .Q(yCount_V_1_reg[3]),
        .R(yCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln870_fu_370_p2[4]),
        .Q(yCount_V_1_reg[4]),
        .R(yCount_V_1));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_10),
        .D(add_ln870_fu_370_p2[5]),
        .Q(yCount_V_1_reg[5]),
        .R(yCount_V_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray
   (\q0_reg[1]_0 ,
    Q,
    \q0_reg[0]_0 ,
    \x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ,
    \xCount_V_1_reg[6] ,
    \y_3_reg_1597_reg[0] ,
    \xCount_V_1_reg[5] ,
    \yCount_V_1_reg[2] ,
    \q0_reg[1]_1 ,
    \q0_reg[0]_1 ,
    D,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[0]_2 ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \q0_reg[0]_3 ,
    \q0_reg[1]_6 ,
    E,
    ap_enable_reg_pp0_iter12_reg,
    ap_enable_reg_pp0_iter12_reg_0,
    \q0_reg[0]_4 ,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    \q0_reg[2]_3 ,
    \vBarSel_1_reg[0] ,
    \yCount_V_1[5]_i_6_0 ,
    \q0_reg[1]_7 ,
    \q0_reg[1]_8 ,
    \q0_reg[1]_9 ,
    \q0_reg[1]_10 ,
    \q0[2]_i_4_0 ,
    \q0[2]_i_4_1 ,
    \q0[2]_i_4_2 ,
    \q0[2]_i_4_3 ,
    \q0[2]_i_7_0 ,
    \q0[2]_i_7_1 ,
    \q0[2]_i_7_2 ,
    \q0[2]_i_7_3 ,
    \q0[2]_i_4_4 ,
    \q0[2]_i_4_5 ,
    \q0[2]_i_4_6 ,
    \q0[2]_i_4_7 ,
    \q0_reg[1]_11 ,
    \q0_reg[2]_4 ,
    \q0_reg[2]_5 ,
    \q0_reg[2]_6 ,
    \q0_reg[2]_7 ,
    ap_enable_reg_pp0_iter1,
    vBarSel_1,
    ap_clk);
  output \q0_reg[1]_0 ;
  output [2:0]Q;
  output \q0_reg[0]_0 ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ;
  output \xCount_V_1_reg[6] ;
  output \y_3_reg_1597_reg[0] ;
  output \xCount_V_1_reg[5] ;
  output \yCount_V_1_reg[2] ;
  output \q0_reg[1]_1 ;
  output \q0_reg[0]_1 ;
  output [1:0]D;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[0]_2 ;
  output \q0_reg[1]_4 ;
  output \q0_reg[1]_5 ;
  output \q0_reg[0]_3 ;
  output [1:0]\q0_reg[1]_6 ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter12_reg;
  output ap_enable_reg_pp0_iter12_reg_0;
  output [4:0]\q0_reg[0]_4 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[2]_1 ;
  output [1:0]\q0_reg[2]_2 ;
  input [2:0]\q0_reg[2]_3 ;
  input \vBarSel_1_reg[0] ;
  input [13:0]\yCount_V_1[5]_i_6_0 ;
  input \q0_reg[1]_7 ;
  input \q0_reg[1]_8 ;
  input \q0_reg[1]_9 ;
  input \q0_reg[1]_10 ;
  input \q0[2]_i_4_0 ;
  input \q0[2]_i_4_1 ;
  input \q0[2]_i_4_2 ;
  input \q0[2]_i_4_3 ;
  input \q0[2]_i_7_0 ;
  input \q0[2]_i_7_1 ;
  input \q0[2]_i_7_2 ;
  input \q0[2]_i_7_3 ;
  input \q0[2]_i_4_4 ;
  input \q0[2]_i_4_5 ;
  input \q0[2]_i_4_6 ;
  input \q0[2]_i_4_7 ;
  input [8:0]\q0_reg[1]_11 ;
  input [5:0]\q0_reg[2]_4 ;
  input \q0_reg[2]_5 ;
  input \q0_reg[2]_6 ;
  input \q0_reg[2]_7 ;
  input ap_enable_reg_pp0_iter1;
  input vBarSel_1;
  input ap_clk;

  wire [1:0]D;
  wire [3:0]DPtpgBarArray_address0;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire \q0[1]_i_1__0__0_n_3 ;
  wire \q0[2]_i_2_n_3 ;
  wire \q0[2]_i_4_0 ;
  wire \q0[2]_i_4_1 ;
  wire \q0[2]_i_4_2 ;
  wire \q0[2]_i_4_3 ;
  wire \q0[2]_i_4_4 ;
  wire \q0[2]_i_4_5 ;
  wire \q0[2]_i_4_6 ;
  wire \q0[2]_i_4_7 ;
  wire \q0[2]_i_6_n_3 ;
  wire \q0[2]_i_7_0 ;
  wire \q0[2]_i_7_1 ;
  wire \q0[2]_i_7_2 ;
  wire \q0[2]_i_7_3 ;
  wire \q0[2]_i_7_n_3 ;
  wire \q0[2]_i_8_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [4:0]\q0_reg[0]_4 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_10 ;
  wire [8:0]\q0_reg[1]_11 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire [1:0]\q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[1]_8 ;
  wire \q0_reg[1]_9 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [1:0]\q0_reg[2]_2 ;
  wire [2:0]\q0_reg[2]_3 ;
  wire [5:0]\q0_reg[2]_4 ;
  wire \q0_reg[2]_5 ;
  wire \q0_reg[2]_6 ;
  wire \q0_reg[2]_7 ;
  wire vBarSel_1;
  wire \vBarSel_1_reg[0] ;
  wire \xCount_V_1_reg[5] ;
  wire \xCount_V_1_reg[6] ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ;
  wire \yCount_V_1[5]_i_10_n_3 ;
  wire [13:0]\yCount_V_1[5]_i_6_0 ;
  wire \yCount_V_1[5]_i_7_n_3 ;
  wire \yCount_V_1[5]_i_8_n_3 ;
  wire \yCount_V_1_reg[2] ;
  wire \y_3_reg_1597_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \q0[0]_i_1__0__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[0]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \q0[0]_i_1__1 
       (.I0(\q0_reg[2]_3 [0]),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ),
        .I2(\xCount_V_1_reg[6] ),
        .O(DPtpgBarArray_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[0]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0_reg[1]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hF3B748C0)) 
    \q0[1]_i_1__0__0 
       (.I0(\xCount_V_1_reg[6] ),
        .I1(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ),
        .I2(\q0_reg[2]_3 [1]),
        .I3(\q0_reg[2]_3 [0]),
        .I4(DPtpgBarArray_address0[3]),
        .O(\q0[1]_i_1__0__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[1]_i_1__1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__2 
       (.I0(Q[1]),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__3 
       (.I0(Q[0]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\q0_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\q0_reg[1]_4 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[2]_i_1__2 
       (.I0(\q0_reg[2]_5 ),
        .I1(\q0_reg[2]_6 ),
        .I2(\q0_reg[2]_7 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAF8F5F7F70F08000)) 
    \q0[2]_i_2 
       (.I0(\q0_reg[2]_3 [1]),
        .I1(\xCount_V_1_reg[6] ),
        .I2(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ),
        .I3(\q0_reg[2]_3 [0]),
        .I4(\q0_reg[2]_3 [2]),
        .I5(DPtpgBarArray_address0[3]),
        .O(\q0[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[2]_i_3 
       (.I0(\xCount_V_1_reg[5] ),
        .I1(\q0_reg[1]_11 [6]),
        .I2(\q0_reg[1]_11 [7]),
        .I3(\q0_reg[1]_11 [8]),
        .O(\xCount_V_1_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q0[2]_i_4 
       (.I0(\q0[2]_i_6_n_3 ),
        .I1(\q0_reg[1]_7 ),
        .I2(\q0_reg[1]_8 ),
        .I3(\q0_reg[1]_9 ),
        .I4(\q0_reg[1]_10 ),
        .I5(\q0[2]_i_7_n_3 ),
        .O(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ));
  LUT6 #(
    .INIT(64'h00000000FFBF0040)) 
    \q0[2]_i_5 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ),
        .I1(\q0_reg[2]_4 [4]),
        .I2(\q0_reg[2]_4 [5]),
        .I3(\yCount_V_1_reg[2] ),
        .I4(vBarSel_1),
        .I5(\y_3_reg_1597_reg[0] ),
        .O(DPtpgBarArray_address0[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[2]_i_6 
       (.I0(\q0[2]_i_4_4 ),
        .I1(\q0[2]_i_4_5 ),
        .I2(\q0[2]_i_4_6 ),
        .I3(\q0[2]_i_4_7 ),
        .O(\q0[2]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \q0[2]_i_7 
       (.I0(\q0[2]_i_4_0 ),
        .I1(\q0[2]_i_4_1 ),
        .I2(\q0[2]_i_4_2 ),
        .I3(\q0[2]_i_4_3 ),
        .I4(\q0[2]_i_8_n_3 ),
        .O(\q0[2]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[2]_i_8 
       (.I0(\q0[2]_i_7_0 ),
        .I1(\q0[2]_i_7_1 ),
        .I2(\q0[2]_i_7_2 ),
        .I3(\q0[2]_i_7_3 ),
        .O(\q0[2]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\q0_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\q0_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \q0[3]_i_1__3 
       (.I0(\q0_reg[2]_7 ),
        .I1(\q0_reg[2]_6 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .O(ap_enable_reg_pp0_iter12_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\q0_reg[0]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q0[4]_i_1__2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[4]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[5]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q0[5]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0_reg[0]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[6]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q0_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q0[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0_reg[0]_4 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__1__0 
       (.I0(Q[2]),
        .O(\q0_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \q0[7]_i_1__8 
       (.I0(\q0_reg[2]_7 ),
        .I1(\q0_reg[2]_6 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[0]),
        .O(ap_enable_reg_pp0_iter12_reg));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\q0_reg[2]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(DPtpgBarArray_address0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__0__0_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_2_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_V_1[8]_i_3 
       (.I0(\q0_reg[1]_11 [5]),
        .I1(\q0_reg[1]_11 [3]),
        .I2(\q0_reg[1]_11 [4]),
        .I3(\q0_reg[1]_11 [1]),
        .I4(\q0_reg[1]_11 [0]),
        .I5(\q0_reg[1]_11 [2]),
        .O(\xCount_V_1_reg[5] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_10 
       (.I0(\yCount_V_1[5]_i_6_0 [9]),
        .I1(\yCount_V_1[5]_i_6_0 [4]),
        .I2(\yCount_V_1[5]_i_6_0 [5]),
        .I3(\yCount_V_1[5]_i_6_0 [2]),
        .O(\yCount_V_1[5]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \yCount_V_1[5]_i_4 
       (.I0(\q0_reg[2]_4 [2]),
        .I1(\q0_reg[2]_4 [0]),
        .I2(\q0_reg[2]_4 [1]),
        .I3(\q0_reg[2]_4 [3]),
        .O(\yCount_V_1_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \yCount_V_1[5]_i_6 
       (.I0(\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 ),
        .I1(\yCount_V_1[5]_i_7_n_3 ),
        .I2(\yCount_V_1[5]_i_8_n_3 ),
        .I3(\vBarSel_1_reg[0] ),
        .I4(\yCount_V_1[5]_i_6_0 [0]),
        .I5(\yCount_V_1[5]_i_6_0 [1]),
        .O(\y_3_reg_1597_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_1[5]_i_7 
       (.I0(\yCount_V_1[5]_i_6_0 [3]),
        .I1(\yCount_V_1[5]_i_6_0 [12]),
        .I2(\yCount_V_1[5]_i_6_0 [7]),
        .I3(\yCount_V_1[5]_i_6_0 [8]),
        .I4(\yCount_V_1[5]_i_10_n_3 ),
        .O(\yCount_V_1[5]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_8 
       (.I0(\yCount_V_1[5]_i_6_0 [13]),
        .I1(\yCount_V_1[5]_i_6_0 [6]),
        .I2(\yCount_V_1[5]_i_6_0 [11]),
        .I3(\yCount_V_1[5]_i_6_0 [10]),
        .O(\yCount_V_1[5]_i_8_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b
   (\q0_reg[4]_0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    E,
    Q,
    ap_clk,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_11_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_11_1 ,
    p_4_in,
    empty_65_reg_808_pp0_iter1_reg,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_11_2 ,
    sel_tmp2_reg_815_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_13_0 );
  output \q0_reg[4]_0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  input [0:0]E;
  input [0:0]Q;
  input ap_clk;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_11_0 ;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_1 ;
  input p_4_in;
  input empty_65_reg_808_pp0_iter1_reg;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_11_2 ;
  input sel_tmp2_reg_815_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_13_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire empty_65_reg_808_pp0_iter1_reg;
  wire [4:4]grp_tpgPatternDPColorSquare_fu_1155_ap_return_0;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_11_0 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_11_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_13_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_15_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_2 ;
  wire p_4_in;
  wire \q0_reg[4]_0 ;
  wire sel_tmp2_reg_815_pp0_iter1_reg;

  LUT6 #(
    .INIT(64'h0D0D0D000D0D0D0D)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_0 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_1 ),
        .I4(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[4]_i_5_2 ),
        .O(\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hEAFFEAEAEAEAEAEA)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_13 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[4]_i_15_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_1 ),
        .I3(p_4_in),
        .I4(empty_65_reg_808_pp0_iter1_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[4]_i_11_2 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0));
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(sel_tmp2_reg_815_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[4]_i_13_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[4]_i_15_n_3 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g
   (\q0_reg[4]_0 ,
    E,
    Q,
    ap_clk);
  output \q0_reg[4]_0 ;
  input [0:0]E;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire \q0_reg[4]_0 ;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r
   (\q0_reg[4]_0 ,
    E,
    Q,
    ap_clk);
  output \q0_reg[4]_0 ;
  input [0:0]E;
  input [0:0]Q;
  input ap_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire \q0_reg[4]_0 ;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b
   (\conv_i_i260_reg_1556_reg[7] ,
    ap_enable_reg_pp0_iter11_reg,
    E,
    \q0_reg[1]_0 ,
    ap_clk,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_9 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_2 );
  output \conv_i_i260_reg_1556_reg[7] ;
  output ap_enable_reg_pp0_iter11_reg;
  input [0:0]E;
  input \q0_reg[1]_0 ;
  input ap_clk;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  input [1:0]\outpix_0_2_0_0_0_load376_fu_528[6]_i_9 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_2 ;

  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11_reg;
  wire \conv_i_i260_reg_1556_reg[7] ;
  wire [1:0]\outpix_0_2_0_0_0_load376_fu_528[6]_i_9 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_9_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg_n_3_[1] ;

  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_14 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_9_0 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[6]_i_9_1 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[6]_i_9 [0]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_9 [1]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[6]_i_9_2 ),
        .I5(\q0_reg_n_3_[1] ),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT6 #(
    .INIT(64'h00000000A2AAAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter11_reg),
        .I1(\outpix_0_2_0_0_0_load376_fu_528_reg[7] ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_9 [0]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .O(\conv_i_i260_reg_1556_reg[7] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_0 ),
        .Q(\q0_reg_n_3_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_13
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    E,
    \q0_reg[1]_3 ,
    ap_clk,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ,
    cmp50_reg_546_pp0_iter1_reg,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_3_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_3_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_2 );
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  input [0:0]E;
  input \q0_reg[1]_3 ;
  input ap_clk;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ;
  input cmp50_reg_546_pp0_iter1_reg;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_3_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_3_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_2 ;

  wire [0:0]E;
  wire ap_clk;
  wire cmp50_reg_546_pp0_iter1_reg;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;

  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_8 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ),
        .I1(\q0_reg[1]_0 ),
        .I2(cmp50_reg_546_pp0_iter1_reg),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_3_0 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[0]_i_3_1 ),
        .O(\q0_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_10 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ),
        .I1(\q0_reg[1]_0 ),
        .I2(cmp50_reg_546_pp0_iter1_reg),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_2 ),
        .O(\q0_reg[1]_2 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_3 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_18
   (\q0_reg[1]_0 ,
    ap_enable_reg_pp0_iter11_reg,
    grp_tpgPatternDPColorSquare_fu_1155_ap_return_2,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    \q0_reg[6] ,
    \rampVal_2_loc_1_fu_480_reg[5] ,
    \or_ln1594_reg_1667_reg[0] ,
    E,
    \q0_reg[1]_1 ,
    ap_clk,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_2_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_2_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_5_0 ,
    Q,
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_5_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_3 ,
    empty_65_reg_808_pp0_iter1_reg,
    and_ln1759_reg_801_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg,
    sel_tmp2_reg_815_pp0_iter1_reg);
  output \q0_reg[1]_0 ;
  output ap_enable_reg_pp0_iter11_reg;
  output [0:0]grp_tpgPatternDPColorSquare_fu_1155_ap_return_2;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output \q0_reg[6] ;
  output \rampVal_2_loc_1_fu_480_reg[5] ;
  output \or_ln1594_reg_1667_reg[0] ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[1]_i_2_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[1]_i_2_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [1:0]\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[4]_i_5_0 ;
  input [0:0]Q;
  input \outpix_0_2_0_0_0_load376_fu_528[4]_i_5_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_2 ;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_3 ;
  input empty_65_reg_808_pp0_iter1_reg;
  input and_ln1759_reg_801_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;
  input sel_tmp2_reg_815_pp0_iter1_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11_reg;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire empty_65_reg_808_pp0_iter1_reg;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_1155_ap_return_2;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \or_ln1594_reg_1667_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_17_2 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_26_n_3 ;
  wire [1:0]\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[1]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[1]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[1]_i_4_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_13_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_5_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_5_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[6] ;
  wire \rampVal_2_loc_1_fu_480_reg[5] ;
  wire sel_tmp2_reg_815_pp0_iter1_reg;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0008)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_17 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 [1]),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_2 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[5]_i_26_n_3 ),
        .O(\rampVal_2_loc_1_fu_480_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFF4F4F4)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_26 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_0 ),
        .I1(\q0_reg[1]_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_2 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[5]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h00000000DDDDDD0D)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_4 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_3 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_2 ),
        .O(\or_ln1594_reg_1667_reg[0] ));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[1]_i_4_n_3 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[1]_2 ),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT6 #(
    .INIT(64'h00000000FFFF0545)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_4 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[1]_i_2_0 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[1]_i_2_1 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABFBFBF)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_13 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .I1(\q0_reg[1]_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[4]_i_5_0 ),
        .I3(Q),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[4]_i_5_1 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA2AA)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_5 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[4]_i_13_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_0 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 [0]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2_2 ),
        .O(\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hFF02AA0200000000)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_13 
       (.I0(empty_65_reg_808_pp0_iter1_reg),
        .I1(and_ln1759_reg_801_pp0_iter1_reg),
        .I2(cmp106_reg_787_pp0_iter1_reg),
        .I3(cmp41_reg_780_pp0_iter1_reg),
        .I4(sel_tmp2_reg_815_pp0_iter1_reg),
        .I5(\q0_reg[1]_0 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2));
  LUT6 #(
    .INIT(64'h00000000FFFF0233)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_0 ),
        .I1(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[5]_i_17_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ),
        .O(\q0_reg[6] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_20
   (\q0_reg[1]_0 ,
    \gSerie_V_reg[22] ,
    \int_bckgndId_reg[0] ,
    \int_bckgndId_reg[0]_0 ,
    \gSerie_V_reg[26] ,
    \gSerie_V_reg[27] ,
    \cmp46_reg_552_pp0_iter1_reg_reg[0] ,
    \gSerie_V_reg[21] ,
    \cmp2_i210_reg_1516_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    \cmp2_i210_reg_1516_reg[0]_1 ,
    \cmp2_i210_reg_1516_reg[0]_2 ,
    \bSerie_V_reg[25] ,
    \bSerie_V_reg[26] ,
    \bSerie_V_reg[27] ,
    \bSerie_V_reg[24] ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    ap_clk,
    \g_2_fu_524_reg[6] ,
    Q,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524[1]_i_2 ,
    \g_2_fu_524_reg[2] ,
    \g_2_fu_524_reg[2]_0 ,
    \g_2_fu_524_reg[4] ,
    \g_2_fu_524_reg[2]_1 ,
    \g_2_fu_524_reg[4]_0 ,
    \g_2_fu_524[2]_i_3_0 ,
    \g_2_fu_524_reg[4]_1 ,
    \g_2_fu_524_reg[4]_2 ,
    \g_2_fu_524[4]_i_2_0 ,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[6]_2 ,
    \g_2_fu_524[7]_i_2 ,
    \g_2_fu_524[7]_i_2_0 ,
    \g_2_fu_524[7]_i_2_1 ,
    \g_2_fu_524[7]_i_2_2 ,
    \g_2_fu_524[0]_i_2 ,
    \g_2_fu_524[1]_i_6_0 ,
    \g_2_fu_524[1]_i_6_1 ,
    cmp46_reg_552_pp0_iter1_reg,
    \g_2_fu_524[7]_i_10_0 ,
    \g_2_fu_524[1]_i_6_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ,
    \g_2_fu_524[3]_i_8 ,
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ,
    \g_2_fu_524[7]_i_10_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ,
    \g_2_fu_524[7]_i_10_2 ,
    \g_2_fu_524[7]_i_10_3 );
  output \q0_reg[1]_0 ;
  output \gSerie_V_reg[22] ;
  output \int_bckgndId_reg[0] ;
  output \int_bckgndId_reg[0]_0 ;
  output \gSerie_V_reg[26] ;
  output \gSerie_V_reg[27] ;
  output \cmp46_reg_552_pp0_iter1_reg_reg[0] ;
  output \gSerie_V_reg[21] ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output \cmp2_i210_reg_1516_reg[0]_1 ;
  output \cmp2_i210_reg_1516_reg[0]_2 ;
  output \bSerie_V_reg[25] ;
  output \bSerie_V_reg[26] ;
  output \bSerie_V_reg[27] ;
  output \bSerie_V_reg[24] ;
  output \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \g_2_fu_524_reg[6] ;
  input [6:0]Q;
  input \g_2_fu_524_reg[6]_0 ;
  input [6:0]\g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524[1]_i_2 ;
  input \g_2_fu_524_reg[2] ;
  input \g_2_fu_524_reg[2]_0 ;
  input \g_2_fu_524_reg[4] ;
  input \g_2_fu_524_reg[2]_1 ;
  input \g_2_fu_524_reg[4]_0 ;
  input \g_2_fu_524[2]_i_3_0 ;
  input \g_2_fu_524_reg[4]_1 ;
  input \g_2_fu_524_reg[4]_2 ;
  input \g_2_fu_524[4]_i_2_0 ;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[6]_2 ;
  input \g_2_fu_524[7]_i_2 ;
  input \g_2_fu_524[7]_i_2_0 ;
  input \g_2_fu_524[7]_i_2_1 ;
  input \g_2_fu_524[7]_i_2_2 ;
  input \g_2_fu_524[0]_i_2 ;
  input \g_2_fu_524[1]_i_6_0 ;
  input \g_2_fu_524[1]_i_6_1 ;
  input cmp46_reg_552_pp0_iter1_reg;
  input \g_2_fu_524[7]_i_10_0 ;
  input \g_2_fu_524[1]_i_6_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  input \g_2_fu_524[3]_i_8 ;
  input \outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ;
  input \g_2_fu_524[7]_i_10_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ;
  input [1:0]\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ;
  input \g_2_fu_524[7]_i_10_2 ;
  input \g_2_fu_524[7]_i_10_3 ;

  wire [6:0]Q;
  wire ap_clk;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[25] ;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[27] ;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0]_1 ;
  wire \cmp2_i210_reg_1516_reg[0]_2 ;
  wire cmp46_reg_552_pp0_iter1_reg;
  wire \cmp46_reg_552_pp0_iter1_reg_reg[0] ;
  wire \gSerie_V_reg[21] ;
  wire \gSerie_V_reg[22] ;
  wire \gSerie_V_reg[26] ;
  wire \gSerie_V_reg[27] ;
  wire \g_2_fu_524[0]_i_2 ;
  wire \g_2_fu_524[1]_i_2 ;
  wire \g_2_fu_524[1]_i_6_0 ;
  wire \g_2_fu_524[1]_i_6_1 ;
  wire \g_2_fu_524[1]_i_6_2 ;
  wire \g_2_fu_524[2]_i_3_0 ;
  wire \g_2_fu_524[2]_i_9_n_3 ;
  wire \g_2_fu_524[3]_i_8 ;
  wire \g_2_fu_524[4]_i_2_0 ;
  wire \g_2_fu_524[4]_i_7_n_3 ;
  wire \g_2_fu_524[6]_i_13_n_3 ;
  wire \g_2_fu_524[7]_i_10_0 ;
  wire \g_2_fu_524[7]_i_10_1 ;
  wire \g_2_fu_524[7]_i_10_2 ;
  wire \g_2_fu_524[7]_i_10_3 ;
  wire \g_2_fu_524[7]_i_2 ;
  wire \g_2_fu_524[7]_i_23_n_3 ;
  wire \g_2_fu_524[7]_i_2_0 ;
  wire \g_2_fu_524[7]_i_2_1 ;
  wire \g_2_fu_524[7]_i_2_2 ;
  wire \g_2_fu_524_reg[2] ;
  wire \g_2_fu_524_reg[2]_0 ;
  wire \g_2_fu_524_reg[2]_1 ;
  wire \g_2_fu_524_reg[4] ;
  wire \g_2_fu_524_reg[4]_0 ;
  wire \g_2_fu_524_reg[4]_1 ;
  wire \g_2_fu_524_reg[4]_2 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire [6:0]\g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[6]_2 ;
  wire \int_bckgndId_reg[0] ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ;
  wire [1:0]\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;

  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \g_2_fu_524[0]_i_6 
       (.I0(\g_2_fu_524[6]_i_13_n_3 ),
        .I1(\g_2_fu_524_reg[6] ),
        .I2(Q[0]),
        .I3(\g_2_fu_524_reg[6]_0 ),
        .I4(\g_2_fu_524_reg[6]_1 [0]),
        .I5(\g_2_fu_524[0]_i_2 ),
        .O(\gSerie_V_reg[21] ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \g_2_fu_524[1]_i_6 
       (.I0(\g_2_fu_524[6]_i_13_n_3 ),
        .I1(\g_2_fu_524_reg[6] ),
        .I2(Q[1]),
        .I3(\g_2_fu_524_reg[6]_0 ),
        .I4(\g_2_fu_524_reg[6]_1 [1]),
        .I5(\g_2_fu_524[1]_i_2 ),
        .O(\gSerie_V_reg[22] ));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \g_2_fu_524[2]_i_3 
       (.I0(\g_2_fu_524_reg[2] ),
        .I1(\g_2_fu_524_reg[2]_0 ),
        .I2(\g_2_fu_524[2]_i_9_n_3 ),
        .I3(\g_2_fu_524_reg[4] ),
        .I4(\g_2_fu_524_reg[2]_1 ),
        .I5(\g_2_fu_524_reg[4]_0 ),
        .O(\int_bckgndId_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \g_2_fu_524[2]_i_9 
       (.I0(\g_2_fu_524[6]_i_13_n_3 ),
        .I1(\g_2_fu_524_reg[6] ),
        .I2(Q[2]),
        .I3(\g_2_fu_524_reg[6]_0 ),
        .I4(\g_2_fu_524_reg[6]_1 [2]),
        .I5(\g_2_fu_524[2]_i_3_0 ),
        .O(\g_2_fu_524[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h2322232323222222)) 
    \g_2_fu_524[3]_i_20 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .I1(\g_2_fu_524[7]_i_10_1 ),
        .I2(\g_2_fu_524[3]_i_8 ),
        .I3(\g_2_fu_524_reg[6]_1 [3]),
        .I4(\g_2_fu_524_reg[6]_0 ),
        .I5(Q[3]),
        .O(\bSerie_V_reg[24] ));
  LUT6 #(
    .INIT(64'h00FE00FE000000FE)) 
    \g_2_fu_524[4]_i_2 
       (.I0(\g_2_fu_524_reg[2] ),
        .I1(\g_2_fu_524_reg[4]_1 ),
        .I2(\g_2_fu_524[4]_i_7_n_3 ),
        .I3(\g_2_fu_524_reg[4]_0 ),
        .I4(\g_2_fu_524_reg[4] ),
        .I5(\g_2_fu_524_reg[4]_2 ),
        .O(\int_bckgndId_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \g_2_fu_524[4]_i_7 
       (.I0(\g_2_fu_524[6]_i_13_n_3 ),
        .I1(\g_2_fu_524_reg[6] ),
        .I2(Q[4]),
        .I3(\g_2_fu_524_reg[6]_0 ),
        .I4(\g_2_fu_524_reg[6]_1 [4]),
        .I5(\g_2_fu_524[4]_i_2_0 ),
        .O(\g_2_fu_524[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \g_2_fu_524[5]_i_3 
       (.I0(\g_2_fu_524[6]_i_13_n_3 ),
        .I1(\g_2_fu_524_reg[6] ),
        .I2(Q[5]),
        .I3(\g_2_fu_524_reg[6]_0 ),
        .I4(\g_2_fu_524_reg[6]_1 [5]),
        .I5(\g_2_fu_524_reg[5] ),
        .O(\gSerie_V_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \g_2_fu_524[6]_i_13 
       (.I0(\g_2_fu_524[1]_i_6_0 ),
        .I1(\g_2_fu_524[1]_i_6_1 ),
        .I2(\q0_reg[1]_0 ),
        .I3(cmp46_reg_552_pp0_iter1_reg),
        .I4(\g_2_fu_524[7]_i_10_0 ),
        .I5(\g_2_fu_524[1]_i_6_2 ),
        .O(\g_2_fu_524[6]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \g_2_fu_524[6]_i_4 
       (.I0(\g_2_fu_524[6]_i_13_n_3 ),
        .I1(\g_2_fu_524_reg[6] ),
        .I2(Q[6]),
        .I3(\g_2_fu_524_reg[6]_0 ),
        .I4(\g_2_fu_524_reg[6]_1 [6]),
        .I5(\g_2_fu_524_reg[6]_2 ),
        .O(\gSerie_V_reg[27] ));
  LUT6 #(
    .INIT(64'h00000000FEFEFE0E)) 
    \g_2_fu_524[7]_i_10 
       (.I0(\g_2_fu_524[7]_i_23_n_3 ),
        .I1(\g_2_fu_524[7]_i_2 ),
        .I2(\g_2_fu_524[7]_i_2_0 ),
        .I3(\g_2_fu_524[7]_i_2_1 ),
        .I4(\g_2_fu_524[7]_i_2_2 ),
        .I5(\g_2_fu_524_reg[2] ),
        .O(\cmp46_reg_552_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h0051555500510051)) 
    \g_2_fu_524[7]_i_23 
       (.I0(\g_2_fu_524[7]_i_10_1 ),
        .I1(cmp46_reg_552_pp0_iter1_reg),
        .I2(\q0_reg[1]_0 ),
        .I3(\g_2_fu_524[7]_i_10_0 ),
        .I4(\g_2_fu_524[7]_i_10_2 ),
        .I5(\g_2_fu_524[7]_i_10_3 ),
        .O(\g_2_fu_524[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_5 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .I3(\g_2_fu_524_reg[6]_1 [0]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \outpix_0_2_0_0_0_load376_fu_528[1]_i_5 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[1]_i_2 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .I3(\g_2_fu_524_reg[6]_1 [1]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_6 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[2]_i_2 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .I3(\g_2_fu_524_reg[6]_1 [2]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_6 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .I3(\g_2_fu_524_reg[6]_1 [3]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .O(\cmp2_i210_reg_1516_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_7 
       (.I0(\g_2_fu_524[3]_i_8 ),
        .I1(\g_2_fu_524_reg[6]_1 [4]),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[4]_i_2 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .O(\bSerie_V_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_7 
       (.I0(\g_2_fu_524[3]_i_8 ),
        .I1(\g_2_fu_524_reg[6]_1 [5]),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .O(\bSerie_V_reg[26] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_19 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp46_reg_552_pp0_iter1_reg),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_2 [0]),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[0]_i_5_2 [1]),
        .O(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00000000DDDD0DDD)) 
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_7 
       (.I0(\g_2_fu_524_reg[6]_1 [6]),
        .I1(\g_2_fu_524[3]_i_8 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[6]_i_2_0 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[6]_i_19_n_3 ),
        .O(\bSerie_V_reg[27] ));
  LUT6 #(
    .INIT(64'h454545FF45FF4545)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_10 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ),
        .I1(\q0_reg[1]_0 ),
        .I2(cmp46_reg_552_pp0_iter1_reg),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_2 ),
        .O(\q0_reg[1]_1 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r
   (\q0_reg[1]_0 ,
    \q0_reg[2] ,
    \cmp2_i210_reg_1516_reg[0] ,
    \rampStart_load_reg_1425_reg[3] ,
    E,
    \q0_reg[1]_1 ,
    ap_clk,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3] ,
    Q,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_6 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_2 );
  output \q0_reg[1]_0 ;
  output \q0_reg[2] ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \rampStart_load_reg_1425_reg[3] ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  input [1:0]Q;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_0 ;
  input [1:0]\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_2 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_0 ;
  wire [1:0]\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_6_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[2] ;
  wire \rampStart_load_reg_1425_reg[3] ;

  LUT5 #(
    .INIT(32'hFFFFEFEE)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_3 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[2] ),
        .I1(\cmp2_i210_reg_1516_reg[0] ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[3] ),
        .I3(Q[0]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ),
        .O(\q0_reg[2] ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB8BBB8)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_5 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 ),
        .I3(\cmp2_i210_reg_1516_reg[0] ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[3] ),
        .I5(Q[1]),
        .O(\rampStart_load_reg_1425_reg[3] ));
  LUT6 #(
    .INIT(64'h0200030000000300)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_14 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_6 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_1 [1]),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_2 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[5]_i_6_1 [0]),
        .I5(\q0_reg[1]_0 ),
        .O(\cmp2_i210_reg_1516_reg[0] ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_14
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    E,
    \q0_reg[1]_5 ,
    ap_clk,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ,
    cmp50_reg_546_pp0_iter1_reg,
    Q,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ,
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_1 );
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[1]_4 ;
  input [0:0]E;
  input \q0_reg[1]_5 ;
  input ap_clk;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ;
  input cmp50_reg_546_pp0_iter1_reg;
  input [2:0]Q;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire cmp50_reg_546_pp0_iter1_reg;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_3_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;

  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_9 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ),
        .I1(\q0_reg[1]_0 ),
        .I2(cmp50_reg_546_pp0_iter1_reg),
        .I3(Q[0]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[1]_i_3_1 ),
        .O(\q0_reg[1]_4 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ),
        .I2(\q0_reg[1]_0 ),
        .I3(cmp50_reg_546_pp0_iter1_reg),
        .I4(Q[1]),
        .O(\q0_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h5555DFD5)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ),
        .I1(\q0_reg[1]_0 ),
        .I2(cmp50_reg_546_pp0_iter1_reg),
        .I3(Q[2]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ),
        .O(\q0_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_20 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ),
        .I1(\q0_reg[1]_0 ),
        .I2(cmp50_reg_546_pp0_iter1_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ),
        .O(\q0_reg[1]_2 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_5 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_19
   (\q0_reg[1]_0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    D,
    \empty_65_reg_808_pp0_iter1_reg_reg[0] ,
    E,
    \q0_reg[1]_1 ,
    ap_clk,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_0 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_6 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_1 ,
    rSerie_V,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 ,
    p_1_in14_out,
    empty_65_reg_808_pp0_iter1_reg,
    p_4_in,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_22_0 ,
    p_1_in2_in,
    and_ln1759_reg_801_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg,
    sel_tmp2_reg_815_pp0_iter1_reg,
    Q);
  output \q0_reg[1]_0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output [0:0]D;
  output \empty_65_reg_808_pp0_iter1_reg_reg[0] ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_0 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [1:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[1]_i_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_1 ;
  input [1:0]rSerie_V;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 ;
  input p_1_in14_out;
  input empty_65_reg_808_pp0_iter1_reg;
  input p_4_in;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_22_0 ;
  input p_1_in2_in;
  input and_ln1759_reg_801_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;
  input sel_tmp2_reg_815_pp0_iter1_reg;
  input [0:0]Q;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire empty_65_reg_808_pp0_iter1_reg;
  wire \empty_65_reg_808_pp0_iter1_reg_reg[0] ;
  wire [7:1]grp_tpgPatternDPColorSquare_fu_1155_ap_return_0;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_0 ;
  wire [1:0]\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_16_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_22_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_22_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 ;
  wire p_1_in14_out;
  wire p_1_in2_in;
  wire p_4_in;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire [1:0]rSerie_V;
  wire sel_tmp2_reg_815_pp0_iter1_reg;

  LUT6 #(
    .INIT(64'h00000000DDDDD0DD)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_10 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[1]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_0 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_1 [0]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[1]_i_6 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_2 ),
        .O(\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_15 
       (.I0(\q0_reg[1]_0 ),
        .I1(cmp106_reg_787_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .I3(Q),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[1]));
  LUT6 #(
    .INIT(64'hFF02AA0200000000)) 
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_27 
       (.I0(empty_65_reg_808_pp0_iter1_reg),
        .I1(and_ln1759_reg_801_pp0_iter1_reg),
        .I2(cmp106_reg_787_pp0_iter1_reg),
        .I3(cmp41_reg_780_pp0_iter1_reg),
        .I4(sel_tmp2_reg_815_pp0_iter1_reg),
        .I5(\q0_reg[1]_0 ),
        .O(\empty_65_reg_808_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFFFF4)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_16 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_22_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_1 ),
        .I3(rSerie_V[1]),
        .I4(rSerie_V[0]),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_2 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_2 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_n_3 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000DDDDD0DD)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_22 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[7]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_0 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_1 [1]),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[1]_i_6 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_2 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hFFCF00C0EECF44C0)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_31 
       (.I0(p_1_in14_out),
        .I1(\q0_reg[1]_0 ),
        .I2(empty_65_reg_808_pp0_iter1_reg),
        .I3(p_4_in),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[7]_i_22_0 ),
        .I5(p_1_in2_in),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF222FFFFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[7]_i_16_n_3 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_4 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_5 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_6 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_7 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520_reg[7]_8 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[7]_i_7_n_3 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u
   (\q0_reg[3]_0 ,
    \g_reg_3619_pp0_iter10_reg_reg[3]__0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ,
    Q,
    \q0_reg[3]_1 ,
    E,
    \q0_reg[3]_2 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \g_2_fu_524_reg[3] ,
    \g_2_fu_524_reg[3]_0 ,
    \g_2_fu_524_reg[3]_1 ,
    \g_2_fu_524_reg[3]_2 ,
    \g_2_fu_524_reg[3]_3 ,
    \g_2_fu_524[7]_i_10 ,
    \g_2_fu_524[3]_i_2_0 ,
    \g_2_fu_524[3]_i_2_1 ,
    \g_2_fu_524[3]_i_2_2 ,
    \g_2_fu_524[3]_i_2_3 ,
    \g_2_fu_524[5]_i_10_0 ,
    \g_2_fu_524[3]_i_8_0 ,
    \g_2_fu_524[5]_i_10_1 ,
    \g_2_fu_524[3]_i_8_1 ,
    \g_2_fu_524[3]_i_8_2 ,
    \g_2_fu_524[7]_i_24_0 ,
    \g_2_fu_524[7]_i_10_0 ,
    \g_2_fu_524[5]_i_3 ,
    \g_2_fu_524[5]_i_3_0 ,
    \g_2_fu_524[7]_i_10_1 ,
    \g_2_fu_524[5]_i_10_2 ,
    \g_2_fu_524[7]_i_24_1 ,
    \g_2_fu_524[5]_i_10_3 ,
    \g_2_fu_524[7]_i_24_2 ,
    \g_2_fu_524[7]_i_30_0 ,
    and_ln1759_reg_801_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg,
    D);
  output \q0_reg[3]_0 ;
  output \g_reg_3619_pp0_iter10_reg_reg[3]__0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  output [0:0]Q;
  input \q0_reg[3]_1 ;
  input [0:0]E;
  input \q0_reg[3]_2 ;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \g_2_fu_524_reg[3] ;
  input \g_2_fu_524_reg[3]_0 ;
  input \g_2_fu_524_reg[3]_1 ;
  input \g_2_fu_524_reg[3]_2 ;
  input \g_2_fu_524_reg[3]_3 ;
  input \g_2_fu_524[7]_i_10 ;
  input \g_2_fu_524[3]_i_2_0 ;
  input \g_2_fu_524[3]_i_2_1 ;
  input \g_2_fu_524[3]_i_2_2 ;
  input \g_2_fu_524[3]_i_2_3 ;
  input \g_2_fu_524[5]_i_10_0 ;
  input \g_2_fu_524[3]_i_8_0 ;
  input \g_2_fu_524[5]_i_10_1 ;
  input \g_2_fu_524[3]_i_8_1 ;
  input \g_2_fu_524[3]_i_8_2 ;
  input [0:0]\g_2_fu_524[7]_i_24_0 ;
  input \g_2_fu_524[7]_i_10_0 ;
  input \g_2_fu_524[5]_i_3 ;
  input \g_2_fu_524[5]_i_3_0 ;
  input \g_2_fu_524[7]_i_10_1 ;
  input \g_2_fu_524[5]_i_10_2 ;
  input \g_2_fu_524[7]_i_24_1 ;
  input \g_2_fu_524[5]_i_10_3 ;
  input \g_2_fu_524[7]_i_24_2 ;
  input \g_2_fu_524[7]_i_30_0 ;
  input and_ln1759_reg_801_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire \g_2_fu_524[3]_i_18_n_3 ;
  wire \g_2_fu_524[3]_i_2_0 ;
  wire \g_2_fu_524[3]_i_2_1 ;
  wire \g_2_fu_524[3]_i_2_2 ;
  wire \g_2_fu_524[3]_i_2_3 ;
  wire \g_2_fu_524[3]_i_8_0 ;
  wire \g_2_fu_524[3]_i_8_1 ;
  wire \g_2_fu_524[3]_i_8_2 ;
  wire \g_2_fu_524[3]_i_8_n_3 ;
  wire \g_2_fu_524[5]_i_10_0 ;
  wire \g_2_fu_524[5]_i_10_1 ;
  wire \g_2_fu_524[5]_i_10_2 ;
  wire \g_2_fu_524[5]_i_10_3 ;
  wire \g_2_fu_524[5]_i_3 ;
  wire \g_2_fu_524[5]_i_3_0 ;
  wire \g_2_fu_524[7]_i_10 ;
  wire \g_2_fu_524[7]_i_10_0 ;
  wire \g_2_fu_524[7]_i_10_1 ;
  wire [0:0]\g_2_fu_524[7]_i_24_0 ;
  wire \g_2_fu_524[7]_i_24_1 ;
  wire \g_2_fu_524[7]_i_24_2 ;
  wire \g_2_fu_524[7]_i_30_0 ;
  wire \g_2_fu_524[7]_i_32_n_3 ;
  wire \g_2_fu_524_reg[3] ;
  wire \g_2_fu_524_reg[3]_0 ;
  wire \g_2_fu_524_reg[3]_1 ;
  wire \g_2_fu_524_reg[3]_2 ;
  wire \g_2_fu_524_reg[3]_3 ;
  wire \g_reg_3619_pp0_iter10_reg_reg[3]__0 ;
  wire [7:5]grp_tpgPatternDPColorSquare_fu_1155_ap_return_1;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_3_[5] ;
  wire \q0_reg_n_3_[7] ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h00000777FFFFFFFF)) 
    \g_2_fu_524[3]_i_18 
       (.I0(\q0_reg[3]_0 ),
        .I1(\g_2_fu_524[5]_i_10_0 ),
        .I2(\g_2_fu_524[3]_i_8_0 ),
        .I3(\g_2_fu_524[5]_i_10_1 ),
        .I4(\g_2_fu_524[3]_i_8_1 ),
        .I5(\g_2_fu_524[3]_i_8_2 ),
        .O(\g_2_fu_524[3]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    \g_2_fu_524[3]_i_2 
       (.I0(\g_2_fu_524_reg[3] ),
        .I1(\g_2_fu_524_reg[3]_0 ),
        .I2(\g_2_fu_524[3]_i_8_n_3 ),
        .I3(\g_2_fu_524_reg[3]_1 ),
        .I4(\g_2_fu_524_reg[3]_2 ),
        .I5(\g_2_fu_524_reg[3]_3 ),
        .O(\g_reg_3619_pp0_iter10_reg_reg[3]__0 ));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    \g_2_fu_524[3]_i_8 
       (.I0(\g_2_fu_524[7]_i_10 ),
        .I1(\g_2_fu_524[3]_i_2_0 ),
        .I2(\g_2_fu_524[3]_i_18_n_3 ),
        .I3(\g_2_fu_524[3]_i_2_1 ),
        .I4(\g_2_fu_524[3]_i_2_2 ),
        .I5(\g_2_fu_524[3]_i_2_3 ),
        .O(\g_2_fu_524[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \g_2_fu_524[5]_i_10 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[5]),
        .I1(\g_2_fu_524[3]_i_8_2 ),
        .I2(\g_2_fu_524[7]_i_10_0 ),
        .I3(\g_2_fu_524[5]_i_3 ),
        .I4(\g_2_fu_524[5]_i_3_0 ),
        .I5(\g_2_fu_524[7]_i_10 ),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFC0FFC0)) 
    \g_2_fu_524[5]_i_16 
       (.I0(\g_2_fu_524[5]_i_10_1 ),
        .I1(\g_2_fu_524[5]_i_10_0 ),
        .I2(\q0_reg_n_3_[5] ),
        .I3(\g_2_fu_524[5]_i_10_2 ),
        .I4(\g_2_fu_524[7]_i_24_1 ),
        .I5(\g_2_fu_524[5]_i_10_3 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[5]));
  LUT6 #(
    .INIT(64'h00000000FFE400E4)) 
    \g_2_fu_524[7]_i_24 
       (.I0(\g_2_fu_524[3]_i_8_2 ),
        .I1(\g_2_fu_524[7]_i_10_0 ),
        .I2(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[7]),
        .I3(\g_2_fu_524[5]_i_3 ),
        .I4(\g_2_fu_524[7]_i_10_1 ),
        .I5(\g_2_fu_524[7]_i_10 ),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \g_2_fu_524[7]_i_30 
       (.I0(\g_2_fu_524[7]_i_24_2 ),
        .I1(\g_2_fu_524[7]_i_30_0 ),
        .I2(\q0_reg_n_3_[7] ),
        .I3(\g_2_fu_524[7]_i_24_1 ),
        .I4(\g_2_fu_524[7]_i_24_0 ),
        .I5(\g_2_fu_524[7]_i_32_n_3 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[7]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \g_2_fu_524[7]_i_32 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\g_2_fu_524[7]_i_30_0 ),
        .I2(and_ln1759_reg_801_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(cmp41_reg_780_pp0_iter1_reg),
        .O(\g_2_fu_524[7]_i_32_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_2 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg_n_3_[5] ),
        .R(1'b0));
  FDSE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg_n_3_[7] ),
        .S(\q0_reg[7]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v
   (\q0_reg[5]_0 ,
    \q0_reg[3]_0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    ap_enable_reg_pp0_iter11_reg,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    E,
    \q0_reg[4]_2 ,
    ap_clk,
    \q0_reg[5]_1 ,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    \g_2_fu_524[2]_i_9 ,
    \g_2_fu_524[2]_i_9_0 ,
    \g_2_fu_524[2]_i_9_1 ,
    \g_2_fu_524[2]_i_9_2 ,
    \g_2_fu_524[2]_i_9_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_0 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_4 ,
    \g_2_fu_524[2]_i_13_0 ,
    \g_2_fu_524[2]_i_13_1 ,
    \g_2_fu_524[2]_i_13_2 ,
    \g_2_fu_524[2]_i_13_3 ,
    \g_2_fu_524[2]_i_13_4 ,
    sel_tmp2_reg_815_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    and_ln1759_reg_801_pp0_iter1_reg,
    \g_2_fu_524[4]_i_18 ,
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_13 );
  output \q0_reg[5]_0 ;
  output \q0_reg[3]_0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output ap_enable_reg_pp0_iter11_reg;
  output \q0_reg[4]_0 ;
  output \q0_reg[4]_1 ;
  input [0:0]E;
  input \q0_reg[4]_2 ;
  input ap_clk;
  input \q0_reg[5]_1 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[3]_2 ;
  input \g_2_fu_524[2]_i_9 ;
  input \g_2_fu_524[2]_i_9_0 ;
  input \g_2_fu_524[2]_i_9_1 ;
  input \g_2_fu_524[2]_i_9_2 ;
  input \g_2_fu_524[2]_i_9_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_0 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [0:0]\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_4 ;
  input \g_2_fu_524[2]_i_13_0 ;
  input \g_2_fu_524[2]_i_13_1 ;
  input \g_2_fu_524[2]_i_13_2 ;
  input \g_2_fu_524[2]_i_13_3 ;
  input \g_2_fu_524[2]_i_13_4 ;
  input sel_tmp2_reg_815_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input and_ln1759_reg_801_pp0_iter1_reg;
  input \g_2_fu_524[4]_i_18 ;
  input \outpix_0_2_0_0_0_load376_fu_528[4]_i_13 ;

  wire [0:0]E;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11_reg;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire \g_2_fu_524[2]_i_13_0 ;
  wire \g_2_fu_524[2]_i_13_1 ;
  wire \g_2_fu_524[2]_i_13_2 ;
  wire \g_2_fu_524[2]_i_13_3 ;
  wire \g_2_fu_524[2]_i_13_4 ;
  wire \g_2_fu_524[2]_i_9 ;
  wire \g_2_fu_524[2]_i_9_0 ;
  wire \g_2_fu_524[2]_i_9_1 ;
  wire \g_2_fu_524[2]_i_9_2 ;
  wire \g_2_fu_524[2]_i_9_3 ;
  wire \g_2_fu_524[4]_i_18 ;
  wire [2:2]grp_tpgPatternDPColorSquare_fu_1155_ap_return_1;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_0 ;
  wire [0:0]\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_2_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_4 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_5_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[2]_i_9_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[4]_i_13 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg_n_3_[4] ;
  wire sel_tmp2_reg_815_pp0_iter1_reg;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;

  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \g_2_fu_524[2]_i_13 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1),
        .I1(\g_2_fu_524[2]_i_9 ),
        .I2(\g_2_fu_524[2]_i_9_0 ),
        .I3(\g_2_fu_524[2]_i_9_1 ),
        .I4(\g_2_fu_524[2]_i_9_2 ),
        .I5(\g_2_fu_524[2]_i_9_3 ),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \g_2_fu_524[2]_i_14 
       (.I0(\g_2_fu_524[2]_i_13_0 ),
        .I1(\q0_reg[3]_0 ),
        .I2(\g_2_fu_524[2]_i_13_1 ),
        .I3(\g_2_fu_524[2]_i_13_2 ),
        .I4(\g_2_fu_524[2]_i_13_3 ),
        .I5(\g_2_fu_524[2]_i_13_4 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1));
  LUT6 #(
    .INIT(64'hCAC0C0C00A000000)) 
    \g_2_fu_524[4]_i_20 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(sel_tmp2_reg_815_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(and_ln1759_reg_801_pp0_iter1_reg),
        .I5(\g_2_fu_524[4]_i_18 ),
        .O(\q0_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_2 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[2] ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_n_3 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[2]_2 ),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT6 #(
    .INIT(64'h00000000AAAAA2AA)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_5 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[2]_i_9_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_0 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_2 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[2]_i_2_3 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAABBBBBBAAFBFBFB)) 
    \outpix_0_2_0_0_0_load376_fu_528[2]_i_9 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_0 ),
        .I1(\q0_reg[3]_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_1 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_2 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_3 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[2]_i_5_4 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[2]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \outpix_0_2_0_0_0_load376_fu_528[4]_i_15 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(sel_tmp2_reg_815_pp0_iter1_reg),
        .I2(cmp41_reg_780_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[4]_i_13 ),
        .O(\q0_reg[4]_1 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_2 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_2 ),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y
   (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    \q0_reg[1]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_2 ,
    Q,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_2_0 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_2_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_2_2 ,
    E,
    D,
    ap_clk);
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output [0:0]\q0_reg[1]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_2 ;
  input [0:0]Q;
  input \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[0]_i_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[0]_i_2_0 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [0:0]\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[0]_i_2_2 ;
  input [0:0]E;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_12_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_2_0 ;
  wire [0:0]\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_2_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[0]_i_6_3 ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg_n_3_[0] ;

  LUT6 #(
    .INIT(64'hAAAAAAFBAAFBAAFB)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_12 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_0 ),
        .I1(\q0_reg_n_3_[0] ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_1 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_2 ),
        .I4(Q),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[0]_i_6_3 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h54550000FFFFFFFF)) 
    \outpix_0_0_0_0_0_load368_fu_520[0]_i_6 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[0]_i_2 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_0 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[0]_i_12_n_3 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[0]_i_2_2 ),
        .O(\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u
   (\q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    E,
    \q0_reg[4]_1 ,
    ap_clk,
    \q0_reg[3]_2 ,
    \g_2_fu_524[2]_i_14 ,
    and_ln1759_reg_801_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg);
  output \q0_reg[4]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[3]_1 ;
  input [0:0]E;
  input \q0_reg[4]_1 ;
  input ap_clk;
  input \q0_reg[3]_2 ;
  input \g_2_fu_524[2]_i_14 ;
  input and_ln1759_reg_801_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;

  wire [0:0]E;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire \g_2_fu_524[2]_i_14 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;

  LUT5 #(
    .INIT(32'h0000CA00)) 
    \g_2_fu_524[2]_i_17 
       (.I0(\q0_reg[3]_0 ),
        .I1(\g_2_fu_524[2]_i_14 ),
        .I2(and_ln1759_reg_801_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(cmp41_reg_780_pp0_iter1_reg),
        .O(\q0_reg[3]_1 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_2 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v
   (\q0_reg[1]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    ap_enable_reg_pp0_iter11_reg,
    Q,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    \q0_reg[7]_1 ,
    \q0_reg[6]_1 ,
    \q0_reg[4]_0 ,
    E,
    \q0_reg[1]_1 ,
    ap_clk,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[7]_2 ,
    \g_2_fu_524[5]_i_16 ,
    \g_2_fu_524[6]_i_4 ,
    \g_2_fu_524[6]_i_4_0 ,
    \g_2_fu_524[6]_i_4_1 ,
    \g_2_fu_524[6]_i_4_2 ,
    \g_2_fu_524[6]_i_4_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_2_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_2_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_2_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_9 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_9_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_9_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_5_0 ,
    grp_tpgPatternDPColorSquare_fu_1155_ap_return_2,
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_5_0 ,
    \g_2_fu_524[6]_i_16_0 ,
    \g_2_fu_524[6]_i_16_1 ,
    \g_2_fu_524[6]_i_16_2 ,
    \g_2_fu_524[6]_i_16_3 ,
    and_ln1759_reg_801_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg,
    \g_2_fu_524[4]_i_18 ,
    D);
  output \q0_reg[1]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output ap_enable_reg_pp0_iter11_reg;
  output [1:0]Q;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[4]_0 ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \q0_reg[6]_2 ;
  input \q0_reg[6]_3 ;
  input \q0_reg[7]_2 ;
  input [0:0]\g_2_fu_524[5]_i_16 ;
  input \g_2_fu_524[6]_i_4 ;
  input \g_2_fu_524[6]_i_4_0 ;
  input \g_2_fu_524[6]_i_4_1 ;
  input \g_2_fu_524[6]_i_4_2 ;
  input \g_2_fu_524[6]_i_4_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [1:0]\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[5]_i_2_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[5]_i_2_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_9 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_9_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_9_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_5_0 ;
  input [0:0]grp_tpgPatternDPColorSquare_fu_1155_ap_return_2;
  input \outpix_0_2_0_0_0_load376_fu_528[5]_i_5_0 ;
  input \g_2_fu_524[6]_i_16_0 ;
  input \g_2_fu_524[6]_i_16_1 ;
  input \g_2_fu_524[6]_i_16_2 ;
  input \g_2_fu_524[6]_i_16_3 ;
  input and_ln1759_reg_801_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;
  input [0:0]\g_2_fu_524[4]_i_18 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11_reg;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire [0:0]\g_2_fu_524[4]_i_18 ;
  wire [0:0]\g_2_fu_524[5]_i_16 ;
  wire \g_2_fu_524[6]_i_16_0 ;
  wire \g_2_fu_524[6]_i_16_1 ;
  wire \g_2_fu_524[6]_i_16_2 ;
  wire \g_2_fu_524[6]_i_16_3 ;
  wire \g_2_fu_524[6]_i_4 ;
  wire \g_2_fu_524[6]_i_4_0 ;
  wire \g_2_fu_524[6]_i_4_1 ;
  wire \g_2_fu_524[6]_i_4_2 ;
  wire \g_2_fu_524[6]_i_4_3 ;
  wire [6:6]grp_tpgPatternDPColorSquare_fu_1155_ap_return_1;
  wire [0:0]grp_tpgPatternDPColorSquare_fu_1155_ap_return_2;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_10_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_5_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_5_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_10_n_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ;
  wire [1:0]\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_2_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[5]_i_5_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_9 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_9_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_9_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;

  LUT5 #(
    .INIT(32'h00000CA0)) 
    \g_2_fu_524[4]_i_21 
       (.I0(Q[1]),
        .I1(\g_2_fu_524[4]_i_18 ),
        .I2(and_ln1759_reg_801_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(cmp41_reg_780_pp0_iter1_reg),
        .O(\q0_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \g_2_fu_524[5]_i_25 
       (.I0(\q0_reg[6]_0 ),
        .I1(and_ln1759_reg_801_pp0_iter1_reg),
        .I2(cmp106_reg_787_pp0_iter1_reg),
        .I3(cmp41_reg_780_pp0_iter1_reg),
        .I4(\g_2_fu_524[5]_i_16 ),
        .O(\q0_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \g_2_fu_524[6]_i_16 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1),
        .I1(\g_2_fu_524[6]_i_4 ),
        .I2(\g_2_fu_524[6]_i_4_0 ),
        .I3(\g_2_fu_524[6]_i_4_1 ),
        .I4(\g_2_fu_524[6]_i_4_2 ),
        .I5(\g_2_fu_524[6]_i_4_3 ),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFFFF0E0)) 
    \g_2_fu_524[6]_i_24 
       (.I0(\g_2_fu_524[6]_i_16_0 ),
        .I1(\g_2_fu_524[6]_i_16_1 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\g_2_fu_524[6]_i_16_2 ),
        .I4(\g_2_fu_524[5]_i_16 ),
        .I5(\g_2_fu_524[6]_i_16_3 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1));
  LUT6 #(
    .INIT(64'hAAAAAAAABFAABFBF)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_10 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_0 ),
        .I2(Q[0]),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[3]_i_5_0 ),
        .I5(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .O(\outpix_0_2_0_0_0_load376_fu_528[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[3]_i_5_n_3 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528_reg[3]_1 ),
        .I4(\outpix_0_2_0_0_0_load376_fu_528_reg[3]_2 ),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT6 #(
    .INIT(64'h00000000AAAAA2AA)) 
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_5 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[3]_i_10_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_0 [0]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_2 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAABFAABFAAAAAABF)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_10 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_0 ),
        .I3(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[5]_i_5_0 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_1 ),
        .O(\outpix_0_2_0_0_0_load376_fu_528[5]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA2AA)) 
    \outpix_0_2_0_0_0_load376_fu_528[5]_i_5 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[5]_i_10_n_3 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2 ),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_0 [1]),
        .I4(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_1 ),
        .I5(\outpix_0_2_0_0_0_load376_fu_528[5]_i_2_2 ),
        .O(\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ));
  LUT5 #(
    .INIT(32'hAAAABFAF)) 
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_19 
       (.I0(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9 ),
        .I1(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_0 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\outpix_0_2_0_0_0_load376_fu_528[7]_i_9_1 ),
        .I4(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2),
        .O(\q0_reg[7]_1 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_3 ),
        .Q(\q0_reg[6]_0 ),
        .R(\q0_reg[6]_2 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_2 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y
   (\q0_reg[7]_0 ,
    E,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    \empty_65_reg_808_pp0_iter1_reg_reg[0] ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ,
    \rampVal_2_loc_1_fu_480_reg[2] ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ,
    \q0_reg[3]_0 ,
    \sel_tmp2_reg_815_pp0_iter1_reg_reg[0] ,
    \q0_reg[5]_0 ,
    \q0_reg[7]_1 ,
    ap_clk,
    \q0_reg[2]_0 ,
    \g_2_fu_524[1]_i_6 ,
    \g_2_fu_524[0]_i_6 ,
    \g_2_fu_524[1]_i_6_0 ,
    \g_2_fu_524[1]_i_6_1 ,
    \g_2_fu_524[0]_i_6_0 ,
    \g_2_fu_524[4]_i_7 ,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_10 ,
    icmp_ln1586_reg_3581_pp0_iter10_reg,
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_1 ,
    p_4_in,
    empty_65_reg_808_pp0_iter1_reg,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_2 ,
    \g_2_fu_524[0]_i_6_1 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \g_2_fu_524[3]_i_18 ,
    \g_2_fu_524[1]_i_16_0 ,
    \g_2_fu_524[3]_i_18_0 ,
    \g_2_fu_524[3]_i_18_1 ,
    Q,
    \g_2_fu_524[4]_i_15_0 ,
    \g_2_fu_524[4]_i_15_1 ,
    \g_2_fu_524[4]_i_15_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_2 ,
    p_2_in15_out,
    p_1_in2_in,
    and_ln1759_reg_801_pp0_iter1_reg,
    cmp106_reg_787_pp0_iter1_reg,
    cmp41_reg_780_pp0_iter1_reg,
    sel_tmp2_reg_815_pp0_iter1_reg,
    D);
  output \q0_reg[7]_0 ;
  output [0:0]E;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output [0:0]\empty_65_reg_808_pp0_iter1_reg_reg[0] ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  output \rampVal_2_loc_1_fu_480_reg[2] ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ;
  output \q0_reg[3]_0 ;
  output \sel_tmp2_reg_815_pp0_iter1_reg_reg[0] ;
  output [2:0]\q0_reg[5]_0 ;
  input \q0_reg[7]_1 ;
  input ap_clk;
  input \q0_reg[2]_0 ;
  input \g_2_fu_524[1]_i_6 ;
  input \g_2_fu_524[0]_i_6 ;
  input \g_2_fu_524[1]_i_6_0 ;
  input \g_2_fu_524[1]_i_6_1 ;
  input \g_2_fu_524[0]_i_6_0 ;
  input \g_2_fu_524[4]_i_7 ;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_10 ;
  input icmp_ln1586_reg_3581_pp0_iter10_reg;
  input [2:0]\outpix_0_0_0_0_0_load368_fu_520[6]_i_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_1 ;
  input p_4_in;
  input empty_65_reg_808_pp0_iter1_reg;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_2 ;
  input \g_2_fu_524[0]_i_6_1 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \g_2_fu_524[3]_i_18 ;
  input \g_2_fu_524[1]_i_16_0 ;
  input \g_2_fu_524[3]_i_18_0 ;
  input \g_2_fu_524[3]_i_18_1 ;
  input [0:0]Q;
  input \g_2_fu_524[4]_i_15_0 ;
  input \g_2_fu_524[4]_i_15_1 ;
  input \g_2_fu_524[4]_i_15_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_2 ;
  input p_2_in15_out;
  input p_1_in2_in;
  input and_ln1759_reg_801_pp0_iter1_reg;
  input cmp106_reg_787_pp0_iter1_reg;
  input cmp41_reg_780_pp0_iter1_reg;
  input sel_tmp2_reg_815_pp0_iter1_reg;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln1759_reg_801_pp0_iter1_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp106_reg_787_pp0_iter1_reg;
  wire cmp41_reg_780_pp0_iter1_reg;
  wire empty_65_reg_808_pp0_iter1_reg;
  wire [0:0]\empty_65_reg_808_pp0_iter1_reg_reg[0] ;
  wire \g_2_fu_524[0]_i_6 ;
  wire \g_2_fu_524[0]_i_6_0 ;
  wire \g_2_fu_524[0]_i_6_1 ;
  wire \g_2_fu_524[1]_i_16_0 ;
  wire \g_2_fu_524[1]_i_18_n_3 ;
  wire \g_2_fu_524[1]_i_6 ;
  wire \g_2_fu_524[1]_i_6_0 ;
  wire \g_2_fu_524[1]_i_6_1 ;
  wire \g_2_fu_524[3]_i_18 ;
  wire \g_2_fu_524[3]_i_18_0 ;
  wire \g_2_fu_524[3]_i_18_1 ;
  wire \g_2_fu_524[4]_i_15_0 ;
  wire \g_2_fu_524[4]_i_15_1 ;
  wire \g_2_fu_524[4]_i_15_2 ;
  wire \g_2_fu_524[4]_i_7 ;
  wire [6:3]grp_tpgPatternDPColorSquare_fu_1155_ap_return_0;
  wire [4:1]grp_tpgPatternDPColorSquare_fu_1155_ap_return_1;
  wire icmp_ln1586_reg_3581_pp0_iter10_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_12_n_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_9_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_10 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[3]_i_12_2 ;
  wire [2:0]\outpix_0_0_0_0_0_load368_fu_520[6]_i_3 ;
  wire p_1_in2_in;
  wire p_2_in15_out;
  wire p_4_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire [2:0]\q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_3_[2] ;
  wire \q0_reg_n_3_[3] ;
  wire \q0_reg_n_3_[6] ;
  wire \rampVal_2_loc_1_fu_480_reg[2] ;
  wire sel_tmp2_reg_815_pp0_iter1_reg;
  wire \sel_tmp2_reg_815_pp0_iter1_reg_reg[0] ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \g_2_fu_524[0]_i_12 
       (.I0(\empty_65_reg_808_pp0_iter1_reg_reg[0] ),
        .I1(\g_2_fu_524[1]_i_6 ),
        .I2(\g_2_fu_524[0]_i_6 ),
        .I3(\g_2_fu_524[1]_i_6_0 ),
        .I4(\g_2_fu_524[0]_i_6_1 ),
        .I5(\g_2_fu_524[0]_i_6_0 ),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \g_2_fu_524[1]_i_12 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[1]),
        .I1(\g_2_fu_524[1]_i_6 ),
        .I2(\g_2_fu_524[0]_i_6 ),
        .I3(\g_2_fu_524[1]_i_6_0 ),
        .I4(\g_2_fu_524[1]_i_6_1 ),
        .I5(\g_2_fu_524[0]_i_6_0 ),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \g_2_fu_524[1]_i_16 
       (.I0(\g_2_fu_524[3]_i_18 ),
        .I1(\g_2_fu_524[1]_i_16_0 ),
        .I2(\q0_reg_n_3_[2] ),
        .I3(\g_2_fu_524[3]_i_18_0 ),
        .I4(\empty_65_reg_808_pp0_iter1_reg_reg[0] ),
        .I5(\g_2_fu_524[1]_i_18_n_3 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[1]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \g_2_fu_524[1]_i_18 
       (.I0(\q0_reg_n_3_[2] ),
        .I1(\g_2_fu_524[1]_i_16_0 ),
        .I2(and_ln1759_reg_801_pp0_iter1_reg),
        .I3(cmp106_reg_787_pp0_iter1_reg),
        .I4(cmp41_reg_780_pp0_iter1_reg),
        .O(\g_2_fu_524[1]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h4447000000000000)) 
    \g_2_fu_524[2]_i_16 
       (.I0(sel_tmp2_reg_815_pp0_iter1_reg),
        .I1(cmp41_reg_780_pp0_iter1_reg),
        .I2(cmp106_reg_787_pp0_iter1_reg),
        .I3(and_ln1759_reg_801_pp0_iter1_reg),
        .I4(empty_65_reg_808_pp0_iter1_reg),
        .I5(\q0_reg[7]_0 ),
        .O(\sel_tmp2_reg_815_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \g_2_fu_524[3]_i_22 
       (.I0(\empty_65_reg_808_pp0_iter1_reg_reg[0] ),
        .I1(\g_2_fu_524[3]_i_18_0 ),
        .I2(\g_2_fu_524[3]_i_18_1 ),
        .I3(Q),
        .I4(\g_2_fu_524[3]_i_18 ),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \g_2_fu_524[4]_i_15 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[4]),
        .I1(\g_2_fu_524[1]_i_6 ),
        .I2(\g_2_fu_524[0]_i_6 ),
        .I3(\g_2_fu_524[1]_i_6_0 ),
        .I4(\g_2_fu_524[4]_i_7 ),
        .I5(\g_2_fu_524[0]_i_6_0 ),
        .O(\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0A0C)) 
    \g_2_fu_524[4]_i_18 
       (.I0(\q0_reg[7]_0 ),
        .I1(\g_2_fu_524[4]_i_15_0 ),
        .I2(p_4_in),
        .I3(empty_65_reg_808_pp0_iter1_reg),
        .I4(\g_2_fu_524[4]_i_15_1 ),
        .I5(\g_2_fu_524[4]_i_15_2 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1[4]));
  LUT6 #(
    .INIT(64'hFF02AA0200000000)) 
    \g_2_fu_524[6]_i_36 
       (.I0(empty_65_reg_808_pp0_iter1_reg),
        .I1(and_ln1759_reg_801_pp0_iter1_reg),
        .I2(cmp106_reg_787_pp0_iter1_reg),
        .I3(cmp41_reg_780_pp0_iter1_reg),
        .I4(sel_tmp2_reg_815_pp0_iter1_reg),
        .I5(\q0_reg[7]_0 ),
        .O(\empty_65_reg_808_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h000000008F888888)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_12 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_1 ),
        .I1(\q0_reg_n_3_[2] ),
        .I2(p_4_in),
        .I3(empty_65_reg_808_pp0_iter1_reg),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_2 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_0 ),
        .O(\outpix_0_0_0_0_0_load368_fu_520[2]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0008)) 
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_9 
       (.I0(\outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[6]_i_3 [0]),
        .I2(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_10 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[2]_i_12_n_3 ),
        .O(\rampVal_2_loc_1_fu_480_reg[2] ));
  LUT6 #(
    .INIT(64'h0D0D0D000D0D0D0D)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_12 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[3]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_10 ),
        .I4(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[6]_i_3 [1]),
        .O(\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ));
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    \outpix_0_0_0_0_0_load368_fu_520[3]_i_14 
       (.I0(\q0_reg_n_3_[3] ),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_1 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[3]_i_12_0 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_12_1 ),
        .I4(\outpix_0_0_0_0_0_load368_fu_520[3]_i_12_2 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[3]));
  LUT6 #(
    .INIT(64'h0D0D0D000D0D0D0D)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_12 
       (.I0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[6]),
        .I1(\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_0 ),
        .I2(\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ),
        .I3(\outpix_0_0_0_0_0_load368_fu_520[3]_i_10 ),
        .I4(icmp_ln1586_reg_3581_pp0_iter10_reg),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[6]_i_3 [2]),
        .O(\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ));
  LUT6 #(
    .INIT(64'hFFFF4EEEB1110000)) 
    \outpix_0_0_0_0_0_load368_fu_520[6]_i_17 
       (.I0(p_4_in),
        .I1(empty_65_reg_808_pp0_iter1_reg),
        .I2(p_2_in15_out),
        .I3(p_1_in2_in),
        .I4(\q0_reg_n_3_[6] ),
        .I5(\outpix_0_0_0_0_0_load368_fu_520[2]_i_9_2 ),
        .O(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0[6]));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[6]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[2]_0 ),
        .Q(\q0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q0_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars
   (\q0_reg[1] ,
    \rSerie_V_reg[23] ,
    \q0_reg[6] ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[0] ,
    \q0_reg[1]_3 ,
    \q0_reg[3] ,
    \q0_reg[0]_0 ,
    \q0_reg[1]_4 ,
    \cmp2_i210_reg_1516_reg[0] ,
    \q0_reg[4] ,
    \q0_reg[1]_5 ,
    \q0_reg[7] ,
    grp_tpgPatternTartanColorBars_fu_1248_ap_return_1,
    E,
    ap_clk,
    cmp71_fu_364_p2,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    \q0_reg[2] ,
    \q0_reg[2]_0 ,
    \yCount_V_reg[9]_0 ,
    \cmp50_reg_546_reg[0]_0 ,
    \xCount_V_reg[9]_0 ,
    \xCount_V_reg[9]_1 ,
    \hBarSel_reg[2]_i_3_0 ,
    \xCount_V_reg[7]_0 ,
    \xCount_V_reg[7]_1 ,
    \xCount_V_reg[7]_2 ,
    \yCount_V_reg[9]_1 ,
    \yCount_V_reg[9]_2 ,
    \vBarSel_reg[2]_i_4 ,
    \vBarSel_reg[2]_i_5 ,
    \vBarSel_reg[2]_i_5_0 ,
    \vBarSel_reg[2]_i_4_0 ,
    \vBarSel_reg[2]_i_4_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ,
    Q,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ,
    \g_2_fu_524_reg[6] ,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524_reg[6]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ,
    \outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4] ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ,
    \g_2_fu_524[4]_i_8 );
  output \q0_reg[1] ;
  output \rSerie_V_reg[23] ;
  output \q0_reg[6] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[0] ;
  output \q0_reg[1]_3 ;
  output \q0_reg[3] ;
  output \q0_reg[0]_0 ;
  output \q0_reg[1]_4 ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \q0_reg[4] ;
  output \q0_reg[1]_5 ;
  output \q0_reg[7] ;
  output [2:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  input [0:0]E;
  input ap_clk;
  input cmp71_fu_364_p2;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \q0_reg[2] ;
  input \q0_reg[2]_0 ;
  input \yCount_V_reg[9]_0 ;
  input \cmp50_reg_546_reg[0]_0 ;
  input [13:0]\xCount_V_reg[9]_0 ;
  input \xCount_V_reg[9]_1 ;
  input \hBarSel_reg[2]_i_3_0 ;
  input \xCount_V_reg[7]_0 ;
  input \xCount_V_reg[7]_1 ;
  input \xCount_V_reg[7]_2 ;
  input \yCount_V_reg[9]_1 ;
  input [0:0]\yCount_V_reg[9]_2 ;
  input [13:0]\vBarSel_reg[2]_i_4 ;
  input \vBarSel_reg[2]_i_5 ;
  input \vBarSel_reg[2]_i_5_0 ;
  input \vBarSel_reg[2]_i_4_0 ;
  input \vBarSel_reg[2]_i_4_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  input [0:0]Q;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  input \g_2_fu_524_reg[6] ;
  input \g_2_fu_524_reg[6]_0 ;
  input \g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524_reg[6]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ;
  input \outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ;
  input \g_2_fu_524[4]_i_8 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]add_ln1349_fu_321_p2;
  wire [2:0]add_ln1368_fu_397_p2;
  wire [9:0]add_ln870_fu_334_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n_inv;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp50_reg_546[0]_i_1_n_3 ;
  wire cmp50_reg_546_pp0_iter1_reg;
  wire \cmp50_reg_546_reg[0]_0 ;
  wire \cmp50_reg_546_reg_n_3_[0] ;
  wire cmp71_fu_364_p2;
  wire cmp71_reg_553;
  wire cmp71_reg_553_pp0_iter1_reg;
  wire \g_2_fu_524[4]_i_8 ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire \g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[6]_2 ;
  wire [2:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
  wire hBarSel;
  wire \hBarSel[2]_i_10_n_3 ;
  wire \hBarSel[2]_i_11_n_3 ;
  wire \hBarSel[2]_i_12_n_3 ;
  wire \hBarSel[2]_i_13_n_3 ;
  wire \hBarSel[2]_i_4_n_3 ;
  wire \hBarSel[2]_i_5_n_3 ;
  wire \hBarSel[2]_i_6_n_3 ;
  wire \hBarSel[2]_i_7_n_3 ;
  wire \hBarSel[2]_i_8_n_3 ;
  wire \hBarSel[2]_i_9_n_3 ;
  wire \hBarSel_reg[2]_i_3_0 ;
  wire \hBarSel_reg[2]_i_3_n_10 ;
  wire \hBarSel_reg[2]_i_3_n_7 ;
  wire \hBarSel_reg[2]_i_3_n_8 ;
  wire \hBarSel_reg[2]_i_3_n_9 ;
  wire \hBarSel_reg_n_3_[0] ;
  wire \hBarSel_reg_n_3_[1] ;
  wire \hBarSel_reg_n_3_[2] ;
  wire icmp_ln1057_1_fu_379_p2;
  wire \outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \rSerie_V_reg[23] ;
  wire tpgBarSelRgb_b17_U_n_3;
  wire tpgBarSelYuv_u23_U_n_3;
  wire tpgBarSelYuv_u23_U_n_4;
  wire tpgBarSelYuv_v25_U_n_10;
  wire tpgBarSelYuv_v25_U_n_3;
  wire tpgBarSelYuv_v25_U_n_4;
  wire tpgBarSelYuv_y27_U_n_10;
  wire tpgBarSelYuv_y27_U_n_11;
  wire tpgBarSelYuv_y27_U_n_12;
  wire tpgBarSelYuv_y27_U_n_3;
  wire tpgBarSelYuv_y27_U_n_4;
  wire tpgTartanBarArray_U_n_10;
  wire tpgTartanBarArray_U_n_11;
  wire tpgTartanBarArray_U_n_12;
  wire tpgTartanBarArray_U_n_13;
  wire tpgTartanBarArray_U_n_14;
  wire tpgTartanBarArray_U_n_15;
  wire tpgTartanBarArray_U_n_16;
  wire tpgTartanBarArray_U_n_17;
  wire tpgTartanBarArray_U_n_18;
  wire tpgTartanBarArray_U_n_19;
  wire tpgTartanBarArray_U_n_3;
  wire tpgTartanBarArray_U_n_4;
  wire tpgTartanBarArray_U_n_5;
  wire tpgTartanBarArray_U_n_6;
  wire tpgTartanBarArray_U_n_7;
  wire tpgTartanBarArray_U_n_8;
  wire tpgTartanBarArray_U_n_9;
  wire vBarSel;
  wire \vBarSel[2]_i_1_n_3 ;
  wire [13:0]\vBarSel_reg[2]_i_4 ;
  wire \vBarSel_reg[2]_i_4_0 ;
  wire \vBarSel_reg[2]_i_4_1 ;
  wire \vBarSel_reg[2]_i_5 ;
  wire \vBarSel_reg[2]_i_5_0 ;
  wire \vBarSel_reg_n_3_[0] ;
  wire \vBarSel_reg_n_3_[1] ;
  wire \vBarSel_reg_n_3_[2] ;
  wire [9:0]xCount_V;
  wire [9:0]xCount_V0_in;
  wire \xCount_V[7]_i_10_n_3 ;
  wire \xCount_V[7]_i_2_n_3 ;
  wire \xCount_V[7]_i_3_n_3 ;
  wire \xCount_V[7]_i_4_n_3 ;
  wire \xCount_V[7]_i_5_n_3 ;
  wire \xCount_V[7]_i_6_n_3 ;
  wire \xCount_V[7]_i_7_n_3 ;
  wire \xCount_V[7]_i_8_n_3 ;
  wire \xCount_V[7]_i_9_n_3 ;
  wire \xCount_V[9]_i_1_n_3 ;
  wire \xCount_V[9]_i_4_n_3 ;
  wire \xCount_V[9]_i_5_n_3 ;
  wire \xCount_V_reg[7]_0 ;
  wire \xCount_V_reg[7]_1 ;
  wire \xCount_V_reg[7]_2 ;
  wire \xCount_V_reg[7]_i_1_n_10 ;
  wire \xCount_V_reg[7]_i_1_n_3 ;
  wire \xCount_V_reg[7]_i_1_n_4 ;
  wire \xCount_V_reg[7]_i_1_n_5 ;
  wire \xCount_V_reg[7]_i_1_n_6 ;
  wire \xCount_V_reg[7]_i_1_n_7 ;
  wire \xCount_V_reg[7]_i_1_n_8 ;
  wire \xCount_V_reg[7]_i_1_n_9 ;
  wire [13:0]\xCount_V_reg[9]_0 ;
  wire \xCount_V_reg[9]_1 ;
  wire \xCount_V_reg[9]_i_3_n_10 ;
  wire yCount_V;
  wire \yCount_V[9]_i_2_n_3 ;
  wire \yCount_V[9]_i_4_n_3 ;
  wire [9:0]yCount_V_reg;
  wire \yCount_V_reg[9]_0 ;
  wire \yCount_V_reg[9]_1 ;
  wire [0:0]\yCount_V_reg[9]_2 ;
  wire [7:5]\NLW_hBarSel_reg[2]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_hBarSel_reg[2]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cmp50_reg_546[0]_i_1 
       (.I0(\cmp50_reg_546_reg[0]_0 ),
        .I1(\cmp50_reg_546_reg_n_3_[0] ),
        .I2(\q0_reg[2] ),
        .I3(\q0_reg[2]_0 ),
        .O(\cmp50_reg_546[0]_i_1_n_3 ));
  FDRE \cmp50_reg_546_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\cmp50_reg_546_reg_n_3_[0] ),
        .Q(cmp50_reg_546_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp50_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp50_reg_546[0]_i_1_n_3 ),
        .Q(\cmp50_reg_546_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \cmp71_reg_553_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(cmp71_reg_553),
        .Q(cmp71_reg_553_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp71_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(cmp71_fu_364_p2),
        .Q(cmp71_reg_553),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \hBarSel[0]_i_1 
       (.I0(\hBarSel_reg_n_3_[0] ),
        .O(add_ln1368_fu_397_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hBarSel[1]_i_1 
       (.I0(\hBarSel_reg_n_3_[0] ),
        .I1(\hBarSel_reg_n_3_[1] ),
        .O(add_ln1368_fu_397_p2[1]));
  LUT4 #(
    .INIT(16'h00D0)) 
    \hBarSel[2]_i_1 
       (.I0(\q0_reg[2] ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(icmp_ln1057_1_fu_379_p2),
        .O(hBarSel));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel[2]_i_10 
       (.I0(xCount_V[6]),
        .I1(\xCount_V_reg[9]_0 [11]),
        .I2(xCount_V[7]),
        .I3(\xCount_V_reg[9]_0 [10]),
        .I4(\xCount_V_reg[7]_2 ),
        .I5(\xCount_V_reg[9]_0 [9]),
        .O(\hBarSel[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel[2]_i_11 
       (.I0(xCount_V[4]),
        .I1(\xCount_V_reg[9]_0 [9]),
        .I2(xCount_V[5]),
        .I3(\xCount_V_reg[9]_0 [8]),
        .I4(\xCount_V_reg[7]_1 ),
        .I5(\xCount_V_reg[9]_0 [7]),
        .O(\hBarSel[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel[2]_i_12 
       (.I0(xCount_V[2]),
        .I1(\xCount_V_reg[9]_0 [7]),
        .I2(xCount_V[3]),
        .I3(\xCount_V_reg[9]_0 [6]),
        .I4(\xCount_V_reg[7]_0 ),
        .I5(\xCount_V_reg[9]_0 [5]),
        .O(\hBarSel[2]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel[2]_i_13 
       (.I0(xCount_V[0]),
        .I1(\xCount_V_reg[9]_0 [5]),
        .I2(xCount_V[1]),
        .I3(\xCount_V_reg[9]_0 [4]),
        .I4(\hBarSel_reg[2]_i_3_0 ),
        .O(\hBarSel[2]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hBarSel[2]_i_2 
       (.I0(\hBarSel_reg_n_3_[1] ),
        .I1(\hBarSel_reg_n_3_[0] ),
        .I2(\hBarSel_reg_n_3_[2] ),
        .O(add_ln1368_fu_397_p2[2]));
  LUT6 #(
    .INIT(64'h22B222B222B22127)) 
    \hBarSel[2]_i_4 
       (.I0(\xCount_V_reg[9]_0 [13]),
        .I1(xCount_V[9]),
        .I2(\xCount_V_reg[9]_0 [12]),
        .I3(xCount_V[8]),
        .I4(\xCount_V_reg[9]_0 [11]),
        .I5(\xCount_V_reg[9]_1 ),
        .O(\hBarSel[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel[2]_i_5 
       (.I0(\xCount_V_reg[9]_0 [10]),
        .I1(\xCount_V_reg[7]_2 ),
        .I2(\xCount_V_reg[9]_0 [9]),
        .I3(\xCount_V_reg[9]_0 [11]),
        .I4(xCount_V[6]),
        .I5(xCount_V[7]),
        .O(\hBarSel[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel[2]_i_6 
       (.I0(\xCount_V_reg[9]_0 [8]),
        .I1(\xCount_V_reg[7]_1 ),
        .I2(\xCount_V_reg[9]_0 [7]),
        .I3(\xCount_V_reg[9]_0 [9]),
        .I4(xCount_V[4]),
        .I5(xCount_V[5]),
        .O(\hBarSel[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel[2]_i_7 
       (.I0(\xCount_V_reg[9]_0 [6]),
        .I1(\xCount_V_reg[7]_0 ),
        .I2(\xCount_V_reg[9]_0 [5]),
        .I3(\xCount_V_reg[9]_0 [7]),
        .I4(xCount_V[2]),
        .I5(xCount_V[3]),
        .O(\hBarSel[2]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel[2]_i_8 
       (.I0(\xCount_V_reg[9]_0 [4]),
        .I1(\hBarSel_reg[2]_i_3_0 ),
        .I2(\xCount_V_reg[9]_0 [5]),
        .I3(xCount_V[0]),
        .I4(xCount_V[1]),
        .O(\hBarSel[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hE01E01000100E01E)) 
    \hBarSel[2]_i_9 
       (.I0(\xCount_V_reg[9]_1 ),
        .I1(\xCount_V_reg[9]_0 [11]),
        .I2(\xCount_V_reg[9]_0 [12]),
        .I3(xCount_V[8]),
        .I4(xCount_V[9]),
        .I5(\xCount_V_reg[9]_0 [13]),
        .O(\hBarSel[2]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel),
        .D(add_ln1368_fu_397_p2[0]),
        .Q(\hBarSel_reg_n_3_[0] ),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel),
        .D(add_ln1368_fu_397_p2[1]),
        .Q(\hBarSel_reg_n_3_[1] ),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel),
        .D(add_ln1368_fu_397_p2[2]),
        .Q(\hBarSel_reg_n_3_[2] ),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \hBarSel_reg[2]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_hBarSel_reg[2]_i_3_CO_UNCONNECTED [7:5],icmp_ln1057_1_fu_379_p2,\hBarSel_reg[2]_i_3_n_7 ,\hBarSel_reg[2]_i_3_n_8 ,\hBarSel_reg[2]_i_3_n_9 ,\hBarSel_reg[2]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\hBarSel[2]_i_4_n_3 ,\hBarSel[2]_i_5_n_3 ,\hBarSel[2]_i_6_n_3 ,\hBarSel[2]_i_7_n_3 ,\hBarSel[2]_i_8_n_3 }),
        .O(\NLW_hBarSel_reg[2]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\hBarSel[2]_i_9_n_3 ,\hBarSel[2]_i_10_n_3 ,\hBarSel[2]_i_11_n_3 ,\hBarSel[2]_i_12_n_3 ,\hBarSel[2]_i_13_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_13 tpgBarSelRgb_b17_U
       (.E(tpgBarSelYuv_y27_U_n_4),
        .ap_clk(ap_clk),
        .cmp50_reg_546_pp0_iter1_reg(cmp50_reg_546_pp0_iter1_reg),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_3 (tpgBarSelYuv_v25_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_3_0 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_3_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 (tpgBarSelYuv_v25_U_n_4),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_2 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_3_1 ),
        .\q0_reg[1]_0 (tpgBarSelRgb_b17_U_n_3),
        .\q0_reg[1]_1 (\q0_reg[1]_4 ),
        .\q0_reg[1]_2 (\q0_reg[1]_5 ),
        .\q0_reg[1]_3 (tpgTartanBarArray_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_14 tpgBarSelRgb_r21_U
       (.E(tpgBarSelYuv_y27_U_n_4),
        .Q({tpgBarSelYuv_y27_U_n_10,tpgBarSelYuv_y27_U_n_11,tpgBarSelYuv_y27_U_n_12}),
        .ap_clk(ap_clk),
        .cmp50_reg_546_pp0_iter1_reg(cmp50_reg_546_pp0_iter1_reg),
        .\outpix_0_0_0_0_0_load368_fu_520[1]_i_3 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 (\outpix_0_0_0_0_0_load368_fu_520[1]_i_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[1]_i_3_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_2 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_4 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_4 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 (tpgBarSelYuv_y27_U_n_3),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (\q0_reg[1]_3 ),
        .\q0_reg[1]_5 (tpgTartanBarArray_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22_15 tpgBarSelYuv_u23_U
       (.D({tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7}),
        .E(tpgBarSelYuv_y27_U_n_4),
        .Q({tpgBarSelYuv_u23_U_n_3,tpgBarSelYuv_u23_U_n_4}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24_16 tpgBarSelYuv_v25_U
       (.D({tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19}),
        .E(tpgBarSelYuv_y27_U_n_4),
        .Q(tpgBarSelYuv_v25_U_n_10),
        .ap_clk(ap_clk),
        .\cmp2_i210_reg_1516_reg[0] (\cmp2_i210_reg_1516_reg[0] ),
        .cmp50_reg_546_pp0_iter1_reg(cmp50_reg_546_pp0_iter1_reg),
        .cmp71_reg_553_pp0_iter1_reg(cmp71_reg_553_pp0_iter1_reg),
        .\g_2_fu_524[4]_i_8 (\g_2_fu_524[4]_i_8 ),
        .\g_2_fu_524[6]_i_3_0 (tpgBarSelYuv_y27_U_n_3),
        .\g_2_fu_524[6]_i_3_1 (\q0_reg[2] ),
        .\g_2_fu_524[6]_i_3_2 (\q0_reg[2]_0 ),
        .\g_2_fu_524_reg[6] (\g_2_fu_524_reg[6] ),
        .\g_2_fu_524_reg[6]_0 (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[6]_1 (\g_2_fu_524_reg[6]_1 ),
        .\g_2_fu_524_reg[6]_2 (\g_2_fu_524_reg[6]_2 ),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_return_1(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[0]),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_5 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_5_0 (tpgBarSelRgb_b17_U_n_3),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4] (\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[4]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[4]_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 (\outpix_0_2_0_0_0_load376_fu_528_reg[4]_3 ),
        .\q0_reg[0]_0 (tpgBarSelYuv_v25_U_n_3),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (tpgTartanBarArray_U_n_9),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[6]_0 (tpgBarSelYuv_v25_U_n_4),
        .\q0_reg[6]_1 (\q0_reg[6] ),
        .\q0_reg[6]_2 (tpgTartanBarArray_U_n_8),
        .\q0_reg[7]_0 (\q0_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26_17 tpgBarSelYuv_y27_U
       (.D({tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13,tpgTartanBarArray_U_n_14,tpgTartanBarArray_U_n_15}),
        .E(tpgBarSelYuv_y27_U_n_4),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .cmp50_reg_546_pp0_iter1_reg(cmp50_reg_546_pp0_iter1_reg),
        .cmp71_reg_553_pp0_iter1_reg(cmp71_reg_553_pp0_iter1_reg),
        .\g_2_fu_524[5]_i_4 (tpgBarSelYuv_v25_U_n_4),
        .\g_2_fu_524[7]_i_8 (\g_2_fu_524[4]_i_8 ),
        .\g_2_fu_524[7]_i_8_0 ({tpgBarSelYuv_u23_U_n_3,tpgBarSelYuv_u23_U_n_4}),
        .\g_2_fu_524[7]_i_8_1 (tpgBarSelYuv_v25_U_n_10),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_return_1(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1[2:1]),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_4_0 (\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 ),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_4_1 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_3 (\q0_reg[1] ),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2] (\outpix_0_0_0_0_0_load368_fu_520_reg[2] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[2]_0 ),
        .\q0_reg[0]_2 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[5]_0 ({tpgBarSelYuv_y27_U_n_10,tpgBarSelYuv_y27_U_n_11,tpgBarSelYuv_y27_U_n_12}),
        .\q0_reg[7]_0 (tpgBarSelYuv_y27_U_n_3),
        .\q0_reg[7]_1 (tpgTartanBarArray_U_n_17),
        .\rSerie_V_reg[23] (\rSerie_V_reg[23] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray tpgTartanBarArray_U
       (.CO(tpgTartanBarArray_U_n_3),
        .D({tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7}),
        .E(tpgTartanBarArray_U_n_16),
        .Q({\vBarSel_reg_n_3_[2] ,\vBarSel_reg_n_3_[1] ,\vBarSel_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (tpgTartanBarArray_U_n_5),
        .\q0_reg[0]_1 (tpgTartanBarArray_U_n_9),
        .\q0_reg[1]_0 (tpgTartanBarArray_U_n_4),
        .\q0_reg[1]_1 ({tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19}),
        .\q0_reg[2]_0 (tpgTartanBarArray_U_n_8),
        .\q0_reg[2]_1 ({tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13,tpgTartanBarArray_U_n_14,tpgTartanBarArray_U_n_15}),
        .\q0_reg[2]_2 (tpgTartanBarArray_U_n_17),
        .\q0_reg[2]_3 (\yCount_V_reg[9]_1 ),
        .\q0_reg[2]_4 (\yCount_V_reg[9]_0 ),
        .\q0_reg[2]_5 ({\hBarSel_reg_n_3_[2] ,\hBarSel_reg_n_3_[1] ,\hBarSel_reg_n_3_[0] }),
        .\q0_reg[2]_6 (icmp_ln1057_1_fu_379_p2),
        .\q0_reg[2]_7 (ap_enable_reg_pp0_iter1_reg_0),
        .\q0_reg[2]_8 (\q0_reg[2]_0 ),
        .\q0_reg[2]_9 (\q0_reg[2] ),
        .\vBarSel_reg[2]_i_4_0 (\vBarSel_reg[2]_i_4 ),
        .\vBarSel_reg[2]_i_4_1 (\vBarSel_reg[2]_i_4_0 ),
        .\vBarSel_reg[2]_i_4_2 (\vBarSel_reg[2]_i_4_1 ),
        .\vBarSel_reg[2]_i_5_0 (\vBarSel_reg[2]_i_5 ),
        .\vBarSel_reg[2]_i_5_1 (\vBarSel_reg[2]_i_5_0 ),
        .\yCount_V_reg[9] (yCount_V_reg),
        .\yCount_V_reg[9]_0 (\yCount_V_reg[9]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[0]_i_1 
       (.I0(\vBarSel_reg_n_3_[0] ),
        .O(add_ln1349_fu_321_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vBarSel[1]_i_1 
       (.I0(\vBarSel_reg_n_3_[0] ),
        .I1(\vBarSel_reg_n_3_[1] ),
        .O(add_ln1349_fu_321_p2[1]));
  LUT5 #(
    .INIT(32'h000000D0)) 
    \vBarSel[2]_i_1 
       (.I0(\q0_reg[2] ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\yCount_V_reg[9]_0 ),
        .I4(\yCount_V_reg[9]_1 ),
        .O(\vBarSel[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00D0000000000000)) 
    \vBarSel[2]_i_2 
       (.I0(\q0_reg[2] ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\yCount_V_reg[9]_0 ),
        .I4(tpgTartanBarArray_U_n_3),
        .I5(\yCount_V_reg[9]_1 ),
        .O(vBarSel));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \vBarSel[2]_i_3 
       (.I0(\vBarSel_reg_n_3_[1] ),
        .I1(\vBarSel_reg_n_3_[0] ),
        .I2(\vBarSel_reg_n_3_[2] ),
        .O(add_ln1349_fu_321_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(vBarSel),
        .D(add_ln1349_fu_321_p2[0]),
        .Q(\vBarSel_reg_n_3_[0] ),
        .R(\vBarSel[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(vBarSel),
        .D(add_ln1349_fu_321_p2[1]),
        .Q(\vBarSel_reg_n_3_[1] ),
        .R(\vBarSel[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(vBarSel),
        .D(add_ln1349_fu_321_p2[2]),
        .Q(\vBarSel_reg_n_3_[2] ),
        .R(\vBarSel[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \xCount_V[7]_i_10 
       (.I0(\xCount_V_reg[9]_0 [2]),
        .I1(\xCount_V_reg[9]_0 [3]),
        .I2(\xCount_V_reg[9]_0 [0]),
        .I3(\xCount_V_reg[9]_0 [1]),
        .I4(\xCount_V_reg[9]_0 [4]),
        .I5(icmp_ln1057_1_fu_379_p2),
        .O(\xCount_V[7]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[7]_i_2 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .O(\xCount_V[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V[7]_i_3 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [11]),
        .I2(\xCount_V_reg[9]_0 [10]),
        .I3(\xCount_V_reg[7]_2 ),
        .I4(\xCount_V_reg[9]_0 [9]),
        .I5(xCount_V[7]),
        .O(\xCount_V[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V[7]_i_4 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [9]),
        .I2(\xCount_V_reg[7]_2 ),
        .I3(\xCount_V_reg[9]_0 [10]),
        .I4(xCount_V[6]),
        .O(\xCount_V[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_5 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [9]),
        .I2(\xCount_V_reg[7]_2 ),
        .I3(xCount_V[5]),
        .O(\xCount_V[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V[7]_i_6 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [7]),
        .I2(\xCount_V_reg[7]_1 ),
        .I3(\xCount_V_reg[9]_0 [8]),
        .I4(xCount_V[4]),
        .O(\xCount_V[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V[7]_i_7 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [7]),
        .I2(\xCount_V_reg[9]_0 [6]),
        .I3(\xCount_V_reg[7]_0 ),
        .I4(\xCount_V_reg[9]_0 [5]),
        .I5(xCount_V[3]),
        .O(\xCount_V[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V[7]_i_8 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [5]),
        .I2(\xCount_V_reg[7]_0 ),
        .I3(\xCount_V_reg[9]_0 [6]),
        .I4(xCount_V[2]),
        .O(\xCount_V[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_9 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [5]),
        .I2(\xCount_V_reg[7]_0 ),
        .I3(xCount_V[1]),
        .O(\xCount_V[7]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \xCount_V[9]_i_1 
       (.I0(\q0_reg[2] ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\yCount_V_reg[9]_0 ),
        .O(\xCount_V[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFE01000001FE)) 
    \xCount_V[9]_i_4 
       (.I0(\xCount_V_reg[9]_0 [12]),
        .I1(\xCount_V_reg[9]_1 ),
        .I2(\xCount_V_reg[9]_0 [11]),
        .I3(\xCount_V_reg[9]_0 [13]),
        .I4(icmp_ln1057_1_fu_379_p2),
        .I5(xCount_V[9]),
        .O(\xCount_V[9]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V[9]_i_5 
       (.I0(icmp_ln1057_1_fu_379_p2),
        .I1(\xCount_V_reg[9]_0 [11]),
        .I2(\xCount_V_reg[9]_1 ),
        .I3(\xCount_V_reg[9]_0 [12]),
        .I4(xCount_V[8]),
        .O(\xCount_V[9]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[0] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[0]),
        .Q(xCount_V[0]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[1] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[1]),
        .Q(xCount_V[1]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[2] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[2]),
        .Q(xCount_V[2]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[3] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[3]),
        .Q(xCount_V[3]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[4] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[4]),
        .Q(xCount_V[4]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[5] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[5]),
        .Q(xCount_V[5]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[6] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[6]),
        .Q(xCount_V[6]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[7] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[7]),
        .Q(xCount_V[7]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_reg[7]_i_1 
       (.CI(xCount_V[0]),
        .CI_TOP(1'b0),
        .CO({\xCount_V_reg[7]_i_1_n_3 ,\xCount_V_reg[7]_i_1_n_4 ,\xCount_V_reg[7]_i_1_n_5 ,\xCount_V_reg[7]_i_1_n_6 ,\xCount_V_reg[7]_i_1_n_7 ,\xCount_V_reg[7]_i_1_n_8 ,\xCount_V_reg[7]_i_1_n_9 ,\xCount_V_reg[7]_i_1_n_10 }),
        .DI({xCount_V[7:1],\xCount_V[7]_i_2_n_3 }),
        .O(xCount_V0_in[7:0]),
        .S({\xCount_V[7]_i_3_n_3 ,\xCount_V[7]_i_4_n_3 ,\xCount_V[7]_i_5_n_3 ,\xCount_V[7]_i_6_n_3 ,\xCount_V[7]_i_7_n_3 ,\xCount_V[7]_i_8_n_3 ,\xCount_V[7]_i_9_n_3 ,\xCount_V[7]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[8] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[8]),
        .Q(xCount_V[8]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[9] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_16),
        .D(xCount_V0_in[9]),
        .Q(xCount_V[9]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xCount_V_reg[9]_i_3 
       (.CI(\xCount_V_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_reg[9]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,xCount_V[8]}),
        .O({\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED [7:2],xCount_V0_in[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V[9]_i_4_n_3 ,\xCount_V[9]_i_5_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[0]_i_1 
       (.I0(yCount_V_reg[0]),
        .O(add_ln870_fu_334_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[1]_i_1 
       (.I0(yCount_V_reg[0]),
        .I1(yCount_V_reg[1]),
        .O(add_ln870_fu_334_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V[2]_i_1 
       (.I0(yCount_V_reg[1]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[2]),
        .O(add_ln870_fu_334_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V[3]_i_1 
       (.I0(yCount_V_reg[2]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[1]),
        .I3(yCount_V_reg[3]),
        .O(add_ln870_fu_334_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V[4]_i_1 
       (.I0(yCount_V_reg[3]),
        .I1(yCount_V_reg[1]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[2]),
        .I4(yCount_V_reg[4]),
        .O(add_ln870_fu_334_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V[5]_i_1 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[3]),
        .I5(yCount_V_reg[5]),
        .O(add_ln870_fu_334_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V[6]_i_1 
       (.I0(\yCount_V[9]_i_4_n_3 ),
        .I1(yCount_V_reg[6]),
        .O(add_ln870_fu_334_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \yCount_V[7]_i_1 
       (.I0(yCount_V_reg[6]),
        .I1(\yCount_V[9]_i_4_n_3 ),
        .I2(yCount_V_reg[7]),
        .O(add_ln870_fu_334_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_V[8]_i_1 
       (.I0(yCount_V_reg[7]),
        .I1(\yCount_V[9]_i_4_n_3 ),
        .I2(yCount_V_reg[6]),
        .I3(yCount_V_reg[8]),
        .O(add_ln870_fu_334_p2[8]));
  LUT6 #(
    .INIT(64'h00D000D0000000D0)) 
    \yCount_V[9]_i_1 
       (.I0(\q0_reg[2] ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\yCount_V_reg[9]_0 ),
        .I4(\yCount_V_reg[9]_1 ),
        .I5(tpgTartanBarArray_U_n_3),
        .O(yCount_V));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    \yCount_V[9]_i_2 
       (.I0(\q0_reg[2] ),
        .I1(\q0_reg[2]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\yCount_V_reg[9]_0 ),
        .I4(\yCount_V_reg[9]_1 ),
        .I5(tpgTartanBarArray_U_n_3),
        .O(\yCount_V[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \yCount_V[9]_i_3 
       (.I0(yCount_V_reg[8]),
        .I1(yCount_V_reg[6]),
        .I2(\yCount_V[9]_i_4_n_3 ),
        .I3(yCount_V_reg[7]),
        .I4(yCount_V_reg[9]),
        .O(add_ln870_fu_334_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V[9]_i_4 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[3]),
        .I5(yCount_V_reg[5]),
        .O(\yCount_V[9]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[0] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[0]),
        .Q(yCount_V_reg[0]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[1] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[1]),
        .Q(yCount_V_reg[1]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[2] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[2]),
        .Q(yCount_V_reg[2]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[3] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[3]),
        .Q(yCount_V_reg[3]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[4] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[4]),
        .Q(yCount_V_reg[4]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[5] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[5]),
        .Q(yCount_V_reg[5]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[6] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[6]),
        .Q(yCount_V_reg[6]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[7] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[7]),
        .Q(yCount_V_reg[7]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[8] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[8]),
        .Q(yCount_V_reg[8]),
        .R(yCount_V));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[9] 
       (.C(ap_clk),
        .CE(\yCount_V[9]_i_2_n_3 ),
        .D(add_ln870_fu_334_p2[9]),
        .Q(yCount_V_reg[9]),
        .R(yCount_V));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray
   (CO,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    D,
    \q0_reg[2]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_1 ,
    E,
    \q0_reg[2]_2 ,
    \q0_reg[1]_1 ,
    \q0_reg[2]_3 ,
    Q,
    \q0_reg[2]_4 ,
    \q0_reg[2]_5 ,
    \q0_reg[2]_6 ,
    \yCount_V_reg[9] ,
    \yCount_V_reg[9]_0 ,
    \vBarSel_reg[2]_i_4_0 ,
    \vBarSel_reg[2]_i_5_0 ,
    \vBarSel_reg[2]_i_5_1 ,
    \vBarSel_reg[2]_i_4_1 ,
    \vBarSel_reg[2]_i_4_2 ,
    \q0_reg[2]_7 ,
    \q0_reg[2]_8 ,
    \q0_reg[2]_9 ,
    ap_clk);
  output [0:0]CO;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output [1:0]D;
  output \q0_reg[2]_0 ;
  output \q0_reg[0]_1 ;
  output [5:0]\q0_reg[2]_1 ;
  output [0:0]E;
  output \q0_reg[2]_2 ;
  output [1:0]\q0_reg[1]_1 ;
  input \q0_reg[2]_3 ;
  input [2:0]Q;
  input \q0_reg[2]_4 ;
  input [2:0]\q0_reg[2]_5 ;
  input [0:0]\q0_reg[2]_6 ;
  input [9:0]\yCount_V_reg[9] ;
  input [0:0]\yCount_V_reg[9]_0 ;
  input [13:0]\vBarSel_reg[2]_i_4_0 ;
  input \vBarSel_reg[2]_i_5_0 ;
  input \vBarSel_reg[2]_i_5_1 ;
  input \vBarSel_reg[2]_i_4_1 ;
  input \vBarSel_reg[2]_i_4_2 ;
  input \q0_reg[2]_7 ;
  input \q0_reg[2]_8 ;
  input \q0_reg[2]_9 ;
  input ap_clk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire [2:0]p_0_out;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1]_0 ;
  wire [1:0]\q0_reg[1]_1 ;
  wire \q0_reg[2]_0 ;
  wire [5:0]\q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire \q0_reg[2]_3 ;
  wire \q0_reg[2]_4 ;
  wire [2:0]\q0_reg[2]_5 ;
  wire [0:0]\q0_reg[2]_6 ;
  wire \q0_reg[2]_7 ;
  wire \q0_reg[2]_8 ;
  wire \q0_reg[2]_9 ;
  wire [5:0]sel;
  wire [2:0]tpgTartanBarArray_q0;
  wire \vBarSel[2]_i_10_n_3 ;
  wire \vBarSel[2]_i_11_n_3 ;
  wire \vBarSel[2]_i_12_n_3 ;
  wire \vBarSel[2]_i_13_n_3 ;
  wire \vBarSel[2]_i_14_n_3 ;
  wire \vBarSel[2]_i_15_n_3 ;
  wire \vBarSel[2]_i_16_n_3 ;
  wire \vBarSel[2]_i_7_n_3 ;
  wire \vBarSel[2]_i_8_n_3 ;
  wire \vBarSel[2]_i_9_n_3 ;
  wire [13:0]\vBarSel_reg[2]_i_4_0 ;
  wire \vBarSel_reg[2]_i_4_1 ;
  wire \vBarSel_reg[2]_i_4_2 ;
  wire \vBarSel_reg[2]_i_4_n_10 ;
  wire \vBarSel_reg[2]_i_4_n_9 ;
  wire \vBarSel_reg[2]_i_5_0 ;
  wire \vBarSel_reg[2]_i_5_1 ;
  wire \vBarSel_reg[2]_i_5_n_10 ;
  wire \vBarSel_reg[2]_i_5_n_3 ;
  wire \vBarSel_reg[2]_i_5_n_4 ;
  wire \vBarSel_reg[2]_i_5_n_5 ;
  wire \vBarSel_reg[2]_i_5_n_6 ;
  wire \vBarSel_reg[2]_i_5_n_7 ;
  wire \vBarSel_reg[2]_i_5_n_8 ;
  wire \vBarSel_reg[2]_i_5_n_9 ;
  wire [9:0]\yCount_V_reg[9] ;
  wire [0:0]\yCount_V_reg[9]_0 ;
  wire [7:3]\NLW_vBarSel_reg[2]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_vBarSel_reg[2]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_vBarSel_reg[2]_i_5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[0]));
  LUT3 #(
    .INIT(8'h82)) 
    g0_b0__0_i_1
       (.I0(\q0_reg[2]_4 ),
        .I1(\q0_reg[2]_5 [0]),
        .I2(\q0_reg[2]_6 ),
        .O(sel[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    g0_b0__0_i_2
       (.I0(\q0_reg[2]_4 ),
        .I1(\q0_reg[2]_5 [0]),
        .I2(\q0_reg[2]_6 ),
        .I3(\q0_reg[2]_5 [1]),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    g0_b0__0_i_3
       (.I0(\q0_reg[2]_4 ),
        .I1(\q0_reg[2]_5 [1]),
        .I2(\q0_reg[2]_6 ),
        .I3(\q0_reg[2]_5 [0]),
        .I4(\q0_reg[2]_5 [2]),
        .O(sel[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hF028)) 
    g0_b0__0_i_4
       (.I0(\q0_reg[2]_3 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(\q0_reg[2]_4 ),
        .O(sel[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hCCCC2888)) 
    g0_b0__0_i_5
       (.I0(\q0_reg[2]_3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(CO),
        .I4(\q0_reg[2]_4 ),
        .O(sel[4]));
  LUT6 #(
    .INIT(64'hAEEEEEEE40000000)) 
    g0_b0__0_i_6
       (.I0(\q0_reg[2]_4 ),
        .I1(\q0_reg[2]_3 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(CO),
        .I5(Q[2]),
        .O(sel[5]));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__2 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1__3 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__6 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__7 
       (.I0(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__8 
       (.I0(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__1 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1__2 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1__5 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[2]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__6 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__2 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_2__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1__0__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__3__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__4 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1__5 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(D[1]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(tpgTartanBarArray_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(tpgTartanBarArray_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(tpgTartanBarArray_q0[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[2]_i_10 
       (.I0(\yCount_V_reg[9] [6]),
        .I1(\vBarSel_reg[2]_i_4_0 [10]),
        .I2(\vBarSel_reg[2]_i_4_1 ),
        .I3(\vBarSel_reg[2]_i_4_0 [9]),
        .O(\vBarSel[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_11 
       (.I0(\yCount_V_reg[9] [5]),
        .I1(\vBarSel_reg[2]_i_4_0 [9]),
        .I2(\vBarSel_reg[2]_i_4_0 [7]),
        .I3(\vBarSel_reg[2]_i_5_1 ),
        .I4(\vBarSel_reg[2]_i_4_0 [6]),
        .I5(\vBarSel_reg[2]_i_4_0 [8]),
        .O(\vBarSel[2]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_12 
       (.I0(\yCount_V_reg[9] [4]),
        .I1(\vBarSel_reg[2]_i_4_0 [8]),
        .I2(\vBarSel_reg[2]_i_4_0 [6]),
        .I3(\vBarSel_reg[2]_i_5_1 ),
        .I4(\vBarSel_reg[2]_i_4_0 [7]),
        .O(\vBarSel[2]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_13 
       (.I0(\yCount_V_reg[9] [3]),
        .I1(\vBarSel_reg[2]_i_4_0 [7]),
        .I2(\vBarSel_reg[2]_i_4_0 [5]),
        .I3(\vBarSel_reg[2]_i_5_0 ),
        .I4(\vBarSel_reg[2]_i_4_0 [4]),
        .I5(\vBarSel_reg[2]_i_4_0 [6]),
        .O(\vBarSel[2]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_14 
       (.I0(\yCount_V_reg[9] [2]),
        .I1(\vBarSel_reg[2]_i_4_0 [6]),
        .I2(\vBarSel_reg[2]_i_4_0 [4]),
        .I3(\vBarSel_reg[2]_i_5_0 ),
        .I4(\vBarSel_reg[2]_i_4_0 [5]),
        .O(\vBarSel[2]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[2]_i_15 
       (.I0(\yCount_V_reg[9] [1]),
        .I1(\vBarSel_reg[2]_i_4_0 [5]),
        .I2(\vBarSel_reg[2]_i_5_0 ),
        .I3(\vBarSel_reg[2]_i_4_0 [4]),
        .O(\vBarSel[2]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_16 
       (.I0(\yCount_V_reg[9] [0]),
        .I1(\vBarSel_reg[2]_i_4_0 [4]),
        .I2(\vBarSel_reg[2]_i_4_0 [1]),
        .I3(\vBarSel_reg[2]_i_4_0 [0]),
        .I4(\vBarSel_reg[2]_i_4_0 [3]),
        .I5(\vBarSel_reg[2]_i_4_0 [2]),
        .O(\vBarSel[2]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_7 
       (.I0(\yCount_V_reg[9] [9]),
        .I1(\vBarSel_reg[2]_i_4_0 [13]),
        .I2(\vBarSel_reg[2]_i_4_0 [11]),
        .I3(\vBarSel_reg[2]_i_4_2 ),
        .I4(\vBarSel_reg[2]_i_4_0 [12]),
        .O(\vBarSel[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_8 
       (.I0(\yCount_V_reg[9] [8]),
        .I1(\vBarSel_reg[2]_i_4_0 [12]),
        .I2(\vBarSel_reg[2]_i_4_0 [10]),
        .I3(\vBarSel_reg[2]_i_4_1 ),
        .I4(\vBarSel_reg[2]_i_4_0 [9]),
        .I5(\vBarSel_reg[2]_i_4_0 [11]),
        .O(\vBarSel[2]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_9 
       (.I0(\yCount_V_reg[9] [7]),
        .I1(\vBarSel_reg[2]_i_4_0 [11]),
        .I2(\vBarSel_reg[2]_i_4_0 [9]),
        .I3(\vBarSel_reg[2]_i_4_1 ),
        .I4(\vBarSel_reg[2]_i_4_0 [10]),
        .O(\vBarSel[2]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \vBarSel_reg[2]_i_4 
       (.CI(\vBarSel_reg[2]_i_5_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_vBarSel_reg[2]_i_4_CO_UNCONNECTED [7:3],CO,\vBarSel_reg[2]_i_4_n_9 ,\vBarSel_reg[2]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\yCount_V_reg[9] [9:8]}),
        .O(\NLW_vBarSel_reg[2]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\yCount_V_reg[9]_0 ,\vBarSel[2]_i_7_n_3 ,\vBarSel[2]_i_8_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \vBarSel_reg[2]_i_5 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\vBarSel_reg[2]_i_5_n_3 ,\vBarSel_reg[2]_i_5_n_4 ,\vBarSel_reg[2]_i_5_n_5 ,\vBarSel_reg[2]_i_5_n_6 ,\vBarSel_reg[2]_i_5_n_7 ,\vBarSel_reg[2]_i_5_n_8 ,\vBarSel_reg[2]_i_5_n_9 ,\vBarSel_reg[2]_i_5_n_10 }),
        .DI(\yCount_V_reg[9] [7:0]),
        .O(\NLW_vBarSel_reg[2]_i_5_O_UNCONNECTED [7:0]),
        .S({\vBarSel[2]_i_9_n_3 ,\vBarSel[2]_i_10_n_3 ,\vBarSel[2]_i_11_n_3 ,\vBarSel[2]_i_12_n_3 ,\vBarSel[2]_i_13_n_3 ,\vBarSel[2]_i_14_n_3 ,\vBarSel[2]_i_15_n_3 ,\vBarSel[2]_i_16_n_3 }));
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V[9]_i_2 
       (.I0(\q0_reg[2]_7 ),
        .I1(\q0_reg[2]_8 ),
        .I2(\q0_reg[2]_9 ),
        .O(E));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg
   (ap_clk,
    ap_rst_n,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input fid_in;
  output [23:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire CTRL_s_axi_U_n_100;
  wire CTRL_s_axi_U_n_101;
  wire CTRL_s_axi_U_n_102;
  wire CTRL_s_axi_U_n_103;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_105;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_107;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_109;
  wire CTRL_s_axi_U_n_110;
  wire CTRL_s_axi_U_n_111;
  wire CTRL_s_axi_U_n_112;
  wire CTRL_s_axi_U_n_113;
  wire CTRL_s_axi_U_n_115;
  wire CTRL_s_axi_U_n_116;
  wire CTRL_s_axi_U_n_117;
  wire CTRL_s_axi_U_n_120;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_122;
  wire CTRL_s_axi_U_n_123;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_125;
  wire CTRL_s_axi_U_n_126;
  wire CTRL_s_axi_U_n_127;
  wire CTRL_s_axi_U_n_128;
  wire CTRL_s_axi_U_n_129;
  wire CTRL_s_axi_U_n_130;
  wire CTRL_s_axi_U_n_131;
  wire CTRL_s_axi_U_n_132;
  wire CTRL_s_axi_U_n_133;
  wire CTRL_s_axi_U_n_134;
  wire CTRL_s_axi_U_n_135;
  wire CTRL_s_axi_U_n_136;
  wire CTRL_s_axi_U_n_137;
  wire CTRL_s_axi_U_n_138;
  wire CTRL_s_axi_U_n_139;
  wire CTRL_s_axi_U_n_140;
  wire CTRL_s_axi_U_n_141;
  wire CTRL_s_axi_U_n_142;
  wire CTRL_s_axi_U_n_143;
  wire CTRL_s_axi_U_n_144;
  wire CTRL_s_axi_U_n_145;
  wire CTRL_s_axi_U_n_146;
  wire CTRL_s_axi_U_n_147;
  wire CTRL_s_axi_U_n_148;
  wire CTRL_s_axi_U_n_149;
  wire CTRL_s_axi_U_n_150;
  wire CTRL_s_axi_U_n_151;
  wire CTRL_s_axi_U_n_152;
  wire CTRL_s_axi_U_n_153;
  wire CTRL_s_axi_U_n_154;
  wire CTRL_s_axi_U_n_155;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_171;
  wire CTRL_s_axi_U_n_176;
  wire CTRL_s_axi_U_n_177;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_180;
  wire CTRL_s_axi_U_n_181;
  wire CTRL_s_axi_U_n_183;
  wire CTRL_s_axi_U_n_184;
  wire CTRL_s_axi_U_n_187;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_192;
  wire CTRL_s_axi_U_n_194;
  wire CTRL_s_axi_U_n_198;
  wire CTRL_s_axi_U_n_199;
  wire CTRL_s_axi_U_n_202;
  wire CTRL_s_axi_U_n_205;
  wire CTRL_s_axi_U_n_206;
  wire CTRL_s_axi_U_n_207;
  wire CTRL_s_axi_U_n_208;
  wire CTRL_s_axi_U_n_209;
  wire CTRL_s_axi_U_n_210;
  wire CTRL_s_axi_U_n_211;
  wire CTRL_s_axi_U_n_212;
  wire CTRL_s_axi_U_n_381;
  wire CTRL_s_axi_U_n_382;
  wire CTRL_s_axi_U_n_383;
  wire CTRL_s_axi_U_n_384;
  wire CTRL_s_axi_U_n_385;
  wire CTRL_s_axi_U_n_386;
  wire CTRL_s_axi_U_n_387;
  wire CTRL_s_axi_U_n_388;
  wire CTRL_s_axi_U_n_389;
  wire CTRL_s_axi_U_n_390;
  wire CTRL_s_axi_U_n_391;
  wire CTRL_s_axi_U_n_392;
  wire CTRL_s_axi_U_n_393;
  wire CTRL_s_axi_U_n_394;
  wire CTRL_s_axi_U_n_395;
  wire CTRL_s_axi_U_n_396;
  wire CTRL_s_axi_U_n_397;
  wire CTRL_s_axi_U_n_4;
  wire CTRL_s_axi_U_n_53;
  wire CTRL_s_axi_U_n_54;
  wire CTRL_s_axi_U_n_55;
  wire CTRL_s_axi_U_n_56;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_66;
  wire CTRL_s_axi_U_n_69;
  wire CTRL_s_axi_U_n_70;
  wire CTRL_s_axi_U_n_71;
  wire CTRL_s_axi_U_n_72;
  wire CTRL_s_axi_U_n_73;
  wire CTRL_s_axi_U_n_74;
  wire CTRL_s_axi_U_n_75;
  wire CTRL_s_axi_U_n_76;
  wire CTRL_s_axi_U_n_77;
  wire CTRL_s_axi_U_n_78;
  wire CTRL_s_axi_U_n_79;
  wire CTRL_s_axi_U_n_80;
  wire CTRL_s_axi_U_n_81;
  wire CTRL_s_axi_U_n_82;
  wire CTRL_s_axi_U_n_83;
  wire CTRL_s_axi_U_n_84;
  wire CTRL_s_axi_U_n_85;
  wire CTRL_s_axi_U_n_86;
  wire CTRL_s_axi_U_n_87;
  wire CTRL_s_axi_U_n_88;
  wire CTRL_s_axi_U_n_89;
  wire CTRL_s_axi_U_n_90;
  wire CTRL_s_axi_U_n_91;
  wire CTRL_s_axi_U_n_92;
  wire CTRL_s_axi_U_n_93;
  wire CTRL_s_axi_U_n_96;
  wire CTRL_s_axi_U_n_97;
  wire CTRL_s_axi_U_n_98;
  wire CTRL_s_axi_U_n_99;
  wire \MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ;
  wire \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_condition_pp0_exit_iter0_state2 ;
  wire \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_enable_reg_pp0_iter0 ;
  wire [11:0]\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 ;
  wire [15:0]ZplateHorContDelta;
  wire [14:0]ZplateHorContStart;
  wire [15:0]ZplateVerContDelta;
  wire [15:0]ZplateVerContStart;
  wire [31:0]add_ln458_fu_551_p2;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_n_3;
  wire [15:0]bck_motion_en;
  wire [1:0]bckgndId;
  wire bckgndYUV_full_n;
  wire [7:0]boxColorB;
  wire [7:0]boxColorG;
  wire [7:0]boxColorR;
  wire [15:0]boxSize;
  wire [7:0]colorFormat;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_308;
  wire count_new_0_reg_3080;
  wire \count_new_0_reg_308[31]_i_10_n_3 ;
  wire \count_new_0_reg_308[31]_i_11_n_3 ;
  wire \count_new_0_reg_308[31]_i_12_n_3 ;
  wire \count_new_0_reg_308[31]_i_13_n_3 ;
  wire \count_new_0_reg_308[31]_i_14_n_3 ;
  wire \count_new_0_reg_308[31]_i_5_n_3 ;
  wire \count_new_0_reg_308[31]_i_6_n_3 ;
  wire \count_new_0_reg_308[31]_i_7_n_3 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_10 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_3 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_4 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_5 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_6 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_7 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_8 ;
  wire \count_new_0_reg_308_reg[16]_i_1_n_9 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_10 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_3 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_4 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_5 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_6 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_7 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_8 ;
  wire \count_new_0_reg_308_reg[24]_i_1_n_9 ;
  wire \count_new_0_reg_308_reg[31]_i_3_n_10 ;
  wire \count_new_0_reg_308_reg[31]_i_3_n_5 ;
  wire \count_new_0_reg_308_reg[31]_i_3_n_6 ;
  wire \count_new_0_reg_308_reg[31]_i_3_n_7 ;
  wire \count_new_0_reg_308_reg[31]_i_3_n_8 ;
  wire \count_new_0_reg_308_reg[31]_i_3_n_9 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_10 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_3 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_4 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_5 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_6 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_7 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_8 ;
  wire \count_new_0_reg_308_reg[8]_i_1_n_9 ;
  wire \count_new_0_reg_308_reg_n_3_[0] ;
  wire \count_new_0_reg_308_reg_n_3_[10] ;
  wire \count_new_0_reg_308_reg_n_3_[11] ;
  wire \count_new_0_reg_308_reg_n_3_[12] ;
  wire \count_new_0_reg_308_reg_n_3_[13] ;
  wire \count_new_0_reg_308_reg_n_3_[14] ;
  wire \count_new_0_reg_308_reg_n_3_[15] ;
  wire \count_new_0_reg_308_reg_n_3_[16] ;
  wire \count_new_0_reg_308_reg_n_3_[17] ;
  wire \count_new_0_reg_308_reg_n_3_[18] ;
  wire \count_new_0_reg_308_reg_n_3_[19] ;
  wire \count_new_0_reg_308_reg_n_3_[1] ;
  wire \count_new_0_reg_308_reg_n_3_[20] ;
  wire \count_new_0_reg_308_reg_n_3_[21] ;
  wire \count_new_0_reg_308_reg_n_3_[22] ;
  wire \count_new_0_reg_308_reg_n_3_[23] ;
  wire \count_new_0_reg_308_reg_n_3_[24] ;
  wire \count_new_0_reg_308_reg_n_3_[25] ;
  wire \count_new_0_reg_308_reg_n_3_[26] ;
  wire \count_new_0_reg_308_reg_n_3_[27] ;
  wire \count_new_0_reg_308_reg_n_3_[28] ;
  wire \count_new_0_reg_308_reg_n_3_[29] ;
  wire \count_new_0_reg_308_reg_n_3_[2] ;
  wire \count_new_0_reg_308_reg_n_3_[30] ;
  wire \count_new_0_reg_308_reg_n_3_[31] ;
  wire \count_new_0_reg_308_reg_n_3_[3] ;
  wire \count_new_0_reg_308_reg_n_3_[4] ;
  wire \count_new_0_reg_308_reg_n_3_[5] ;
  wire \count_new_0_reg_308_reg_n_3_[6] ;
  wire \count_new_0_reg_308_reg_n_3_[7] ;
  wire \count_new_0_reg_308_reg_n_3_[8] ;
  wire \count_new_0_reg_308_reg_n_3_[9] ;
  wire [15:0]crossHairX;
  wire [15:0]crossHairY;
  wire fid;
  wire fid_in;
  wire [1:0]field_id;
  wire grp_reg_unsigned_short_s_fu_535_n_5;
  wire grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  wire [23:0]grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TDATA;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  wire grp_v_tpgHlsDataFlow_fu_319_n_103;
  wire grp_v_tpgHlsDataFlow_fu_319_n_117;
  wire grp_v_tpgHlsDataFlow_fu_319_n_118;
  wire grp_v_tpgHlsDataFlow_fu_319_n_119;
  wire grp_v_tpgHlsDataFlow_fu_319_n_127;
  wire grp_v_tpgHlsDataFlow_fu_319_n_136;
  wire grp_v_tpgHlsDataFlow_fu_319_n_137;
  wire grp_v_tpgHlsDataFlow_fu_319_n_138;
  wire grp_v_tpgHlsDataFlow_fu_319_n_139;
  wire grp_v_tpgHlsDataFlow_fu_319_n_140;
  wire grp_v_tpgHlsDataFlow_fu_319_n_141;
  wire grp_v_tpgHlsDataFlow_fu_319_n_142;
  wire grp_v_tpgHlsDataFlow_fu_319_n_143;
  wire grp_v_tpgHlsDataFlow_fu_319_n_144;
  wire grp_v_tpgHlsDataFlow_fu_319_n_145;
  wire grp_v_tpgHlsDataFlow_fu_319_n_146;
  wire grp_v_tpgHlsDataFlow_fu_319_n_147;
  wire grp_v_tpgHlsDataFlow_fu_319_n_148;
  wire grp_v_tpgHlsDataFlow_fu_319_n_149;
  wire grp_v_tpgHlsDataFlow_fu_319_n_151;
  wire grp_v_tpgHlsDataFlow_fu_319_n_152;
  wire grp_v_tpgHlsDataFlow_fu_319_n_153;
  wire grp_v_tpgHlsDataFlow_fu_319_n_154;
  wire grp_v_tpgHlsDataFlow_fu_319_n_155;
  wire grp_v_tpgHlsDataFlow_fu_319_n_156;
  wire grp_v_tpgHlsDataFlow_fu_319_n_157;
  wire grp_v_tpgHlsDataFlow_fu_319_n_158;
  wire grp_v_tpgHlsDataFlow_fu_319_n_159;
  wire grp_v_tpgHlsDataFlow_fu_319_n_160;
  wire grp_v_tpgHlsDataFlow_fu_319_n_161;
  wire grp_v_tpgHlsDataFlow_fu_319_n_162;
  wire grp_v_tpgHlsDataFlow_fu_319_n_163;
  wire grp_v_tpgHlsDataFlow_fu_319_n_164;
  wire grp_v_tpgHlsDataFlow_fu_319_n_165;
  wire grp_v_tpgHlsDataFlow_fu_319_n_166;
  wire grp_v_tpgHlsDataFlow_fu_319_n_167;
  wire grp_v_tpgHlsDataFlow_fu_319_n_168;
  wire grp_v_tpgHlsDataFlow_fu_319_n_169;
  wire grp_v_tpgHlsDataFlow_fu_319_n_170;
  wire grp_v_tpgHlsDataFlow_fu_319_n_171;
  wire grp_v_tpgHlsDataFlow_fu_319_n_175;
  wire grp_v_tpgHlsDataFlow_fu_319_n_176;
  wire grp_v_tpgHlsDataFlow_fu_319_n_177;
  wire grp_v_tpgHlsDataFlow_fu_319_n_178;
  wire grp_v_tpgHlsDataFlow_fu_319_n_182;
  wire grp_v_tpgHlsDataFlow_fu_319_n_183;
  wire grp_v_tpgHlsDataFlow_fu_319_n_184;
  wire grp_v_tpgHlsDataFlow_fu_319_n_185;
  wire grp_v_tpgHlsDataFlow_fu_319_n_186;
  wire grp_v_tpgHlsDataFlow_fu_319_n_187;
  wire grp_v_tpgHlsDataFlow_fu_319_n_188;
  wire grp_v_tpgHlsDataFlow_fu_319_n_189;
  wire grp_v_tpgHlsDataFlow_fu_319_n_190;
  wire grp_v_tpgHlsDataFlow_fu_319_n_191;
  wire grp_v_tpgHlsDataFlow_fu_319_n_192;
  wire grp_v_tpgHlsDataFlow_fu_319_n_193;
  wire grp_v_tpgHlsDataFlow_fu_319_n_194;
  wire grp_v_tpgHlsDataFlow_fu_319_n_195;
  wire grp_v_tpgHlsDataFlow_fu_319_n_196;
  wire grp_v_tpgHlsDataFlow_fu_319_n_197;
  wire grp_v_tpgHlsDataFlow_fu_319_n_198;
  wire grp_v_tpgHlsDataFlow_fu_319_n_199;
  wire grp_v_tpgHlsDataFlow_fu_319_n_200;
  wire grp_v_tpgHlsDataFlow_fu_319_n_207;
  wire grp_v_tpgHlsDataFlow_fu_319_n_208;
  wire grp_v_tpgHlsDataFlow_fu_319_n_209;
  wire grp_v_tpgHlsDataFlow_fu_319_n_210;
  wire grp_v_tpgHlsDataFlow_fu_319_n_211;
  wire grp_v_tpgHlsDataFlow_fu_319_n_212;
  wire grp_v_tpgHlsDataFlow_fu_319_n_213;
  wire grp_v_tpgHlsDataFlow_fu_319_n_214;
  wire grp_v_tpgHlsDataFlow_fu_319_n_215;
  wire grp_v_tpgHlsDataFlow_fu_319_n_216;
  wire grp_v_tpgHlsDataFlow_fu_319_n_36;
  wire grp_v_tpgHlsDataFlow_fu_319_n_37;
  wire grp_v_tpgHlsDataFlow_fu_319_n_38;
  wire grp_v_tpgHlsDataFlow_fu_319_n_39;
  wire grp_v_tpgHlsDataFlow_fu_319_n_4;
  wire grp_v_tpgHlsDataFlow_fu_319_n_40;
  wire grp_v_tpgHlsDataFlow_fu_319_n_41;
  wire grp_v_tpgHlsDataFlow_fu_319_n_42;
  wire grp_v_tpgHlsDataFlow_fu_319_n_43;
  wire grp_v_tpgHlsDataFlow_fu_319_n_44;
  wire grp_v_tpgHlsDataFlow_fu_319_n_45;
  wire grp_v_tpgHlsDataFlow_fu_319_n_46;
  wire grp_v_tpgHlsDataFlow_fu_319_n_47;
  wire grp_v_tpgHlsDataFlow_fu_319_n_49;
  wire grp_v_tpgHlsDataFlow_fu_319_n_5;
  wire grp_v_tpgHlsDataFlow_fu_319_n_50;
  wire grp_v_tpgHlsDataFlow_fu_319_n_53;
  wire grp_v_tpgHlsDataFlow_fu_319_n_59;
  wire grp_v_tpgHlsDataFlow_fu_319_n_6;
  wire grp_v_tpgHlsDataFlow_fu_319_n_60;
  wire grp_v_tpgHlsDataFlow_fu_319_n_63;
  wire grp_v_tpgHlsDataFlow_fu_319_n_64;
  wire grp_v_tpgHlsDataFlow_fu_319_n_65;
  wire grp_v_tpgHlsDataFlow_fu_319_n_7;
  wire grp_v_tpgHlsDataFlow_fu_319_n_74;
  wire grp_v_tpgHlsDataFlow_fu_319_n_76;
  wire grp_v_tpgHlsDataFlow_fu_319_n_77;
  wire grp_v_tpgHlsDataFlow_fu_319_n_79;
  wire grp_v_tpgHlsDataFlow_fu_319_n_8;
  wire [15:0]height;
  wire icmp_ln456_reg_609;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]maskId;
  wire [7:0]motionSpeed;
  wire [7:0]ovrlayId;
  wire p_0_in;
  wire p_reg_reg_i_2_n_47;
  wire p_reg_reg_i_2_n_48;
  wire p_reg_reg_i_2_n_49;
  wire p_reg_reg_i_2_n_50;
  wire p_reg_reg_i_3_n_100;
  wire p_reg_reg_i_3_n_101;
  wire p_reg_reg_i_3_n_102;
  wire p_reg_reg_i_3_n_87;
  wire p_reg_reg_i_3_n_88;
  wire p_reg_reg_i_3_n_89;
  wire p_reg_reg_i_3_n_90;
  wire p_reg_reg_i_3_n_91;
  wire p_reg_reg_i_3_n_92;
  wire p_reg_reg_i_3_n_93;
  wire p_reg_reg_i_3_n_94;
  wire p_reg_reg_i_3_n_95;
  wire p_reg_reg_i_3_n_96;
  wire p_reg_reg_i_3_n_97;
  wire p_reg_reg_i_3_n_98;
  wire p_reg_reg_i_3_n_99;
  wire s;
  wire \s[0]_i_10_n_3 ;
  wire \s[0]_i_11_n_3 ;
  wire \s[0]_i_12_n_3 ;
  wire \s[0]_i_13_n_3 ;
  wire \s[0]_i_14_n_3 ;
  wire \s[0]_i_15_n_3 ;
  wire \s[0]_i_16_n_3 ;
  wire \s[0]_i_17_n_3 ;
  wire \s[0]_i_18_n_3 ;
  wire \s[0]_i_19_n_3 ;
  wire \s[0]_i_20_n_3 ;
  wire \s[0]_i_21_n_3 ;
  wire \s[0]_i_4_n_3 ;
  wire \s[0]_i_6_n_3 ;
  wire \s[0]_i_7_n_3 ;
  wire \s[0]_i_8_n_3 ;
  wire \s[0]_i_9_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_11 ;
  wire \s_reg[0]_i_2_n_12 ;
  wire \s_reg[0]_i_2_n_13 ;
  wire \s_reg[0]_i_2_n_14 ;
  wire \s_reg[0]_i_2_n_15 ;
  wire \s_reg[0]_i_2_n_16 ;
  wire \s_reg[0]_i_2_n_17 ;
  wire \s_reg[0]_i_2_n_18 ;
  wire \s_reg[0]_i_2_n_3 ;
  wire \s_reg[0]_i_2_n_4 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[0]_i_3_n_10 ;
  wire \s_reg[0]_i_3_n_5 ;
  wire \s_reg[0]_i_3_n_6 ;
  wire \s_reg[0]_i_3_n_7 ;
  wire \s_reg[0]_i_3_n_8 ;
  wire \s_reg[0]_i_3_n_9 ;
  wire \s_reg[0]_i_5_n_10 ;
  wire \s_reg[0]_i_5_n_3 ;
  wire \s_reg[0]_i_5_n_4 ;
  wire \s_reg[0]_i_5_n_5 ;
  wire \s_reg[0]_i_5_n_6 ;
  wire \s_reg[0]_i_5_n_7 ;
  wire \s_reg[0]_i_5_n_8 ;
  wire \s_reg[0]_i_5_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_11 ;
  wire \s_reg[16]_i_1_n_12 ;
  wire \s_reg[16]_i_1_n_13 ;
  wire \s_reg[16]_i_1_n_14 ;
  wire \s_reg[16]_i_1_n_15 ;
  wire \s_reg[16]_i_1_n_16 ;
  wire \s_reg[16]_i_1_n_17 ;
  wire \s_reg[16]_i_1_n_18 ;
  wire \s_reg[16]_i_1_n_3 ;
  wire \s_reg[16]_i_1_n_4 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_11 ;
  wire \s_reg[24]_i_1_n_12 ;
  wire \s_reg[24]_i_1_n_13 ;
  wire \s_reg[24]_i_1_n_14 ;
  wire \s_reg[24]_i_1_n_15 ;
  wire \s_reg[24]_i_1_n_16 ;
  wire \s_reg[24]_i_1_n_17 ;
  wire \s_reg[24]_i_1_n_18 ;
  wire \s_reg[24]_i_1_n_4 ;
  wire \s_reg[24]_i_1_n_5 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_11 ;
  wire \s_reg[8]_i_1_n_12 ;
  wire \s_reg[8]_i_1_n_13 ;
  wire \s_reg[8]_i_1_n_14 ;
  wire \s_reg[8]_i_1_n_15 ;
  wire \s_reg[8]_i_1_n_16 ;
  wire \s_reg[8]_i_1_n_17 ;
  wire \s_reg[8]_i_1_n_18 ;
  wire \s_reg[8]_i_1_n_3 ;
  wire \s_reg[8]_i_1_n_4 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_3_[0] ;
  wire \s_reg_n_3_[1] ;
  wire \s_reg_n_3_[2] ;
  wire [28:0]tmp_1_fu_567_p4;
  wire [1:0]\tpgBackground_U0/Sel_fu_1083_p4 ;
  wire \tpgBackground_U0/ap_CS_fsm_state1 ;
  wire \tpgBackground_U0/cmp2_i210_reg_1516 ;
  wire \tpgBackground_U0/cmp51_i_fu_900_p2 ;
  wire \tpgBackground_U0/cmp6_i_fu_830_p2 ;
  wire [7:7]\tpgBackground_U0/conv_i6_i224_reg_1536 ;
  wire [6:6]\tpgBackground_U0/conv_i_i276_reg_1561 ;
  wire [16:16]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_2_fu_2475_p2 ;
  wire [15:8]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_3_fu_2471_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_block_pp0_stage0_subdone ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter1 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter10 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter11 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter12 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter5 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter8 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter9 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/conv_i_i_cast_cast_reg_3534 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198_ap_return_0 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg ;
  wire [6:5]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/add_ln1399_fu_238_p2 ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224_d ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/icmp_ln1405_2_fu_274_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/icmp_ln1429_fu_386_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/vHatch0 ;
  wire [9:3]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/yCount_V_2_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/and_ln1759_fu_509_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/sel_tmp2_fu_527_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/cmp71_fu_364_p2 ;
  wire [6:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248_ap_return_0 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575_pp0_iter8_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1051_reg_3609_pp0_iter9_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1286_reg_3601_pp0_iter4_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/p_60_in ;
  wire [15:15]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/phi_mul_fu_464_reg ;
  wire [27:21]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V ;
  wire [7:2]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter10_reg ;
  wire [7:2]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter10_reg ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/sub_ln223_fu_1632_p2 ;
  wire [8:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/trunc_ln521_reg_3552_pp0_iter10_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/xBar_V ;
  wire [15:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter8_reg ;
  wire [14:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zext_ln1259_fu_2452_p1 ;
  wire [5:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out ;
  wire \tpgBackground_U0/icmp_fu_916_p2 ;
  wire \tpgBackground_U0/icmp_ln519_fu_800_p2 ;
  wire \tpgBackground_U0/or_ln1594_reg_1667 ;
  wire [10:1]\tpgBackground_U0/p_0_in ;
  wire [6:2]\tpgBackground_U0/rampStart_load_reg_1425 ;
  wire [6:0]\tpgBackground_U0/rampStart_reg ;
  wire [15:3]\tpgBackground_U0/y_3_reg_1597 ;
  wire [15:0]width;
  wire [7:6]\NLW_count_new_0_reg_308_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_count_new_0_reg_308_reg[31]_i_3_O_UNCONNECTED ;
  wire [15:0]NLW_p_reg_reg_i_2_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_p_reg_reg_i_2_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_p_reg_reg_i_2_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_p_reg_reg_i_2_CASDOUTPB_UNCONNECTED;
  wire [15:4]NLW_p_reg_reg_i_2_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_p_reg_reg_i_2_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_p_reg_reg_i_2_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_p_reg_reg_i_2_DOUTPBDOUTP_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_CASOUTDBITERR_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_CASOUTSBITERR_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_DBITERR_UNCONNECTED;
  wire NLW_p_reg_reg_i_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_p_reg_reg_i_3_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_p_reg_reg_i_3_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_3_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_3_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_p_reg_reg_i_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_p_reg_reg_i_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_p_reg_reg_i_3_RDADDRECC_UNCONNECTED;
  wire [7:7]\NLW_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_s_reg[24]_i_1_CO_UNCONNECTED ;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/icmp_ln1405_2_fu_274_p2 ),
        .D({CTRL_s_axi_U_n_54,CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62,\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224_d }),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/xBar_V ),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .O({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_3_fu_2471_p2 [15:12],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_3_fu_2471_p2 [8]}),
        .Q(colorFormat),
        .S(grp_v_tpgHlsDataFlow_fu_319_n_118),
        .SR(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/vHatch0 ),
        .SS(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624 ),
        .and_ln1759_fu_509_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/and_ln1759_fu_509_p2 ),
        .\ap_CS_fsm[4]_i_2_0 ({grp_v_tpgHlsDataFlow_fu_319_n_59,grp_v_tpgHlsDataFlow_fu_319_n_60,\tpgBackground_U0/Sel_fu_1083_p4 ,grp_v_tpgHlsDataFlow_fu_319_n_63,grp_v_tpgHlsDataFlow_fu_319_n_64,grp_v_tpgHlsDataFlow_fu_319_n_65}),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm[1]),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_condition_pp0_exit_iter0_state2 ),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter0_reg(CTRL_s_axi_U_n_180),
        .ap_enable_reg_pp0_iter1(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter10(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter10 ),
        .ap_enable_reg_pp0_iter11(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter11 ),
        .ap_enable_reg_pp0_iter11_reg(CTRL_s_axi_U_n_69),
        .ap_enable_reg_pp0_iter11_reg_0(CTRL_s_axi_U_n_70),
        .ap_enable_reg_pp0_iter11_reg_1(CTRL_s_axi_U_n_71),
        .ap_enable_reg_pp0_iter11_reg_10(CTRL_s_axi_U_n_100),
        .ap_enable_reg_pp0_iter11_reg_11(CTRL_s_axi_U_n_124),
        .ap_enable_reg_pp0_iter11_reg_12(CTRL_s_axi_U_n_138),
        .ap_enable_reg_pp0_iter11_reg_13(CTRL_s_axi_U_n_147),
        .ap_enable_reg_pp0_iter11_reg_14(CTRL_s_axi_U_n_148),
        .ap_enable_reg_pp0_iter11_reg_15(CTRL_s_axi_U_n_151),
        .ap_enable_reg_pp0_iter11_reg_16(CTRL_s_axi_U_n_153),
        .ap_enable_reg_pp0_iter11_reg_17(CTRL_s_axi_U_n_154),
        .ap_enable_reg_pp0_iter11_reg_18(CTRL_s_axi_U_n_381),
        .ap_enable_reg_pp0_iter11_reg_19(CTRL_s_axi_U_n_383),
        .ap_enable_reg_pp0_iter11_reg_2(CTRL_s_axi_U_n_72),
        .ap_enable_reg_pp0_iter11_reg_3(CTRL_s_axi_U_n_73),
        .ap_enable_reg_pp0_iter11_reg_4(CTRL_s_axi_U_n_74),
        .ap_enable_reg_pp0_iter11_reg_5(CTRL_s_axi_U_n_75),
        .ap_enable_reg_pp0_iter11_reg_6(CTRL_s_axi_U_n_81),
        .ap_enable_reg_pp0_iter11_reg_7(CTRL_s_axi_U_n_84),
        .ap_enable_reg_pp0_iter11_reg_8(CTRL_s_axi_U_n_87),
        .ap_enable_reg_pp0_iter11_reg_9(CTRL_s_axi_U_n_93),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter1_reg(CTRL_s_axi_U_n_132),
        .ap_enable_reg_pp0_iter5(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter5 ),
        .ap_enable_reg_pp0_iter8(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter8 ),
        .ap_enable_reg_pp0_iter9(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter9 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .auto_restart_status_reg_0(\ap_CS_fsm_reg_n_3_[0] ),
        .\b_reg_3624_pp0_iter10_reg_reg[7]__0 (CTRL_s_axi_U_n_123),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\cmp106_reg_787_reg[0] (CTRL_s_axi_U_n_16),
        .\cmp106_reg_787_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_4),
        .\cmp18187_reg_358_reg[0] (CTRL_s_axi_U_n_194),
        .\cmp18187_reg_358_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_79),
        .\cmp18187_reg_358_reg[0]_1 (\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ),
        .cmp2_i210_reg_1516(\tpgBackground_U0/cmp2_i210_reg_1516 ),
        .\cmp2_i210_reg_1516_reg[0] (CTRL_s_axi_U_n_103),
        .\cmp2_i210_reg_1516_reg[0]_0 (CTRL_s_axi_U_n_140),
        .cmp51_i_fu_900_p2(\tpgBackground_U0/cmp51_i_fu_900_p2 ),
        .\cmp57_reg_560_reg[0] (CTRL_s_axi_U_n_53),
        .\cmp57_reg_560_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_8),
        .cmp6_i_fu_830_p2(\tpgBackground_U0/cmp6_i_fu_830_p2 ),
        .cmp71_fu_364_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/cmp71_fu_364_p2 ),
        .conv_i6_i224_reg_1536(\tpgBackground_U0/conv_i6_i224_reg_1536 ),
        .\conv_i_i260_reg_1556_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_74),
        .conv_i_i276_reg_1561(\tpgBackground_U0/conv_i_i276_reg_1561 ),
        .conv_i_i_cast_cast_reg_3534(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/conv_i_i_cast_cast_reg_3534 ),
        .\conv_i_i_cast_cast_reg_3534_reg[7] (CTRL_s_axi_U_n_146),
        .\empty_65_reg_808_reg[0] (CTRL_s_axi_U_n_4),
        .\empty_65_reg_808_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_5),
        .\empty_65_reg_808_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_319_n_103),
        .fid_INST_0_i_4(grp_v_tpgHlsDataFlow_fu_319_n_76),
        .fid_in(fid_in),
        .\fid_in[0] (CTRL_s_axi_U_n_176),
        .\g_2_fu_524[0]_i_3 (grp_v_tpgHlsDataFlow_fu_319_n_170),
        .\g_2_fu_524[0]_i_3_0 (grp_v_tpgHlsDataFlow_fu_319_n_47),
        .\g_2_fu_524_reg[5] (grp_v_tpgHlsDataFlow_fu_319_n_197),
        .\g_2_fu_524_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_319_n_168),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198_ap_return_0 ),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg ),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248_ap_return_0 ),
        .icmp_fu_916_p2(\tpgBackground_U0/icmp_fu_916_p2 ),
        .icmp_ln1028_reg_3575(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575 ),
        .icmp_ln1028_reg_3575_pp0_iter8_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575_pp0_iter8_reg ),
        .\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 (CTRL_s_axi_U_n_129),
        .icmp_ln1051_reg_3609_pp0_iter9_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1051_reg_3609_pp0_iter9_reg ),
        .icmp_ln1286_reg_3601_pp0_iter4_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1286_reg_3601_pp0_iter4_reg ),
        .\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] (CTRL_s_axi_U_n_126),
        .icmp_ln519_fu_800_p2(\tpgBackground_U0/icmp_ln519_fu_800_p2 ),
        .\icmp_ln976_reg_362_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_77),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[14]_0 (ZplateHorContStart),
        .\int_ZplateHorContStart_reg[15]_0 (CTRL_s_axi_U_n_155),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .\int_ZplateVerContStart_reg[15]_0 (ZplateVerContStart),
        .\int_bck_motion_en_reg[15]_0 (bck_motion_en),
        .\int_bckgndId_reg[0]_0 (CTRL_s_axi_U_n_77),
        .\int_bckgndId_reg[0]_1 (CTRL_s_axi_U_n_80),
        .\int_bckgndId_reg[0]_10 (CTRL_s_axi_U_n_106),
        .\int_bckgndId_reg[0]_11 (CTRL_s_axi_U_n_107),
        .\int_bckgndId_reg[0]_12 (CTRL_s_axi_U_n_110),
        .\int_bckgndId_reg[0]_13 (CTRL_s_axi_U_n_117),
        .\int_bckgndId_reg[0]_14 (CTRL_s_axi_U_n_133),
        .\int_bckgndId_reg[0]_15 (CTRL_s_axi_U_n_136),
        .\int_bckgndId_reg[0]_16 (CTRL_s_axi_U_n_142),
        .\int_bckgndId_reg[0]_17 (CTRL_s_axi_U_n_143),
        .\int_bckgndId_reg[0]_18 (CTRL_s_axi_U_n_149),
        .\int_bckgndId_reg[0]_19 (CTRL_s_axi_U_n_150),
        .\int_bckgndId_reg[0]_2 (CTRL_s_axi_U_n_83),
        .\int_bckgndId_reg[0]_20 (CTRL_s_axi_U_n_385),
        .\int_bckgndId_reg[0]_21 (CTRL_s_axi_U_n_386),
        .\int_bckgndId_reg[0]_22 (CTRL_s_axi_U_n_388),
        .\int_bckgndId_reg[0]_3 (CTRL_s_axi_U_n_92),
        .\int_bckgndId_reg[0]_4 (CTRL_s_axi_U_n_97),
        .\int_bckgndId_reg[0]_5 (CTRL_s_axi_U_n_99),
        .\int_bckgndId_reg[0]_6 (CTRL_s_axi_U_n_101),
        .\int_bckgndId_reg[0]_7 (CTRL_s_axi_U_n_102),
        .\int_bckgndId_reg[0]_8 (CTRL_s_axi_U_n_104),
        .\int_bckgndId_reg[0]_9 (CTRL_s_axi_U_n_105),
        .\int_bckgndId_reg[1]_0 (CTRL_s_axi_U_n_88),
        .\int_bckgndId_reg[1]_1 (bckgndId),
        .\int_bckgndId_reg[1]_10 (CTRL_s_axi_U_n_131),
        .\int_bckgndId_reg[1]_11 (CTRL_s_axi_U_n_144),
        .\int_bckgndId_reg[1]_12 (CTRL_s_axi_U_n_145),
        .\int_bckgndId_reg[1]_13 (CTRL_s_axi_U_n_152),
        .\int_bckgndId_reg[1]_14 (CTRL_s_axi_U_n_384),
        .\int_bckgndId_reg[1]_15 (CTRL_s_axi_U_n_387),
        .\int_bckgndId_reg[1]_16 (CTRL_s_axi_U_n_396),
        .\int_bckgndId_reg[1]_2 (CTRL_s_axi_U_n_109),
        .\int_bckgndId_reg[1]_3 (CTRL_s_axi_U_n_112),
        .\int_bckgndId_reg[1]_4 (CTRL_s_axi_U_n_115),
        .\int_bckgndId_reg[1]_5 (CTRL_s_axi_U_n_116),
        .\int_bckgndId_reg[1]_6 (CTRL_s_axi_U_n_121),
        .\int_bckgndId_reg[1]_7 (CTRL_s_axi_U_n_122),
        .\int_bckgndId_reg[1]_8 (CTRL_s_axi_U_n_125),
        .\int_bckgndId_reg[1]_9 (CTRL_s_axi_U_n_127),
        .\int_bckgndId_reg[2]_0 (CTRL_s_axi_U_n_108),
        .\int_bckgndId_reg[3]_0 (CTRL_s_axi_U_n_111),
        .\int_bckgndId_reg[3]_1 (CTRL_s_axi_U_n_139),
        .\int_bckgndId_reg[5]_0 (CTRL_s_axi_U_n_96),
        .\int_bckgndId_reg[5]_1 (CTRL_s_axi_U_n_137),
        .\int_boxColorB_reg[7]_0 (boxColorB),
        .\int_boxColorG_reg[7]_0 (boxColorG),
        .\int_boxColorR_reg[7]_0 (boxColorR),
        .\int_boxSize_reg[15]_0 (boxSize),
        .\int_colorFormat_reg[0]_0 (CTRL_s_axi_U_n_389),
        .\int_colorFormat_reg[0]_1 (CTRL_s_axi_U_n_390),
        .\int_colorFormat_reg[0]_2 (CTRL_s_axi_U_n_391),
        .\int_colorFormat_reg[0]_3 (CTRL_s_axi_U_n_392),
        .\int_colorFormat_reg[0]_4 (CTRL_s_axi_U_n_393),
        .\int_colorFormat_reg[0]_5 (CTRL_s_axi_U_n_394),
        .\int_colorFormat_reg[0]_6 (CTRL_s_axi_U_n_395),
        .\int_colorFormat_reg[0]_7 (CTRL_s_axi_U_n_397),
        .\int_colorFormat_reg[5]_0 (CTRL_s_axi_U_n_6),
        .\int_crossHairX_reg[15]_0 (crossHairX),
        .\int_crossHairY_reg[15]_0 (crossHairY),
        .\int_field_id_reg[0]_0 (CTRL_s_axi_U_n_181),
        .\int_field_id_reg[10]_0 (CTRL_s_axi_U_n_177),
        .\int_field_id_reg[1]_0 (field_id),
        .\int_height_reg[15]_0 (height),
        .\int_height_reg[3]_0 (CTRL_s_axi_U_n_66),
        .\int_height_reg[4]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/add_ln1399_fu_238_p2 ),
        .\int_height_reg[6]_0 (CTRL_s_axi_U_n_171),
        .\int_maskId_reg[7]_0 (maskId),
        .\int_motionSpeed_reg[6]_0 ({CTRL_s_axi_U_n_206,CTRL_s_axi_U_n_207,CTRL_s_axi_U_n_208,CTRL_s_axi_U_n_209,CTRL_s_axi_U_n_210,CTRL_s_axi_U_n_211,CTRL_s_axi_U_n_212}),
        .\int_motionSpeed_reg[7]_0 (motionSpeed),
        .\int_ovrlayId_reg[7]_0 (ovrlayId),
        .\int_width_reg[13]_0 ({\tpgBackground_U0/p_0_in [10:8],CTRL_s_axi_U_n_198,CTRL_s_axi_U_n_199,\tpgBackground_U0/p_0_in [5:4],CTRL_s_axi_U_n_202,\tpgBackground_U0/p_0_in [2:1],CTRL_s_axi_U_n_205}),
        .\int_width_reg[15]_0 (width),
        .\int_width_reg[9]_0 ({\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [11],CTRL_s_axi_U_n_183,CTRL_s_axi_U_n_184,\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [8:7],CTRL_s_axi_U_n_187,\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [5:2],CTRL_s_axi_U_n_192,\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [0]}),
        .internal_full_n_reg(CTRL_s_axi_U_n_113),
        .interrupt(interrupt),
        .or_ln1594_reg_1667(\tpgBackground_U0/or_ln1594_reg_1667 ),
        .\outpix_0_0_0_0_0_load368_fu_520[1]_i_3_0 (grp_v_tpgHlsDataFlow_fu_319_n_144),
        .\outpix_0_0_0_0_0_load368_fu_520[2]_i_4 (grp_v_tpgHlsDataFlow_fu_319_n_188),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_13_0 (grp_v_tpgHlsDataFlow_fu_319_n_152),
        .\outpix_0_0_0_0_0_load368_fu_520[3]_i_3_0 (grp_v_tpgHlsDataFlow_fu_319_n_146),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_2_0 (grp_v_tpgHlsDataFlow_fu_319_n_145),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_2_1 (grp_v_tpgHlsDataFlow_fu_319_n_189),
        .\outpix_0_0_0_0_0_load368_fu_520[6]_i_4_0 (grp_v_tpgHlsDataFlow_fu_319_n_50),
        .\outpix_0_0_0_0_0_load368_fu_520[6]_i_9_0 (grp_v_tpgHlsDataFlow_fu_319_n_156),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_17_0 (grp_v_tpgHlsDataFlow_fu_319_n_169),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_208),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_186),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1] (grp_v_tpgHlsDataFlow_fu_319_n_187),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_319_n_162),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_319_n_163),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3] (grp_v_tpgHlsDataFlow_fu_319_n_184),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_319_n_143),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_1 (grp_v_tpgHlsDataFlow_fu_319_n_176),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_2 (grp_v_tpgHlsDataFlow_fu_319_n_191),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_3 (grp_v_tpgHlsDataFlow_fu_319_n_164),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4] (grp_v_tpgHlsDataFlow_fu_319_n_192),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_319_n_160),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[5] (grp_v_tpgHlsDataFlow_fu_319_n_161),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_319_n_177),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[5]_1 (grp_v_tpgHlsDataFlow_fu_319_n_190),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[5]_2 (grp_v_tpgHlsDataFlow_fu_319_n_147),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[5]_3 ({grp_v_tpgHlsDataFlow_fu_319_n_215,grp_v_tpgHlsDataFlow_fu_319_n_216}),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V [27:24],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V [22:21]}),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_319_n_178),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6]_1 (grp_v_tpgHlsDataFlow_fu_319_n_148),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6]_2 (grp_v_tpgHlsDataFlow_fu_319_n_194),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6]_3 ({\tpgBackground_U0/rampStart_load_reg_1425 [6:5],\tpgBackground_U0/rampStart_load_reg_1425 [2]}),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6]_4 (grp_v_tpgHlsDataFlow_fu_319_n_175),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_49),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_319_n_183),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 (grp_v_tpgHlsDataFlow_fu_319_n_210),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_7 (grp_v_tpgHlsDataFlow_fu_319_n_167),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_7_0 (grp_v_tpgHlsDataFlow_fu_319_n_171),
        .\outpix_0_2_0_0_0_load376_fu_528[4]_i_3 (grp_v_tpgHlsDataFlow_fu_319_n_182),
        .\outpix_0_2_0_0_0_load376_fu_528[4]_i_6_0 (grp_v_tpgHlsDataFlow_fu_319_n_209),
        .\outpix_0_2_0_0_0_load376_fu_528[5]_i_4 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out [5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out [1]}),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_13 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_2_fu_2475_p2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 (grp_v_tpgHlsDataFlow_fu_319_n_196),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 (grp_v_tpgHlsDataFlow_fu_319_n_142),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_149),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_151),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_319_n_157),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_2 (grp_v_tpgHlsDataFlow_fu_319_n_53),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_3 (grp_v_tpgHlsDataFlow_fu_319_n_165),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1] (grp_v_tpgHlsDataFlow_fu_319_n_166),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_319_n_211),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3] (grp_v_tpgHlsDataFlow_fu_319_n_138),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4] (grp_v_tpgHlsDataFlow_fu_319_n_139),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_319_n_153),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5] (grp_v_tpgHlsDataFlow_fu_319_n_140),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_319_n_154),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 (grp_v_tpgHlsDataFlow_fu_319_n_193),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6] (grp_v_tpgHlsDataFlow_fu_319_n_141),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_319_n_155),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_1 (grp_v_tpgHlsDataFlow_fu_319_n_158),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_185),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_319_n_195),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 (grp_v_tpgHlsDataFlow_fu_319_n_159),
        .p_60_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/p_60_in ),
        .\phi_mul_fu_464_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/phi_mul_fu_464_reg ),
        .q0_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg ),
        .\q0_reg[1]_0 (CTRL_s_axi_U_n_85),
        .\q0_reg[1]_1 ({CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91}),
        .\q0_reg[1]_2 (CTRL_s_axi_U_n_128),
        .\q0_reg[7] (CTRL_s_axi_U_n_120),
        .q0_reg_0_sp_1(CTRL_s_axi_U_n_98),
        .q0_reg_1_sp_1(CTRL_s_axi_U_n_79),
        .\rSerie_V_reg[21] (CTRL_s_axi_U_n_78),
        .\rSerie_V_reg[22] (CTRL_s_axi_U_n_82),
        .\rSerie_V_reg[25] (CTRL_s_axi_U_n_86),
        .r_reg_3613_pp0_iter10_reg({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter10_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter10_reg [4:2]}),
        .\r_reg_3613_pp0_iter10_reg_reg[2]__0 (CTRL_s_axi_U_n_134),
        .\r_reg_3613_pp0_iter10_reg_reg[7]__0 (CTRL_s_axi_U_n_135),
        .\rampStart_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_200),
        .\rampStart_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_199),
        .\rampStart_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_319_n_198),
        .\rampStart_reg[7] (\tpgBackground_U0/rampStart_reg ),
        .\rampVal_loc_1_fu_476_reg[1] (CTRL_s_axi_U_n_141),
        .\rampVal_loc_1_fu_476_reg[5] (CTRL_s_axi_U_n_382),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .sel_tmp2_fu_527_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/sel_tmp2_fu_527_p2 ),
        .\select_ln1100_reg_1592_reg[0] (\tpgBackground_U0/ap_CS_fsm_state1 ),
        .select_ln314_reg_3680_pp0_iter10_reg({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter10_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter10_reg [4:2]}),
        .trunc_ln521_reg_3552_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/trunc_ln521_reg_3552_pp0_iter10_reg ),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (CTRL_s_axi_U_n_76),
        .\vHatch_reg[0]_i_6_0 (\tpgBackground_U0/y_3_reg_1597 ),
        .\xBar_V_reg[0] (CTRL_s_axi_U_n_130),
        .\xBar_V_reg[0]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/sub_ln223_fu_1632_p2 ),
        .\xBar_V_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_319_n_136),
        .\xBar_V_reg[0]_2 (grp_v_tpgHlsDataFlow_fu_319_n_137),
        .x_4_reg_3544_pp0_iter8_reg({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter8_reg [15:3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter8_reg [0]}),
        .\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/icmp_ln1429_fu_386_p2 ),
        .\yCount_V_2_reg[6] (CTRL_s_axi_U_n_19),
        .\yCount_V_2_reg[9] (CTRL_s_axi_U_n_18),
        .\yCount_V_2_reg[9]_0 (grp_v_tpgHlsDataFlow_fu_319_n_117),
        .\yCount_V_2_reg[9]_1 (grp_v_tpgHlsDataFlow_fu_319_n_6),
        .\yCount_V_2_reg[9]_2 (grp_v_tpgHlsDataFlow_fu_319_n_7),
        .\yCount_V_2_reg[9]_3 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/yCount_V_2_reg ),
        .\yCount_V_2_reg[9]_4 (grp_v_tpgHlsDataFlow_fu_319_n_127),
        .\yCount_V_2_reg[9]_5 (grp_v_tpgHlsDataFlow_fu_319_n_119),
        .zext_ln1259_fu_2452_p1({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zext_ln1259_fu_2452_p1 [14:11],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zext_ln1259_fu_2452_p1 [7]}));
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_319_n_207),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done),
        .R(grp_v_tpgHlsDataFlow_fu_319_n_213));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_319_n_214),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_n_3),
        .R(grp_v_tpgHlsDataFlow_fu_319_n_213));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(icmp_ln456_reg_609),
        .I1(ap_CS_fsm_state3),
        .O(count0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_new_0_reg_308[0]_i_1 
       (.I0(count[0]),
        .O(add_ln458_fu_551_p2[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_308[31]_i_10 
       (.I0(add_ln458_fu_551_p2[23]),
        .I1(add_ln458_fu_551_p2[22]),
        .I2(add_ln458_fu_551_p2[21]),
        .I3(add_ln458_fu_551_p2[20]),
        .O(\count_new_0_reg_308[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_308[31]_i_11 
       (.I0(add_ln458_fu_551_p2[27]),
        .I1(add_ln458_fu_551_p2[26]),
        .I2(add_ln458_fu_551_p2[25]),
        .I3(add_ln458_fu_551_p2[24]),
        .O(\count_new_0_reg_308[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_308[31]_i_12 
       (.I0(add_ln458_fu_551_p2[7]),
        .I1(add_ln458_fu_551_p2[6]),
        .I2(add_ln458_fu_551_p2[5]),
        .I3(add_ln458_fu_551_p2[4]),
        .O(\count_new_0_reg_308[31]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_new_0_reg_308[31]_i_13 
       (.I0(add_ln458_fu_551_p2[11]),
        .I1(add_ln458_fu_551_p2[10]),
        .I2(add_ln458_fu_551_p2[9]),
        .I3(add_ln458_fu_551_p2[8]),
        .O(\count_new_0_reg_308[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \count_new_0_reg_308[31]_i_14 
       (.I0(add_ln458_fu_551_p2[12]),
        .I1(add_ln458_fu_551_p2[13]),
        .I2(add_ln458_fu_551_p2[14]),
        .I3(add_ln458_fu_551_p2[15]),
        .I4(ap_CS_fsm_state2),
        .I5(count[0]),
        .O(\count_new_0_reg_308[31]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count_new_0_reg_308[31]_i_5 
       (.I0(add_ln458_fu_551_p2[18]),
        .I1(add_ln458_fu_551_p2[19]),
        .I2(add_ln458_fu_551_p2[16]),
        .I3(add_ln458_fu_551_p2[17]),
        .I4(\count_new_0_reg_308[31]_i_10_n_3 ),
        .O(\count_new_0_reg_308[31]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \count_new_0_reg_308[31]_i_6 
       (.I0(add_ln458_fu_551_p2[28]),
        .I1(add_ln458_fu_551_p2[29]),
        .I2(add_ln458_fu_551_p2[30]),
        .I3(add_ln458_fu_551_p2[31]),
        .I4(\count_new_0_reg_308[31]_i_11_n_3 ),
        .O(\count_new_0_reg_308[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \count_new_0_reg_308[31]_i_7 
       (.I0(add_ln458_fu_551_p2[2]),
        .I1(add_ln458_fu_551_p2[3]),
        .I2(add_ln458_fu_551_p2[1]),
        .I3(\count_new_0_reg_308[31]_i_12_n_3 ),
        .I4(\count_new_0_reg_308[31]_i_13_n_3 ),
        .I5(\count_new_0_reg_308[31]_i_14_n_3 ),
        .O(\count_new_0_reg_308[31]_i_7_n_3 ));
  FDRE \count_new_0_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[0]),
        .Q(\count_new_0_reg_308_reg_n_3_[0] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[10]),
        .Q(\count_new_0_reg_308_reg_n_3_[10] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[11]),
        .Q(\count_new_0_reg_308_reg_n_3_[11] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[12]),
        .Q(\count_new_0_reg_308_reg_n_3_[12] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[13]),
        .Q(\count_new_0_reg_308_reg_n_3_[13] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[14]),
        .Q(\count_new_0_reg_308_reg_n_3_[14] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[15]),
        .Q(\count_new_0_reg_308_reg_n_3_[15] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[16]),
        .Q(\count_new_0_reg_308_reg_n_3_[16] ),
        .R(count_new_0_reg_308));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_308_reg[16]_i_1 
       (.CI(\count_new_0_reg_308_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\count_new_0_reg_308_reg[16]_i_1_n_3 ,\count_new_0_reg_308_reg[16]_i_1_n_4 ,\count_new_0_reg_308_reg[16]_i_1_n_5 ,\count_new_0_reg_308_reg[16]_i_1_n_6 ,\count_new_0_reg_308_reg[16]_i_1_n_7 ,\count_new_0_reg_308_reg[16]_i_1_n_8 ,\count_new_0_reg_308_reg[16]_i_1_n_9 ,\count_new_0_reg_308_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln458_fu_551_p2[16:9]),
        .S(count[16:9]));
  FDRE \count_new_0_reg_308_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[17]),
        .Q(\count_new_0_reg_308_reg_n_3_[17] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[18]),
        .Q(\count_new_0_reg_308_reg_n_3_[18] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[19]),
        .Q(\count_new_0_reg_308_reg_n_3_[19] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[1]),
        .Q(\count_new_0_reg_308_reg_n_3_[1] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[20]),
        .Q(\count_new_0_reg_308_reg_n_3_[20] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[21]),
        .Q(\count_new_0_reg_308_reg_n_3_[21] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[22]),
        .Q(\count_new_0_reg_308_reg_n_3_[22] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[23]),
        .Q(\count_new_0_reg_308_reg_n_3_[23] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[24]),
        .Q(\count_new_0_reg_308_reg_n_3_[24] ),
        .R(count_new_0_reg_308));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_308_reg[24]_i_1 
       (.CI(\count_new_0_reg_308_reg[16]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\count_new_0_reg_308_reg[24]_i_1_n_3 ,\count_new_0_reg_308_reg[24]_i_1_n_4 ,\count_new_0_reg_308_reg[24]_i_1_n_5 ,\count_new_0_reg_308_reg[24]_i_1_n_6 ,\count_new_0_reg_308_reg[24]_i_1_n_7 ,\count_new_0_reg_308_reg[24]_i_1_n_8 ,\count_new_0_reg_308_reg[24]_i_1_n_9 ,\count_new_0_reg_308_reg[24]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln458_fu_551_p2[24:17]),
        .S(count[24:17]));
  FDRE \count_new_0_reg_308_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[25]),
        .Q(\count_new_0_reg_308_reg_n_3_[25] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[26]),
        .Q(\count_new_0_reg_308_reg_n_3_[26] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[27]),
        .Q(\count_new_0_reg_308_reg_n_3_[27] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[28]),
        .Q(\count_new_0_reg_308_reg_n_3_[28] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[29]),
        .Q(\count_new_0_reg_308_reg_n_3_[29] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[2]),
        .Q(\count_new_0_reg_308_reg_n_3_[2] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[30]),
        .Q(\count_new_0_reg_308_reg_n_3_[30] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[31]),
        .Q(\count_new_0_reg_308_reg_n_3_[31] ),
        .R(count_new_0_reg_308));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_308_reg[31]_i_3 
       (.CI(\count_new_0_reg_308_reg[24]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_new_0_reg_308_reg[31]_i_3_CO_UNCONNECTED [7:6],\count_new_0_reg_308_reg[31]_i_3_n_5 ,\count_new_0_reg_308_reg[31]_i_3_n_6 ,\count_new_0_reg_308_reg[31]_i_3_n_7 ,\count_new_0_reg_308_reg[31]_i_3_n_8 ,\count_new_0_reg_308_reg[31]_i_3_n_9 ,\count_new_0_reg_308_reg[31]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_new_0_reg_308_reg[31]_i_3_O_UNCONNECTED [7],add_ln458_fu_551_p2[31:25]}),
        .S({1'b0,count[31:25]}));
  FDRE \count_new_0_reg_308_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[3]),
        .Q(\count_new_0_reg_308_reg_n_3_[3] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[4]),
        .Q(\count_new_0_reg_308_reg_n_3_[4] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[5]),
        .Q(\count_new_0_reg_308_reg_n_3_[5] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[6]),
        .Q(\count_new_0_reg_308_reg_n_3_[6] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[7]),
        .Q(\count_new_0_reg_308_reg_n_3_[7] ),
        .R(count_new_0_reg_308));
  FDRE \count_new_0_reg_308_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[8]),
        .Q(\count_new_0_reg_308_reg_n_3_[8] ),
        .R(count_new_0_reg_308));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \count_new_0_reg_308_reg[8]_i_1 
       (.CI(count[0]),
        .CI_TOP(1'b0),
        .CO({\count_new_0_reg_308_reg[8]_i_1_n_3 ,\count_new_0_reg_308_reg[8]_i_1_n_4 ,\count_new_0_reg_308_reg[8]_i_1_n_5 ,\count_new_0_reg_308_reg[8]_i_1_n_6 ,\count_new_0_reg_308_reg[8]_i_1_n_7 ,\count_new_0_reg_308_reg[8]_i_1_n_8 ,\count_new_0_reg_308_reg[8]_i_1_n_9 ,\count_new_0_reg_308_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln458_fu_551_p2[8:1]),
        .S(count[8:1]));
  FDRE \count_new_0_reg_308_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_3080),
        .D(add_ln458_fu_551_p2[9]),
        .Q(\count_new_0_reg_308_reg_n_3_[9] ),
        .R(count_new_0_reg_308));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_308_reg_n_3_[9] ),
        .Q(count[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_535
       (.CO(p_0_in),
        .D(bck_motion_en),
        .E(count_new_0_reg_3080),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_s_fu_535_n_5),
        .ap_clk(ap_clk),
        .count_new_0_reg_308(count_new_0_reg_308),
        .icmp_ln456_reg_609(icmp_ln456_reg_609),
        .s(s),
        .\s_reg[0] (\count_new_0_reg_308[31]_i_5_n_3 ),
        .\s_reg[0]_0 (\count_new_0_reg_308[31]_i_6_n_3 ),
        .\s_reg[0]_1 (\count_new_0_reg_308[31]_i_7_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_319
       (.CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/icmp_ln1405_2_fu_274_p2 ),
        .D(motionSpeed),
        .DSP_ALU_INST(ZplateHorContDelta),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/xBar_V ),
        .O({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_3_fu_2471_p2 [15:12],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_3_fu_2471_p2 [8]}),
        .Q(\tpgBackground_U0/ap_CS_fsm_state1 ),
        .S(grp_v_tpgHlsDataFlow_fu_319_n_118),
        .SR(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/vHatch0 ),
        .\SRL_SIG_reg[0][15] (width),
        .\SRL_SIG_reg[0][15]_0 (height),
        .\SRL_SIG_reg[0][7] (colorFormat),
        .SS(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624 ),
        .\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_2_fu_2475_p2 ),
        .\add_ln1489_reg_1652_reg[2] (grp_v_tpgHlsDataFlow_fu_319_n_188),
        .\add_ln1489_reg_1652_reg[3] (grp_v_tpgHlsDataFlow_fu_319_n_152),
        .\add_ln1489_reg_1652_reg[4] (grp_v_tpgHlsDataFlow_fu_319_n_189),
        .\add_ln1489_reg_1652_reg[6] (grp_v_tpgHlsDataFlow_fu_319_n_156),
        .\add_ln1489_reg_1652_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_169),
        .and_ln1759_fu_509_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/and_ln1759_fu_509_p2 ),
        .\ap_CS_fsm_reg[0] (\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1 ),
        .\ap_CS_fsm_reg[2] (grp_v_tpgHlsDataFlow_fu_319_n_212),
        .\ap_CS_fsm_reg[3] (ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_n_3),
        .\ap_CS_fsm_reg[4] (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[4]_0 ({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_block_pp0_stage0_subdone(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_clk_0(grp_v_tpgHlsDataFlow_fu_319_n_191),
        .ap_clk_1(grp_v_tpgHlsDataFlow_fu_319_n_192),
        .ap_clk_2(grp_v_tpgHlsDataFlow_fu_319_n_193),
        .ap_condition_pp0_exit_iter0_state2(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_condition_pp0_exit_iter0_state2 ),
        .ap_done(ap_done),
        .ap_done_reg_reg(grp_v_tpgHlsDataFlow_fu_319_n_207),
        .ap_enable_reg_pp0_iter0(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter1(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter10(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter10 ),
        .ap_enable_reg_pp0_iter11(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter11 ),
        .ap_enable_reg_pp0_iter11_reg(grp_v_tpgHlsDataFlow_fu_319_n_167),
        .ap_enable_reg_pp0_iter11_reg_0(grp_v_tpgHlsDataFlow_fu_319_n_182),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter12_reg(grp_v_tpgHlsDataFlow_fu_319_n_103),
        .ap_enable_reg_pp0_iter5(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter5 ),
        .ap_enable_reg_pp0_iter8(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter8 ),
        .ap_enable_reg_pp0_iter9(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_enable_reg_pp0_iter9 ),
        .ap_loop_init_int_reg(grp_v_tpgHlsDataFlow_fu_319_n_143),
        .\ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] (CTRL_s_axi_U_n_176),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_162),
        .\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] (grp_v_tpgHlsDataFlow_fu_319_n_209),
        .\ap_return_0_preg_reg[7] (ovrlayId),
        .\ap_return_1_preg_reg[7] (maskId),
        .\ap_return_2_preg_reg[15] (crossHairX),
        .\ap_return_3_preg_reg[15] (crossHairY),
        .\ap_return_4_preg_reg[15] (boxSize),
        .\ap_return_5_preg_reg[7] (boxColorR),
        .\ap_return_6_preg_reg[7] (boxColorG),
        .\ap_return_7_preg_reg[7] (boxColorB),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg(grp_v_tpgHlsDataFlow_fu_319_n_213),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0(grp_v_tpgHlsDataFlow_fu_319_n_214),
        .\bSerie_V_reg[0]__0 (CTRL_s_axi_U_n_137),
        .\bSerie_V_reg[25] (grp_v_tpgHlsDataFlow_fu_319_n_153),
        .\bSerie_V_reg[26] (grp_v_tpgHlsDataFlow_fu_319_n_154),
        .\bSerie_V_reg[27] (grp_v_tpgHlsDataFlow_fu_319_n_155),
        .\b_reg_3624_pp0_iter10_reg_reg[7]__0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zext_ln1259_fu_2452_p1 [14:11],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zext_ln1259_fu_2452_p1 [7]}),
        .\barWidth_cast_cast_reg_3519_reg[1] (grp_v_tpgHlsDataFlow_fu_319_n_137),
        .\barWidth_reg_1566_reg[10] ({\tpgBackground_U0/p_0_in [10:8],CTRL_s_axi_U_n_198,CTRL_s_axi_U_n_199,\tpgBackground_U0/p_0_in [5:4],CTRL_s_axi_U_n_202,\tpgBackground_U0/p_0_in [2:1],CTRL_s_axi_U_n_205}),
        .\barWidth_reg_1566_reg[1] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/sub_ln223_fu_1632_p2 ),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\cmp106_reg_787_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_4),
        .\cmp106_reg_787_reg[0]_0 (CTRL_s_axi_U_n_16),
        .\cmp18187_reg_358_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_79),
        .\cmp18187_reg_358_reg[0]_0 (CTRL_s_axi_U_n_194),
        .cmp2_i210_reg_1516(\tpgBackground_U0/cmp2_i210_reg_1516 ),
        .\cmp2_i210_reg_1516_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_138),
        .\cmp2_i210_reg_1516_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_n_151),
        .\cmp2_i210_reg_1516_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_319_n_158),
        .\cmp2_i210_reg_1516_reg[0]_2 (grp_v_tpgHlsDataFlow_fu_319_n_170),
        .\cmp2_i210_reg_1516_reg[0]_3 (grp_v_tpgHlsDataFlow_fu_319_n_171),
        .\cmp2_i210_reg_1516_reg[0]_4 (grp_v_tpgHlsDataFlow_fu_319_n_183),
        .\cmp2_i210_reg_1516_reg[0]_5 (grp_v_tpgHlsDataFlow_fu_319_n_195),
        .\cmp2_i210_reg_1516_reg[0]_6 (grp_v_tpgHlsDataFlow_fu_319_n_211),
        .\cmp2_i210_reg_1516_reg[0]_7 (CTRL_s_axi_U_n_389),
        .\cmp41_reg_780_reg[0] (CTRL_s_axi_U_n_6),
        .\cmp50_reg_546_reg[0] (CTRL_s_axi_U_n_397),
        .cmp51_i_fu_900_p2(\tpgBackground_U0/cmp51_i_fu_900_p2 ),
        .\cmp57_reg_560_pp0_iter1_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_157),
        .\cmp57_reg_560_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_8),
        .\cmp57_reg_560_reg[0]_0 (CTRL_s_axi_U_n_53),
        .cmp6_i_fu_830_p2(\tpgBackground_U0/cmp6_i_fu_830_p2 ),
        .cmp71_fu_364_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/cmp71_fu_364_p2 ),
        .\conv_i4_i213_reg_1582_reg[7] (CTRL_s_axi_U_n_393),
        .conv_i6_i224_reg_1536(\tpgBackground_U0/conv_i6_i224_reg_1536 ),
        .\conv_i6_i224_reg_1536_reg[7] (CTRL_s_axi_U_n_394),
        .\conv_i_i260_reg_1556_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_74),
        .\conv_i_i260_reg_1556_reg[7]_0 (CTRL_s_axi_U_n_392),
        .conv_i_i276_reg_1561(\tpgBackground_U0/conv_i_i276_reg_1561 ),
        .\conv_i_i276_reg_1561_reg[6] (CTRL_s_axi_U_n_391),
        .conv_i_i_cast_cast_reg_3534(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/conv_i_i_cast_cast_reg_3534 ),
        .\conv_i_reg_584_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_159),
        .\d_read_reg_22_reg[9] ({CTRL_s_axi_U_n_54,CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62,\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224_d }),
        .\empty_65_reg_808_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_5),
        .\empty_65_reg_808_reg[0]_0 (CTRL_s_axi_U_n_4),
        .fid(fid),
        .\fid[0] (CTRL_s_axi_U_n_180),
        .\fid[0]_0 (field_id),
        .\fid[0]_1 (CTRL_s_axi_U_n_177),
        .\fid[0]_2 (CTRL_s_axi_U_n_181),
        .fid_in(fid_in),
        .\g_2_fu_524[1]_i_6 (CTRL_s_axi_U_n_153),
        .\g_2_fu_524[3]_i_2 (CTRL_s_axi_U_n_154),
        .\g_2_fu_524[3]_i_8 (CTRL_s_axi_U_n_84),
        .\g_2_fu_524[4]_i_3 (CTRL_s_axi_U_n_383),
        .\g_2_fu_524[7]_i_10 (CTRL_s_axi_U_n_381),
        .\g_2_fu_524[7]_i_10_0 (CTRL_s_axi_U_n_147),
        .\g_2_fu_524_reg[0] (CTRL_s_axi_U_n_107),
        .\g_2_fu_524_reg[0]_0 (CTRL_s_axi_U_n_109),
        .\g_2_fu_524_reg[3] (CTRL_s_axi_U_n_106),
        .\g_2_fu_524_reg[3]_0 (CTRL_s_axi_U_n_117),
        .\g_2_fu_524_reg[5] (CTRL_s_axi_U_n_105),
        .\g_2_fu_524_reg[5]_0 (CTRL_s_axi_U_n_97),
        .\g_2_fu_524_reg[6] (CTRL_s_axi_U_n_110),
        .\g_2_fu_524_reg[6]_0 (CTRL_s_axi_U_n_115),
        .\g_2_fu_524_reg[6]_1 (CTRL_s_axi_U_n_116),
        .\g_2_fu_524_reg[7] (CTRL_s_axi_U_n_112),
        .\g_reg_3619_pp0_iter10_reg_reg[5]__0 (grp_v_tpgHlsDataFlow_fu_319_n_168),
        .\g_reg_3619_reg[7] (CTRL_s_axi_U_n_96),
        .\g_reg_3619_reg[7]_0 (bckgndId),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198_ap_return_0 ),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg ),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg(CTRL_s_axi_U_n_396),
        .grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_319_n_117),
        .grp_tpgPatternTartanColorBars_fu_1248_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248_ap_return_0 ),
        .grp_v_tpgHlsDataFlow_fu_319_ap_start_reg(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .\hBarSel_4_loc_1_fu_504_reg[0] (\s_reg_n_3_[0] ),
        .\hBarSel_4_loc_1_fu_504_reg[0]_0 (CTRL_s_axi_U_n_133),
        .\hBarSel_4_loc_1_fu_504_reg[2] (CTRL_s_axi_U_n_129),
        .\hBarSel_4_loc_1_fu_504_reg[2]_0 ({\s_reg_n_3_[2] ,\s_reg_n_3_[1] }),
        .\hdata_flag_1_fu_500_reg[0] (CTRL_s_axi_U_n_148),
        .icmp_fu_916_p2(\tpgBackground_U0/icmp_fu_916_p2 ),
        .icmp_ln1028_reg_3575(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575 ),
        .icmp_ln1028_reg_3575_pp0_iter8_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575_pp0_iter8_reg ),
        .icmp_ln1051_reg_3609_pp0_iter9_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1051_reg_3609_pp0_iter9_reg ),
        .icmp_ln1286_reg_3601_pp0_iter4_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1286_reg_3601_pp0_iter4_reg ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (grp_v_tpgHlsDataFlow_fu_319_n_139),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 (grp_v_tpgHlsDataFlow_fu_319_n_140),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 (grp_v_tpgHlsDataFlow_fu_319_n_144),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 (grp_v_tpgHlsDataFlow_fu_319_n_145),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 (grp_v_tpgHlsDataFlow_fu_319_n_146),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 (grp_v_tpgHlsDataFlow_fu_319_n_148),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 (grp_v_tpgHlsDataFlow_fu_319_n_208),
        .icmp_ln519_fu_800_p2(\tpgBackground_U0/icmp_ln519_fu_800_p2 ),
        .\icmp_ln937_reg_492_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_76),
        .\icmp_ln976_reg_362_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_77),
        .\icmp_ln976_reg_362_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TDATA),
        .\icmp_ln976_reg_362_reg[0]_1 (CTRL_s_axi_U_n_395),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .or_ln1594_reg_1667(\tpgBackground_U0/or_ln1594_reg_1667 ),
        .\or_ln1594_reg_1667_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_149),
        .out({p_reg_reg_i_2_n_47,p_reg_reg_i_2_n_48,p_reg_reg_i_2_n_49,p_reg_reg_i_2_n_50,p_reg_reg_i_3_n_87,p_reg_reg_i_3_n_88,p_reg_reg_i_3_n_89,p_reg_reg_i_3_n_90,p_reg_reg_i_3_n_91,p_reg_reg_i_3_n_92,p_reg_reg_i_3_n_93,p_reg_reg_i_3_n_94,p_reg_reg_i_3_n_95,p_reg_reg_i_3_n_96,p_reg_reg_i_3_n_97,p_reg_reg_i_3_n_98,p_reg_reg_i_3_n_99,p_reg_reg_i_3_n_100,p_reg_reg_i_3_n_101,p_reg_reg_i_3_n_102}),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[3] (grp_v_tpgHlsDataFlow_fu_319_n_176),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[5] (grp_v_tpgHlsDataFlow_fu_319_n_177),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[6] (grp_v_tpgHlsDataFlow_fu_319_n_178),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_11 (CTRL_s_axi_U_n_152),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_3 (CTRL_s_axi_U_n_92),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 (CTRL_s_axi_U_n_151),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_6 (CTRL_s_axi_U_n_387),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 (CTRL_s_axi_U_n_149),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 (CTRL_s_axi_U_n_81),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 (CTRL_s_axi_U_n_83),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 (CTRL_s_axi_U_n_150),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 (grp_v_tpgHlsDataFlow_fu_319_n_194),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 (CTRL_s_axi_U_n_85),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0] (CTRL_s_axi_U_n_78),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1] (CTRL_s_axi_U_n_82),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 (CTRL_s_axi_U_n_128),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 (CTRL_s_axi_U_n_142),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 (CTRL_s_axi_U_n_140),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2] (CTRL_s_axi_U_n_134),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 (CTRL_s_axi_U_n_80),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 (CTRL_s_axi_U_n_79),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 (CTRL_s_axi_U_n_138),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3] (CTRL_s_axi_U_n_127),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 (CTRL_s_axi_U_n_146),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4] (CTRL_s_axi_U_n_86),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 (CTRL_s_axi_U_n_145),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 (CTRL_s_axi_U_n_100),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6] ({CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91}),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7] (CTRL_s_axi_U_n_71),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 (CTRL_s_axi_U_n_88),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 (CTRL_s_axi_U_n_120),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 (CTRL_s_axi_U_n_135),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 (CTRL_s_axi_U_n_136),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (CTRL_s_axi_U_n_386),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 (CTRL_s_axi_U_n_75),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 (CTRL_s_axi_U_n_122),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 (CTRL_s_axi_U_n_121),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 (CTRL_s_axi_U_n_385),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 (CTRL_s_axi_U_n_76),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 (CTRL_s_axi_U_n_388),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 (CTRL_s_axi_U_n_123),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 (CTRL_s_axi_U_n_384),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0] (CTRL_s_axi_U_n_93),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 (CTRL_s_axi_U_n_98),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1] (CTRL_s_axi_U_n_101),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 (CTRL_s_axi_U_n_139),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 (CTRL_s_axi_U_n_141),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2] (CTRL_s_axi_U_n_99),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3] (CTRL_s_axi_U_n_70),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 (CTRL_s_axi_U_n_102),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4] (CTRL_s_axi_U_n_69),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5] (CTRL_s_axi_U_n_72),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 (CTRL_s_axi_U_n_103),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 (CTRL_s_axi_U_n_382),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6] (CTRL_s_axi_U_n_73),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 (CTRL_s_axi_U_n_104),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7] (CTRL_s_axi_U_n_74),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 (CTRL_s_axi_U_n_87),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 (CTRL_s_axi_U_n_111),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 (CTRL_s_axi_U_n_124),
        .p_60_in(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/p_60_in ),
        .\phi_mul_fu_464_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/phi_mul_fu_464_reg ),
        .\phi_mul_fu_464_reg[15]_0 (CTRL_s_axi_U_n_155),
        .\phi_mul_fu_464_reg[15]_1 (ZplateHorContStart),
        .q0_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg ),
        .\q0_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_319_n_160),
        .\q0_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_319_n_161),
        .\q0_reg[1]_2 (grp_v_tpgHlsDataFlow_fu_319_n_163),
        .\q0_reg[1]_3 (grp_v_tpgHlsDataFlow_fu_319_n_165),
        .\q0_reg[1]_4 (grp_v_tpgHlsDataFlow_fu_319_n_166),
        .\q0_reg[1]_5 (grp_v_tpgHlsDataFlow_fu_319_n_185),
        .\q0_reg[3] (grp_v_tpgHlsDataFlow_fu_319_n_164),
        .\q0_reg[5] ({grp_v_tpgHlsDataFlow_fu_319_n_215,grp_v_tpgHlsDataFlow_fu_319_n_216}),
        .\q0_reg[6] (grp_v_tpgHlsDataFlow_fu_319_n_141),
        .\q0_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_47),
        .\q0_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_319_n_49),
        .\q0_reg[7]_1 (grp_v_tpgHlsDataFlow_fu_319_n_142),
        .q0_reg_0_sp_1(grp_v_tpgHlsDataFlow_fu_319_n_53),
        .q0_reg_1_sp_1(grp_v_tpgHlsDataFlow_fu_319_n_50),
        .\rSerie_V_reg[27] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V [27:24],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V [22:21]}),
        .\r_reg_3613_pp0_iter10_reg_reg[7]__0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter10_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter10_reg [4:2]}),
        .\rampStart_load_reg_1425_reg[3] (grp_v_tpgHlsDataFlow_fu_319_n_184),
        .\rampStart_load_reg_1425_reg[6] ({\tpgBackground_U0/rampStart_load_reg_1425 [6:5],\tpgBackground_U0/rampStart_load_reg_1425 [2]}),
        .\rampStart_load_reg_1425_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_210),
        .\rampStart_reg[0] (CTRL_s_axi_U_n_171),
        .\rampStart_reg[6] (\tpgBackground_U0/rampStart_reg ),
        .\rampStart_reg[7] ({CTRL_s_axi_U_n_206,CTRL_s_axi_U_n_207,CTRL_s_axi_U_n_208,CTRL_s_axi_U_n_209,CTRL_s_axi_U_n_210,CTRL_s_axi_U_n_211,CTRL_s_axi_U_n_212}),
        .\rampVal_2_flag_1_fu_488_reg[0] (CTRL_s_axi_U_n_77),
        .\rampVal_2_loc_1_fu_480_reg[5] (grp_v_tpgHlsDataFlow_fu_319_n_147),
        .\rampVal_2_loc_1_fu_480_reg[7] (grp_v_tpgHlsDataFlow_fu_319_n_196),
        .\rampVal_loc_1_fu_476_reg[0] (CTRL_s_axi_U_n_144),
        .\rampVal_loc_1_fu_476_reg[5] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out [5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_rampVal_loc_1_out [1]}),
        .\rampVal_loc_1_fu_476_reg[6] (grp_v_tpgHlsDataFlow_fu_319_n_175),
        .\rampVal_loc_1_fu_476_reg[7] (CTRL_s_axi_U_n_143),
        .sel({grp_v_tpgHlsDataFlow_fu_319_n_36,grp_v_tpgHlsDataFlow_fu_319_n_37,grp_v_tpgHlsDataFlow_fu_319_n_38,grp_v_tpgHlsDataFlow_fu_319_n_39,grp_v_tpgHlsDataFlow_fu_319_n_40,grp_v_tpgHlsDataFlow_fu_319_n_41,grp_v_tpgHlsDataFlow_fu_319_n_42,grp_v_tpgHlsDataFlow_fu_319_n_43,grp_v_tpgHlsDataFlow_fu_319_n_44,grp_v_tpgHlsDataFlow_fu_319_n_45,grp_v_tpgHlsDataFlow_fu_319_n_46}),
        .sel_tmp2_fu_527_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/sel_tmp2_fu_527_p2 ),
        .\select_ln1100_reg_1592_reg[0] (CTRL_s_axi_U_n_390),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 (grp_v_tpgHlsDataFlow_fu_319_n_186),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 (grp_v_tpgHlsDataFlow_fu_319_n_187),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 (grp_v_tpgHlsDataFlow_fu_319_n_190),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter10_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter10_reg [4:2]}),
        .\sub_reg_343_reg[11] ({\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [11],CTRL_s_axi_U_n_183,CTRL_s_axi_U_n_184,\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [8:7],CTRL_s_axi_U_n_187,\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [5:2],CTRL_s_axi_U_n_192,\MultiPixStream2AXIvideo_U0/sub_fu_198_p2 [0]}),
        .trunc_ln521_reg_3552_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/trunc_ln521_reg_3552_pp0_iter10_reg ),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_197),
        .\vHatch[0]_i_3 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/add_ln1399_fu_238_p2 ),
        .\vHatch[0]_i_3_0 (CTRL_s_axi_U_n_66),
        .\vHatch_reg[0] (CTRL_s_axi_U_n_19),
        .\vHatch_reg[0]_0 (CTRL_s_axi_U_n_18),
        .\xBar_V_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_136),
        .\xBar_V_reg[0]_0 (CTRL_s_axi_U_n_130),
        .\xBar_V_reg[1] (CTRL_s_axi_U_n_131),
        .\xBar_V_reg[7] (CTRL_s_axi_U_n_132),
        .\xCount_V_2_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/icmp_ln1429_fu_386_p2 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 (grp_v_tpgHlsDataFlow_fu_319_n_6),
        .\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter8_reg [15:3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter8_reg [0]}),
        .\yCount_V_2_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_127),
        .\yCount_V_2_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/yCount_V_2_reg ),
        .\y_3_reg_1597_reg[0] (grp_v_tpgHlsDataFlow_fu_319_n_119),
        .\y_3_reg_1597_reg[13] (grp_v_tpgHlsDataFlow_fu_319_n_7),
        .\y_3_reg_1597_reg[15] (\tpgBackground_U0/y_3_reg_1597 ),
        .\y_fu_328_reg[12] (grp_v_tpgHlsDataFlow_fu_319_n_198),
        .\y_fu_328_reg[15] ({grp_v_tpgHlsDataFlow_fu_319_n_59,grp_v_tpgHlsDataFlow_fu_319_n_60,\tpgBackground_U0/Sel_fu_1083_p4 ,grp_v_tpgHlsDataFlow_fu_319_n_63,grp_v_tpgHlsDataFlow_fu_319_n_64,grp_v_tpgHlsDataFlow_fu_319_n_65}),
        .\y_fu_328_reg[3] (grp_v_tpgHlsDataFlow_fu_319_n_199),
        .\y_fu_328_reg[9] (grp_v_tpgHlsDataFlow_fu_319_n_200),
        .\zonePlateVAddr_loc_1_fu_472_reg[0] (CTRL_s_axi_U_n_113),
        .\zonePlateVAddr_loc_1_fu_472_reg[15] (CTRL_s_axi_U_n_125),
        .\zonePlateVAddr_loc_1_fu_472_reg[7] (CTRL_s_axi_U_n_126),
        .\zonePlateVDelta_reg[0] (CTRL_s_axi_U_n_108),
        .\zonePlateVDelta_reg[15] (ZplateVerContStart),
        .\zonePlateVDelta_reg[15]_0 (ZplateVerContDelta));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_319_n_212),
        .Q(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln456_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_535_n_5),
        .Q(icmp_ln456_reg_609),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    p_reg_reg_i_2
       (.ADDRARDADDR({grp_v_tpgHlsDataFlow_fu_319_n_36,grp_v_tpgHlsDataFlow_fu_319_n_37,grp_v_tpgHlsDataFlow_fu_319_n_38,grp_v_tpgHlsDataFlow_fu_319_n_39,grp_v_tpgHlsDataFlow_fu_319_n_40,grp_v_tpgHlsDataFlow_fu_319_n_41,grp_v_tpgHlsDataFlow_fu_319_n_42,grp_v_tpgHlsDataFlow_fu_319_n_43,grp_v_tpgHlsDataFlow_fu_319_n_44,grp_v_tpgHlsDataFlow_fu_319_n_45,grp_v_tpgHlsDataFlow_fu_319_n_46,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_p_reg_reg_i_2_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_p_reg_reg_i_2_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_p_reg_reg_i_2_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_p_reg_reg_i_2_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_p_reg_reg_i_2_DOUTADOUT_UNCONNECTED[15:4],p_reg_reg_i_2_n_47,p_reg_reg_i_2_n_48,p_reg_reg_i_2_n_49,p_reg_reg_i_2_n_50}),
        .DOUTBDOUT(NLW_p_reg_reg_i_2_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_p_reg_reg_i_2_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_p_reg_reg_i_2_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_block_pp0_stage0_subdone ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    p_reg_reg_i_3
       (.ADDRARDADDR({grp_v_tpgHlsDataFlow_fu_319_n_36,grp_v_tpgHlsDataFlow_fu_319_n_37,grp_v_tpgHlsDataFlow_fu_319_n_38,grp_v_tpgHlsDataFlow_fu_319_n_39,grp_v_tpgHlsDataFlow_fu_319_n_40,grp_v_tpgHlsDataFlow_fu_319_n_41,grp_v_tpgHlsDataFlow_fu_319_n_42,grp_v_tpgHlsDataFlow_fu_319_n_43,grp_v_tpgHlsDataFlow_fu_319_n_44,grp_v_tpgHlsDataFlow_fu_319_n_45,grp_v_tpgHlsDataFlow_fu_319_n_46,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_p_reg_reg_i_3_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_p_reg_reg_i_3_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_p_reg_reg_i_3_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_p_reg_reg_i_3_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_p_reg_reg_i_3_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_p_reg_reg_i_3_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_p_reg_reg_i_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_p_reg_reg_i_3_DOUTADOUT_UNCONNECTED[31:16],p_reg_reg_i_3_n_87,p_reg_reg_i_3_n_88,p_reg_reg_i_3_n_89,p_reg_reg_i_3_n_90,p_reg_reg_i_3_n_91,p_reg_reg_i_3_n_92,p_reg_reg_i_3_n_93,p_reg_reg_i_3_n_94,p_reg_reg_i_3_n_95,p_reg_reg_i_3_n_96,p_reg_reg_i_3_n_97,p_reg_reg_i_3_n_98,p_reg_reg_i_3_n_99,p_reg_reg_i_3_n_100,p_reg_reg_i_3_n_101,p_reg_reg_i_3_n_102}),
        .DOUTBDOUT(NLW_p_reg_reg_i_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_p_reg_reg_i_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_p_reg_reg_i_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_p_reg_reg_i_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_block_pp0_stage0_subdone ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_p_reg_reg_i_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_p_reg_reg_i_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TDATA),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .D(ap_NS_fsm[0]),
        .Q({ap_CS_fsm_state5,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_10 
       (.I0(tmp_1_fu_567_p4[21]),
        .I1(tmp_1_fu_567_p4[20]),
        .O(\s[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_11 
       (.I0(tmp_1_fu_567_p4[19]),
        .I1(tmp_1_fu_567_p4[18]),
        .O(\s[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_1_fu_567_p4[17]),
        .I1(tmp_1_fu_567_p4[16]),
        .O(\s[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_1_fu_567_p4[1]),
        .I1(tmp_1_fu_567_p4[0]),
        .O(\s[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_14 
       (.I0(tmp_1_fu_567_p4[15]),
        .I1(tmp_1_fu_567_p4[14]),
        .O(\s[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_1_fu_567_p4[13]),
        .I1(tmp_1_fu_567_p4[12]),
        .O(\s[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_1_fu_567_p4[11]),
        .I1(tmp_1_fu_567_p4[10]),
        .O(\s[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_1_fu_567_p4[9]),
        .I1(tmp_1_fu_567_p4[8]),
        .O(\s[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_1_fu_567_p4[7]),
        .I1(tmp_1_fu_567_p4[6]),
        .O(\s[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_19 
       (.I0(tmp_1_fu_567_p4[5]),
        .I1(tmp_1_fu_567_p4[4]),
        .O(\s[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_1_fu_567_p4[3]),
        .I1(tmp_1_fu_567_p4[2]),
        .O(\s[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_21 
       (.I0(tmp_1_fu_567_p4[0]),
        .I1(tmp_1_fu_567_p4[1]),
        .O(\s[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_4 
       (.I0(\s_reg_n_3_[0] ),
        .O(\s[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_6 
       (.I0(tmp_1_fu_567_p4[28]),
        .O(\s[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_7 
       (.I0(tmp_1_fu_567_p4[27]),
        .I1(tmp_1_fu_567_p4[26]),
        .O(\s[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_8 
       (.I0(tmp_1_fu_567_p4[25]),
        .I1(tmp_1_fu_567_p4[24]),
        .O(\s[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_9 
       (.I0(tmp_1_fu_567_p4[23]),
        .I1(tmp_1_fu_567_p4[22]),
        .O(\s[0]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_18 ),
        .Q(\s_reg_n_3_[0] ),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[0]_i_2_n_3 ,\s_reg[0]_i_2_n_4 ,\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 ,\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_11 ,\s_reg[0]_i_2_n_12 ,\s_reg[0]_i_2_n_13 ,\s_reg[0]_i_2_n_14 ,\s_reg[0]_i_2_n_15 ,\s_reg[0]_i_2_n_16 ,\s_reg[0]_i_2_n_17 ,\s_reg[0]_i_2_n_18 }),
        .S({tmp_1_fu_567_p4[4:0],\s_reg_n_3_[2] ,\s_reg_n_3_[1] ,\s[0]_i_4_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \s_reg[0]_i_3 
       (.CI(\s_reg[0]_i_5_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[0]_i_3_CO_UNCONNECTED [7],p_0_in,\s_reg[0]_i_3_n_5 ,\s_reg[0]_i_3_n_6 ,\s_reg[0]_i_3_n_7 ,\s_reg[0]_i_3_n_8 ,\s_reg[0]_i_3_n_9 ,\s_reg[0]_i_3_n_10 }),
        .DI({1'b0,tmp_1_fu_567_p4[28],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,\s[0]_i_6_n_3 ,\s[0]_i_7_n_3 ,\s[0]_i_8_n_3 ,\s[0]_i_9_n_3 ,\s[0]_i_10_n_3 ,\s[0]_i_11_n_3 ,\s[0]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \s_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[0]_i_5_n_3 ,\s_reg[0]_i_5_n_4 ,\s_reg[0]_i_5_n_5 ,\s_reg[0]_i_5_n_6 ,\s_reg[0]_i_5_n_7 ,\s_reg[0]_i_5_n_8 ,\s_reg[0]_i_5_n_9 ,\s_reg[0]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s[0]_i_13_n_3 }),
        .O(\NLW_s_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({\s[0]_i_14_n_3 ,\s[0]_i_15_n_3 ,\s[0]_i_16_n_3 ,\s[0]_i_17_n_3 ,\s[0]_i_18_n_3 ,\s[0]_i_19_n_3 ,\s[0]_i_20_n_3 ,\s[0]_i_21_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_16 ),
        .Q(tmp_1_fu_567_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_15 ),
        .Q(tmp_1_fu_567_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_14 ),
        .Q(tmp_1_fu_567_p4[9]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_13 ),
        .Q(tmp_1_fu_567_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_12 ),
        .Q(tmp_1_fu_567_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_11 ),
        .Q(tmp_1_fu_567_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_18 ),
        .Q(tmp_1_fu_567_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[16]_i_1 
       (.CI(\s_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[16]_i_1_n_3 ,\s_reg[16]_i_1_n_4 ,\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 ,\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_11 ,\s_reg[16]_i_1_n_12 ,\s_reg[16]_i_1_n_13 ,\s_reg[16]_i_1_n_14 ,\s_reg[16]_i_1_n_15 ,\s_reg[16]_i_1_n_16 ,\s_reg[16]_i_1_n_17 ,\s_reg[16]_i_1_n_18 }),
        .S(tmp_1_fu_567_p4[20:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_17 ),
        .Q(tmp_1_fu_567_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_16 ),
        .Q(tmp_1_fu_567_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_15 ),
        .Q(tmp_1_fu_567_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_17 ),
        .Q(\s_reg_n_3_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_14 ),
        .Q(tmp_1_fu_567_p4[17]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_13 ),
        .Q(tmp_1_fu_567_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_12 ),
        .Q(tmp_1_fu_567_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[16]_i_1_n_11 ),
        .Q(tmp_1_fu_567_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_18 ),
        .Q(tmp_1_fu_567_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[24]_i_1 
       (.CI(\s_reg[16]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[24]_i_1_CO_UNCONNECTED [7],\s_reg[24]_i_1_n_4 ,\s_reg[24]_i_1_n_5 ,\s_reg[24]_i_1_n_6 ,\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_11 ,\s_reg[24]_i_1_n_12 ,\s_reg[24]_i_1_n_13 ,\s_reg[24]_i_1_n_14 ,\s_reg[24]_i_1_n_15 ,\s_reg[24]_i_1_n_16 ,\s_reg[24]_i_1_n_17 ,\s_reg[24]_i_1_n_18 }),
        .S(tmp_1_fu_567_p4[28:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_17 ),
        .Q(tmp_1_fu_567_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_16 ),
        .Q(tmp_1_fu_567_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_15 ),
        .Q(tmp_1_fu_567_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_14 ),
        .Q(tmp_1_fu_567_p4[25]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_13 ),
        .Q(tmp_1_fu_567_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_16 ),
        .Q(\s_reg_n_3_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_12 ),
        .Q(tmp_1_fu_567_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[24]_i_1_n_11 ),
        .Q(tmp_1_fu_567_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_15 ),
        .Q(tmp_1_fu_567_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_14 ),
        .Q(tmp_1_fu_567_p4[1]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_13 ),
        .Q(tmp_1_fu_567_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_12 ),
        .Q(tmp_1_fu_567_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[0]_i_2_n_11 ),
        .Q(tmp_1_fu_567_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_18 ),
        .Q(tmp_1_fu_567_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[8]_i_1 
       (.CI(\s_reg[0]_i_2_n_3 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[8]_i_1_n_3 ,\s_reg[8]_i_1_n_4 ,\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 ,\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_11 ,\s_reg[8]_i_1_n_12 ,\s_reg[8]_i_1_n_13 ,\s_reg[8]_i_1_n_14 ,\s_reg[8]_i_1_n_15 ,\s_reg[8]_i_1_n_16 ,\s_reg[8]_i_1_n_17 ,\s_reg[8]_i_1_n_18 }),
        .S(tmp_1_fu_567_p4[12:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_308),
        .D(\s_reg[8]_i_1_n_17 ),
        .Q(tmp_1_fu_567_p4[6]),
        .R(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow
   (ap_block_pp0_stage0_subdone,
    \cmp106_reg_787_reg[0] ,
    \empty_65_reg_808_reg[0] ,
    \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ,
    \y_3_reg_1597_reg[13] ,
    \cmp57_reg_560_reg[0] ,
    grp_tpgPatternTartanColorBars_fu_1248_ap_return_0,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter12,
    icmp_ln1028_reg_3575,
    icmp_ln1028_reg_3575_pp0_iter8_reg,
    q0_reg,
    \x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ,
    trunc_ln521_reg_3552_pp0_iter10_reg,
    sel,
    \q0_reg[7] ,
    icmp_ln1286_reg_3601_pp0_iter4_reg,
    \q0_reg[7]_0 ,
    q0_reg_1_sp_1,
    conv_i_i_cast_cast_reg_3534,
    conv_i6_i224_reg_1536,
    q0_reg_0_sp_1,
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg,
    Q,
    or_ln1594_reg_1667,
    cmp2_i210_reg_1516,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER,
    \y_fu_328_reg[15] ,
    \rampStart_reg[6] ,
    conv_i_i276_reg_1561,
    \conv_i_i260_reg_1556_reg[7] ,
    ap_enable_reg_pp0_iter0,
    \icmp_ln937_reg_492_reg[0] ,
    \icmp_ln976_reg_362_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST,
    \cmp18187_reg_358_reg[0] ,
    bckgndYUV_full_n,
    icmp_ln1051_reg_3609_pp0_iter9_reg,
    \r_reg_3613_pp0_iter10_reg_reg[7]__0 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ,
    \rSerie_V_reg[27] ,
    \b_reg_3624_pp0_iter10_reg_reg[7]__0 ,
    ap_enable_reg_pp0_iter12_reg,
    \y_3_reg_1597_reg[15] ,
    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg,
    S,
    \y_3_reg_1597_reg[0] ,
    \yCount_V_2_reg[9] ,
    \yCount_V_2_reg[0] ,
    \phi_mul_fu_464_reg[15] ,
    O,
    \add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ,
    \barWidth_reg_1566_reg[1] ,
    \xBar_V_reg[0] ,
    \barWidth_cast_cast_reg_3519_reg[1] ,
    \cmp2_i210_reg_1516_reg[0] ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ,
    \q0_reg[6] ,
    \q0_reg[7]_1 ,
    ap_loop_init_int_reg,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ,
    \rampVal_2_loc_1_fu_480_reg[5] ,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ,
    \or_ln1594_reg_1667_reg[0] ,
    grp_tpgPatternCheckerBoard_fu_1198_ap_return_0,
    \cmp2_i210_reg_1516_reg[0]_0 ,
    \add_ln1489_reg_1652_reg[3] ,
    \bSerie_V_reg[25] ,
    \bSerie_V_reg[26] ,
    \bSerie_V_reg[27] ,
    \add_ln1489_reg_1652_reg[6] ,
    \cmp57_reg_560_pp0_iter1_reg_reg[0] ,
    \cmp2_i210_reg_1516_reg[0]_1 ,
    \conv_i_reg_584_reg[7] ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ,
    \q0_reg[1]_2 ,
    \q0_reg[3] ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    ap_enable_reg_pp0_iter11_reg,
    \g_reg_3619_pp0_iter10_reg_reg[5]__0 ,
    \add_ln1489_reg_1652_reg[7] ,
    \cmp2_i210_reg_1516_reg[0]_2 ,
    \cmp2_i210_reg_1516_reg[0]_3 ,
    \rampStart_load_reg_1425_reg[6] ,
    \rampVal_loc_1_fu_476_reg[6] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[3] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[5] ,
    \outpix_0_0_0_0_0_load366_fu_332_reg[6] ,
    \rampVal_loc_1_fu_476_reg[5] ,
    ap_enable_reg_pp0_iter11_reg_0,
    \cmp2_i210_reg_1516_reg[0]_4 ,
    \rampStart_load_reg_1425_reg[3] ,
    \q0_reg[1]_5 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ,
    \add_ln1489_reg_1652_reg[2] ,
    \add_ln1489_reg_1652_reg[4] ,
    \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ,
    \cmp2_i210_reg_1516_reg[0]_5 ,
    \rampVal_2_loc_1_fu_480_reg[7] ,
    \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ,
    \y_fu_328_reg[12] ,
    \y_fu_328_reg[3] ,
    \y_fu_328_reg[9] ,
    grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID,
    fid,
    ap_condition_pp0_exit_iter0_state2,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    ap_done_reg_reg,
    \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ,
    \rampStart_load_reg_1425_reg[7] ,
    \cmp2_i210_reg_1516_reg[0]_6 ,
    \ap_CS_fsm_reg[2] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0,
    \q0_reg[5] ,
    \icmp_ln976_reg_362_reg[0]_0 ,
    and_ln1759_fu_509_p2,
    ap_clk,
    sel_tmp2_fu_527_p2,
    ap_rst_n_inv,
    \cmp106_reg_787_reg[0]_0 ,
    \empty_65_reg_808_reg[0]_0 ,
    SR,
    \cmp57_reg_560_reg[0]_0 ,
    cmp71_fu_364_p2,
    DSP_ALU_INST,
    out,
    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg,
    icmp_ln519_fu_800_p2,
    cmp6_i_fu_830_p2,
    cmp51_i_fu_900_p2,
    icmp_fu_916_p2,
    \cmp2_i210_reg_1516_reg[0]_7 ,
    \conv_i6_i224_reg_1536_reg[7] ,
    D,
    \rampStart_reg[7] ,
    \conv_i_i276_reg_1561_reg[6] ,
    \conv_i_i260_reg_1556_reg[7]_0 ,
    \icmp_ln976_reg_362_reg[0]_1 ,
    \cmp18187_reg_358_reg[0]_0 ,
    \SRL_SIG_reg[0][7] ,
    \cmp41_reg_780_reg[0] ,
    CO,
    \vHatch_reg[0] ,
    \vHatch_reg[0]_0 ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    \vHatch[0]_i_3 ,
    \vHatch[0]_i_3_0 ,
    \xCount_V_2_reg[0] ,
    \cmp50_reg_546_reg[0] ,
    \phi_mul_fu_464_reg[15]_0 ,
    \hBarSel_4_loc_1_fu_504_reg[0] ,
    \hBarSel_4_loc_1_fu_504_reg[2] ,
    \g_2_fu_524_reg[3] ,
    \g_2_fu_524[7]_i_10 ,
    \g_2_fu_524[3]_i_2 ,
    \g_2_fu_524_reg[5] ,
    \g_2_fu_524_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ,
    \rampVal_2_flag_1_fu_488_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[4] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[0] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ,
    \g_2_fu_524[3]_i_8 ,
    \g_2_fu_524[7]_i_10_0 ,
    \g_2_fu_524[1]_i_6 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ,
    \g_reg_3619_reg[7] ,
    \g_reg_3619_reg[7]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ,
    \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ,
    \g_2_fu_524_reg[5]_0 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ,
    \zonePlateVDelta_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[2] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ,
    \g_2_fu_524_reg[6] ,
    \g_2_fu_524_reg[6]_0 ,
    \g_2_fu_524_reg[0]_0 ,
    \g_2_fu_524_reg[6]_1 ,
    \g_2_fu_524_reg[7] ,
    \bSerie_V_reg[0]__0 ,
    \hBarSel_4_loc_1_fu_504_reg[0]_0 ,
    \hdata_flag_1_fu_500_reg[0] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ,
    \g_2_fu_524_reg[3]_0 ,
    \g_2_fu_524[4]_i_3 ,
    \zonePlateVAddr_loc_1_fu_472_reg[0] ,
    \rampVal_loc_1_fu_476_reg[0] ,
    ap_rst_n,
    \hBarSel_4_loc_1_fu_504_reg[2]_0 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ,
    \zonePlateVAddr_loc_1_fu_472_reg[7] ,
    \zonePlateVAddr_loc_1_fu_472_reg[15] ,
    \rampVal_loc_1_fu_476_reg[7] ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ,
    \xBar_V_reg[1] ,
    \xBar_V_reg[7] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ,
    \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ,
    \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ,
    \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ,
    \zonePlateVDelta_reg[15] ,
    \zonePlateVDelta_reg[15]_0 ,
    \phi_mul_fu_464_reg[15]_1 ,
    grp_v_tpgHlsDataFlow_fu_319_ap_start_reg,
    \ap_return_7_preg_reg[7] ,
    \ap_return_6_preg_reg[7] ,
    \ap_return_5_preg_reg[7] ,
    \ap_return_4_preg_reg[15] ,
    \ap_return_3_preg_reg[15] ,
    \ap_return_2_preg_reg[15] ,
    \ap_return_1_preg_reg[7] ,
    \ap_return_0_preg_reg[7] ,
    \rampStart_reg[0] ,
    \fid[0] ,
    \ap_CS_fsm_reg[4]_0 ,
    m_axis_video_TREADY_int_regslice,
    \fid[0]_0 ,
    \fid[0]_1 ,
    fid_in,
    \fid[0]_2 ,
    \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ,
    ap_done,
    \ap_CS_fsm_reg[3] ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ,
    \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ,
    \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done,
    \d_read_reg_22_reg[9] ,
    SS,
    p_60_in,
    \outpix_0_0_0_0_0_load368_fu_520_reg[6] ,
    E,
    \xBar_V_reg[0]_0 ,
    \conv_i4_i213_reg_1582_reg[7] ,
    \select_ln1100_reg_1592_reg[0] ,
    \barWidth_reg_1566_reg[10] ,
    \sub_reg_343_reg[11] );
  output ap_block_pp0_stage0_subdone;
  output \cmp106_reg_787_reg[0] ;
  output \empty_65_reg_808_reg[0] ;
  output \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ;
  output \y_3_reg_1597_reg[13] ;
  output \cmp57_reg_560_reg[0] ;
  output [0:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_0;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter5;
  output ap_enable_reg_pp0_iter8;
  output ap_enable_reg_pp0_iter9;
  output ap_enable_reg_pp0_iter10;
  output ap_enable_reg_pp0_iter11;
  output ap_enable_reg_pp0_iter12;
  output icmp_ln1028_reg_3575;
  output icmp_ln1028_reg_3575_pp0_iter8_reg;
  output [1:0]q0_reg;
  output [13:0]\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  output trunc_ln521_reg_3552_pp0_iter10_reg;
  output [10:0]sel;
  output \q0_reg[7] ;
  output icmp_ln1286_reg_3601_pp0_iter4_reg;
  output \q0_reg[7]_0 ;
  output q0_reg_1_sp_1;
  output [0:0]conv_i_i_cast_cast_reg_3534;
  output [0:0]conv_i6_i224_reg_1536;
  output q0_reg_0_sp_1;
  output grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg;
  output [0:0]Q;
  output or_ln1594_reg_1667;
  output cmp2_i210_reg_1516;
  output grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  output [6:0]\y_fu_328_reg[15] ;
  output [6:0]\rampStart_reg[6] ;
  output [0:0]conv_i_i276_reg_1561;
  output \conv_i_i260_reg_1556_reg[7] ;
  output ap_enable_reg_pp0_iter0;
  output \icmp_ln937_reg_492_reg[0] ;
  output \icmp_ln976_reg_362_reg[0] ;
  output grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  output \cmp18187_reg_358_reg[0] ;
  output bckgndYUV_full_n;
  output icmp_ln1051_reg_3609_pp0_iter9_reg;
  output [4:0]\r_reg_3613_pp0_iter10_reg_reg[7]__0 ;
  output [4:0]\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ;
  output [5:0]\rSerie_V_reg[27] ;
  output [4:0]\b_reg_3624_pp0_iter10_reg_reg[7]__0 ;
  output ap_enable_reg_pp0_iter12_reg;
  output [12:0]\y_3_reg_1597_reg[15] ;
  output grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg;
  output [0:0]S;
  output [0:0]\y_3_reg_1597_reg[0] ;
  output [6:0]\yCount_V_2_reg[9] ;
  output \yCount_V_2_reg[0] ;
  output [0:0]\phi_mul_fu_464_reg[15] ;
  output [4:0]O;
  output [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  output [0:0]\barWidth_reg_1566_reg[1] ;
  output [0:0]\xBar_V_reg[0] ;
  output [0:0]\barWidth_cast_cast_reg_3519_reg[1] ;
  output \cmp2_i210_reg_1516_reg[0] ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  output \q0_reg[6] ;
  output \q0_reg[7]_1 ;
  output ap_loop_init_int_reg;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  output \rampVal_2_loc_1_fu_480_reg[5] ;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  output \or_ln1594_reg_1667_reg[0] ;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1198_ap_return_0;
  output \cmp2_i210_reg_1516_reg[0]_0 ;
  output \add_ln1489_reg_1652_reg[3] ;
  output \bSerie_V_reg[25] ;
  output \bSerie_V_reg[26] ;
  output \bSerie_V_reg[27] ;
  output \add_ln1489_reg_1652_reg[6] ;
  output \cmp57_reg_560_pp0_iter1_reg_reg[0] ;
  output \cmp2_i210_reg_1516_reg[0]_1 ;
  output \conv_i_reg_584_reg[7] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  output \q0_reg[1]_2 ;
  output \q0_reg[3] ;
  output \q0_reg[1]_3 ;
  output \q0_reg[1]_4 ;
  output ap_enable_reg_pp0_iter11_reg;
  output \g_reg_3619_pp0_iter10_reg_reg[5]__0 ;
  output \add_ln1489_reg_1652_reg[7] ;
  output \cmp2_i210_reg_1516_reg[0]_2 ;
  output \cmp2_i210_reg_1516_reg[0]_3 ;
  output [2:0]\rampStart_load_reg_1425_reg[6] ;
  output \rampVal_loc_1_fu_476_reg[6] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[3] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[5] ;
  output \outpix_0_0_0_0_0_load366_fu_332_reg[6] ;
  output [2:0]\rampVal_loc_1_fu_476_reg[5] ;
  output ap_enable_reg_pp0_iter11_reg_0;
  output \cmp2_i210_reg_1516_reg[0]_4 ;
  output \rampStart_load_reg_1425_reg[3] ;
  output \q0_reg[1]_5 ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ;
  output \add_ln1489_reg_1652_reg[2] ;
  output \add_ln1489_reg_1652_reg[4] ;
  output \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ;
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  output \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  output \cmp2_i210_reg_1516_reg[0]_5 ;
  output \rampVal_2_loc_1_fu_480_reg[7] ;
  output \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  output \y_fu_328_reg[12] ;
  output \y_fu_328_reg[3] ;
  output \y_fu_328_reg[9] ;
  output grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  output fid;
  output ap_condition_pp0_exit_iter0_state2;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output ap_done_reg_reg;
  output \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  output \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ;
  output \rampStart_load_reg_1425_reg[7] ;
  output \cmp2_i210_reg_1516_reg[0]_6 ;
  output \ap_CS_fsm_reg[2] ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0;
  output [1:0]\q0_reg[5] ;
  output [23:0]\icmp_ln976_reg_362_reg[0]_0 ;
  input and_ln1759_fu_509_p2;
  input ap_clk;
  input sel_tmp2_fu_527_p2;
  input ap_rst_n_inv;
  input \cmp106_reg_787_reg[0]_0 ;
  input \empty_65_reg_808_reg[0]_0 ;
  input [0:0]SR;
  input \cmp57_reg_560_reg[0]_0 ;
  input cmp71_fu_364_p2;
  input [15:0]DSP_ALU_INST;
  input [19:0]out;
  input grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg;
  input icmp_ln519_fu_800_p2;
  input cmp6_i_fu_830_p2;
  input cmp51_i_fu_900_p2;
  input icmp_fu_916_p2;
  input \cmp2_i210_reg_1516_reg[0]_7 ;
  input \conv_i6_i224_reg_1536_reg[7] ;
  input [7:0]D;
  input [6:0]\rampStart_reg[7] ;
  input \conv_i_i276_reg_1561_reg[6] ;
  input \conv_i_i260_reg_1556_reg[7]_0 ;
  input \icmp_ln976_reg_362_reg[0]_1 ;
  input \cmp18187_reg_358_reg[0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input \cmp41_reg_780_reg[0] ;
  input [0:0]CO;
  input \vHatch_reg[0] ;
  input \vHatch_reg[0]_0 ;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [1:0]\vHatch[0]_i_3 ;
  input \vHatch[0]_i_3_0 ;
  input [0:0]\xCount_V_2_reg[0] ;
  input \cmp50_reg_546_reg[0] ;
  input [0:0]\phi_mul_fu_464_reg[15]_0 ;
  input \hBarSel_4_loc_1_fu_504_reg[0] ;
  input \hBarSel_4_loc_1_fu_504_reg[2] ;
  input \g_2_fu_524_reg[3] ;
  input \g_2_fu_524[7]_i_10 ;
  input \g_2_fu_524[3]_i_2 ;
  input \g_2_fu_524_reg[5] ;
  input \g_2_fu_524_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  input \rampVal_2_flag_1_fu_488_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  input \g_2_fu_524[3]_i_8 ;
  input \g_2_fu_524[7]_i_10_0 ;
  input \g_2_fu_524[1]_i_6 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  input \g_reg_3619_reg[7] ;
  input [1:0]\g_reg_3619_reg[7]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  input \g_2_fu_524_reg[5]_0 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  input \zonePlateVDelta_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  input \g_2_fu_524_reg[6] ;
  input \g_2_fu_524_reg[6]_0 ;
  input \g_2_fu_524_reg[0]_0 ;
  input \g_2_fu_524_reg[6]_1 ;
  input \g_2_fu_524_reg[7] ;
  input \bSerie_V_reg[0]__0 ;
  input \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  input \hdata_flag_1_fu_500_reg[0] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  input \g_2_fu_524_reg[3]_0 ;
  input \g_2_fu_524[4]_i_3 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[0] ;
  input \rampVal_loc_1_fu_476_reg[0] ;
  input ap_rst_n;
  input [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  input \zonePlateVAddr_loc_1_fu_472_reg[7] ;
  input \zonePlateVAddr_loc_1_fu_472_reg[15] ;
  input \rampVal_loc_1_fu_476_reg[7] ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  input \xBar_V_reg[1] ;
  input \xBar_V_reg[7] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ;
  input \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  input \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ;
  input \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [14:0]\phi_mul_fu_464_reg[15]_1 ;
  input grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  input [7:0]\ap_return_7_preg_reg[7] ;
  input [7:0]\ap_return_6_preg_reg[7] ;
  input [7:0]\ap_return_5_preg_reg[7] ;
  input [15:0]\ap_return_4_preg_reg[15] ;
  input [15:0]\ap_return_3_preg_reg[15] ;
  input [15:0]\ap_return_2_preg_reg[15] ;
  input [7:0]\ap_return_1_preg_reg[7] ;
  input [7:0]\ap_return_0_preg_reg[7] ;
  input \rampStart_reg[0] ;
  input \fid[0] ;
  input [2:0]\ap_CS_fsm_reg[4]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input [1:0]\fid[0]_0 ;
  input \fid[0]_1 ;
  input fid_in;
  input \fid[0]_2 ;
  input \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ;
  input ap_done;
  input \ap_CS_fsm_reg[3] ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  input \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  input \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done;
  input [9:0]\d_read_reg_22_reg[9] ;
  input [0:0]SS;
  input p_60_in;
  input [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  input [0:0]E;
  input [0:0]\xBar_V_reg[0]_0 ;
  input [0:0]\conv_i4_i213_reg_1582_reg[7] ;
  input [0:0]\select_ln1100_reg_1592_reg[0] ;
  input [10:0]\barWidth_reg_1566_reg[10] ;
  input [11:0]\sub_reg_343_reg[11] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_9;
  wire [4:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [15:15]\SRL_SIG_reg[0]_16 ;
  wire [15:15]\SRL_SIG_reg[0]_18 ;
  wire [14:0]\SRL_SIG_reg[0]_8 ;
  wire [15:15]\SRL_SIG_reg[1]_17 ;
  wire [15:15]\SRL_SIG_reg[1]_19 ;
  wire [14:0]\SRL_SIG_reg[1]_9 ;
  wire [0:0]SS;
  wire [0:0]\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ;
  wire \add_ln1489_reg_1652_reg[2] ;
  wire \add_ln1489_reg_1652_reg[3] ;
  wire \add_ln1489_reg_1652_reg[4] ;
  wire \add_ln1489_reg_1652_reg[6] ;
  wire \add_ln1489_reg_1652_reg[7] ;
  wire and10_i_fu_300_p2;
  wire and24_i_fu_314_p2;
  wire and4_i_fu_286_p2;
  wire and_ln1759_fu_509_p2;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire [2:0]\ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_10;
  wire ap_CS_fsm_state4;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_init_int_reg;
  wire \ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ;
  wire [7:0]\ap_return_0_preg_reg[7] ;
  wire [7:0]\ap_return_1_preg_reg[7] ;
  wire [15:0]\ap_return_2_preg_reg[15] ;
  wire [15:0]\ap_return_3_preg_reg[15] ;
  wire [15:0]\ap_return_4_preg_reg[15] ;
  wire [7:0]\ap_return_5_preg_reg[7] ;
  wire [7:0]\ap_return_6_preg_reg[7] ;
  wire [7:0]\ap_return_7_preg_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_MultiPixStream2AXIvideo_U0_ap_ready;
  wire ap_sync_channel_write_boxColorB_c_channel;
  wire ap_sync_channel_write_boxColorG_c_channel;
  wire ap_sync_channel_write_boxColorR_c_channel;
  wire ap_sync_channel_write_boxSize_c_channel;
  wire ap_sync_channel_write_crossHairX_c_channel;
  wire ap_sync_channel_write_crossHairY_c_channel;
  wire ap_sync_channel_write_maskId_c_channel;
  wire ap_sync_channel_write_ovrlayId_c_channel;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready;
  wire ap_sync_reg_channel_write_boxColorB_c_channel;
  wire ap_sync_reg_channel_write_boxColorG_c_channel;
  wire ap_sync_reg_channel_write_boxColorR_c_channel;
  wire ap_sync_reg_channel_write_boxSize_c_channel;
  wire ap_sync_reg_channel_write_crossHairX_c_channel;
  wire ap_sync_reg_channel_write_crossHairY_c_channel;
  wire ap_sync_reg_channel_write_maskId_c_channel;
  wire ap_sync_reg_channel_write_ovrlayId_c_channel;
  wire ap_sync_reg_channel_write_ovrlayId_c_channel_reg_n_3;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0;
  wire ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3;
  wire ap_sync_tpgBackground_U0_ap_ready;
  wire \bSerie_V_reg[0]__0 ;
  wire \bSerie_V_reg[25] ;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[27] ;
  wire [4:0]\b_reg_3624_pp0_iter10_reg_reg[7]__0 ;
  wire [0:0]\barWidth_cast_cast_reg_3519_reg[1] ;
  wire [10:0]\barWidth_reg_1566_reg[10] ;
  wire [0:0]\barWidth_reg_1566_reg[1] ;
  wire bckgndYUV_U_n_5;
  wire bckgndYUV_U_n_6;
  wire bckgndYUV_U_n_8;
  wire [23:0]bckgndYUV_dout;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire [7:0]boxColorB_c_channel_dout;
  wire boxColorB_c_channel_empty_n;
  wire boxColorB_c_channel_full_n;
  wire [7:0]boxColorG_c_channel_dout;
  wire boxColorG_c_channel_empty_n;
  wire boxColorG_c_channel_full_n;
  wire [7:0]boxColorR_c_channel_dout;
  wire boxColorR_c_channel_empty_n;
  wire boxColorR_c_channel_full_n;
  wire boxSize_c_channel_U_n_10;
  wire boxSize_c_channel_U_n_11;
  wire boxSize_c_channel_U_n_12;
  wire boxSize_c_channel_U_n_43;
  wire boxSize_c_channel_U_n_44;
  wire boxSize_c_channel_U_n_45;
  wire boxSize_c_channel_U_n_46;
  wire boxSize_c_channel_U_n_47;
  wire boxSize_c_channel_U_n_48;
  wire boxSize_c_channel_U_n_49;
  wire boxSize_c_channel_U_n_5;
  wire boxSize_c_channel_U_n_50;
  wire boxSize_c_channel_U_n_51;
  wire boxSize_c_channel_U_n_52;
  wire boxSize_c_channel_U_n_53;
  wire boxSize_c_channel_U_n_54;
  wire boxSize_c_channel_U_n_55;
  wire boxSize_c_channel_U_n_56;
  wire boxSize_c_channel_U_n_57;
  wire boxSize_c_channel_U_n_58;
  wire boxSize_c_channel_U_n_59;
  wire boxSize_c_channel_U_n_6;
  wire boxSize_c_channel_U_n_60;
  wire boxSize_c_channel_U_n_61;
  wire boxSize_c_channel_U_n_62;
  wire boxSize_c_channel_U_n_63;
  wire boxSize_c_channel_U_n_64;
  wire boxSize_c_channel_U_n_65;
  wire boxSize_c_channel_U_n_66;
  wire boxSize_c_channel_U_n_67;
  wire boxSize_c_channel_U_n_68;
  wire boxSize_c_channel_U_n_69;
  wire boxSize_c_channel_U_n_7;
  wire boxSize_c_channel_U_n_8;
  wire boxSize_c_channel_U_n_9;
  wire boxSize_c_channel_empty_n;
  wire boxSize_c_channel_full_n;
  wire \cmp106_reg_787_reg[0] ;
  wire \cmp106_reg_787_reg[0]_0 ;
  wire cmp11_i159_fu_250_p2;
  wire cmp13_i_fu_264_p2;
  wire \cmp18187_reg_358_reg[0] ;
  wire \cmp18187_reg_358_reg[0]_0 ;
  wire cmp2_i210_reg_1516;
  wire \cmp2_i210_reg_1516_reg[0] ;
  wire \cmp2_i210_reg_1516_reg[0]_0 ;
  wire \cmp2_i210_reg_1516_reg[0]_1 ;
  wire \cmp2_i210_reg_1516_reg[0]_2 ;
  wire \cmp2_i210_reg_1516_reg[0]_3 ;
  wire \cmp2_i210_reg_1516_reg[0]_4 ;
  wire \cmp2_i210_reg_1516_reg[0]_5 ;
  wire \cmp2_i210_reg_1516_reg[0]_6 ;
  wire \cmp2_i210_reg_1516_reg[0]_7 ;
  wire \cmp41_reg_780_reg[0] ;
  wire \cmp50_reg_546_reg[0] ;
  wire cmp51_i_fu_900_p2;
  wire \cmp57_reg_560_pp0_iter1_reg_reg[0] ;
  wire \cmp57_reg_560_reg[0] ;
  wire \cmp57_reg_560_reg[0]_0 ;
  wire cmp6_i_fu_830_p2;
  wire cmp71_fu_364_p2;
  wire colorFormat_c_U_n_12;
  wire colorFormat_c_U_n_4;
  wire colorFormat_c_U_n_7;
  wire colorFormat_c_empty_n;
  wire [0:0]\conv_i4_i213_reg_1582_reg[7] ;
  wire [0:0]conv_i6_i224_reg_1536;
  wire \conv_i6_i224_reg_1536_reg[7] ;
  wire \conv_i_i260_reg_1556_reg[7] ;
  wire \conv_i_i260_reg_1556_reg[7]_0 ;
  wire [0:0]conv_i_i276_reg_1561;
  wire \conv_i_i276_reg_1561_reg[6] ;
  wire [0:0]conv_i_i_cast_cast_reg_3534;
  wire \conv_i_reg_584_reg[7] ;
  wire crossHairX_c_channel_full_n;
  wire crossHairY_c_channel_U_n_5;
  wire crossHairY_c_channel_empty_n;
  wire crossHairY_c_channel_full_n;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire \empty_65_reg_808_reg[0] ;
  wire \empty_65_reg_808_reg[0]_0 ;
  wire [7:0]entry_proc_U0_ap_return_0;
  wire [7:0]entry_proc_U0_ap_return_1;
  wire [15:0]entry_proc_U0_ap_return_2;
  wire [15:0]entry_proc_U0_ap_return_3;
  wire [15:0]entry_proc_U0_ap_return_4;
  wire [7:0]entry_proc_U0_ap_return_5;
  wire [7:0]entry_proc_U0_ap_return_6;
  wire [7:0]entry_proc_U0_ap_return_7;
  wire entry_proc_U0_n_101;
  wire entry_proc_U0_n_102;
  wire entry_proc_U0_n_111;
  wire entry_proc_U0_n_112;
  wire entry_proc_U0_n_122;
  wire entry_proc_U0_n_15;
  wire entry_proc_U0_n_5;
  wire entry_proc_U0_n_6;
  wire entry_proc_U0_n_98;
  wire entry_proc_U0_n_99;
  wire fid;
  wire \fid[0] ;
  wire [1:0]\fid[0]_0 ;
  wire \fid[0]_1 ;
  wire \fid[0]_2 ;
  wire fid_in;
  wire \g_2_fu_524[1]_i_6 ;
  wire \g_2_fu_524[3]_i_2 ;
  wire \g_2_fu_524[3]_i_8 ;
  wire \g_2_fu_524[4]_i_3 ;
  wire \g_2_fu_524[7]_i_10 ;
  wire \g_2_fu_524[7]_i_10_0 ;
  wire \g_2_fu_524_reg[0] ;
  wire \g_2_fu_524_reg[0]_0 ;
  wire \g_2_fu_524_reg[3] ;
  wire \g_2_fu_524_reg[3]_0 ;
  wire \g_2_fu_524_reg[5] ;
  wire \g_2_fu_524_reg[5]_0 ;
  wire \g_2_fu_524_reg[6] ;
  wire \g_2_fu_524_reg[6]_0 ;
  wire \g_2_fu_524_reg[6]_1 ;
  wire \g_2_fu_524_reg[7] ;
  wire \g_reg_3619_pp0_iter10_reg_reg[5]__0 ;
  wire \g_reg_3619_reg[7] ;
  wire [1:0]\g_reg_3619_reg[7]_0 ;
  wire \grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/and_ln1921_fu_586_p2 ;
  wire [15:0]\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/boxLeft_fu_138_reg ;
  wire [15:0]\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/boxTop_fu_134_reg ;
  wire [15:0]\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/x_1_fu_130_reg ;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1198_ap_return_0;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg;
  wire grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg;
  wire grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1248_ap_return_0;
  wire grp_v_tpgHlsDataFlow_fu_319_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID;
  wire hBarSel_4_loc_0_fu_3561;
  wire \hBarSel_4_loc_1_fu_504_reg[0] ;
  wire \hBarSel_4_loc_1_fu_504_reg[0]_0 ;
  wire \hBarSel_4_loc_1_fu_504_reg[2] ;
  wire [1:0]\hBarSel_4_loc_1_fu_504_reg[2]_0 ;
  wire \hdata_flag_1_fu_500_reg[0] ;
  wire height_c_U_n_23;
  wire height_c_U_n_24;
  wire height_c_U_n_25;
  wire height_c_U_n_26;
  wire height_c_U_n_27;
  wire height_c_U_n_28;
  wire height_c_U_n_29;
  wire height_c_U_n_30;
  wire height_c_U_n_31;
  wire height_c_U_n_32;
  wire height_c_U_n_33;
  wire height_c_U_n_34;
  wire height_c_U_n_35;
  wire height_c_U_n_36;
  wire height_c_U_n_37;
  wire height_c_U_n_38;
  wire [15:0]height_c_dout;
  wire height_c_empty_n;
  wire height_c_full_n;
  wire icmp_fu_334_p2;
  wire icmp_fu_916_p2;
  wire icmp_ln1028_reg_3575;
  wire icmp_ln1028_reg_3575_pp0_iter8_reg;
  wire icmp_ln1051_reg_3609_pp0_iter9_reg;
  wire icmp_ln1286_reg_3601_pp0_iter4_reg;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ;
  wire \icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ;
  wire icmp_ln1921_reg_590;
  wire icmp_ln519_fu_800_p2;
  wire \icmp_ln937_reg_492_reg[0] ;
  wire \icmp_ln976_reg_362_reg[0] ;
  wire [23:0]\icmp_ln976_reg_362_reg[0]_0 ;
  wire \icmp_ln976_reg_362_reg[0]_1 ;
  wire m_axis_video_TREADY_int_regslice;
  wire maskId_c_channel_U_n_5;
  wire maskId_c_channel_empty_n;
  wire maskId_c_channel_full_n;
  wire [7:0]motionSpeed_c_dout;
  wire motionSpeed_c_empty_n;
  wire motionSpeed_c_full_n;
  wire or_ln1594_reg_1667;
  wire \or_ln1594_reg_1667_reg[0] ;
  wire [19:0]out;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[3] ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[5] ;
  wire \outpix_0_0_0_0_0_load366_fu_332_reg[6] ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ;
  wire \outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[0] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ;
  wire [2:0]\outpix_0_0_0_0_0_load368_fu_520_reg[6] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7] ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ;
  wire \outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[2] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[4] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7] ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ;
  wire \outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ;
  wire ovrlayId_c_channel_U_n_5;
  wire ovrlayId_c_channel_U_n_6;
  wire ovrlayId_c_channel_U_n_7;
  wire ovrlayId_c_channel_empty_n;
  wire ovrlayId_c_channel_full_n;
  wire ovrlayYUV_U_n_5;
  wire [23:0]ovrlayYUV_dout;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire p_60_in;
  wire [0:0]\phi_mul_fu_464_reg[15] ;
  wire [0:0]\phi_mul_fu_464_reg[15]_0 ;
  wire [14:0]\phi_mul_fu_464_reg[15]_1 ;
  wire [1:0]q0_reg;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[3] ;
  wire [1:0]\q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire q0_reg_0_sn_1;
  wire q0_reg_1_sn_1;
  wire [5:0]\rSerie_V_reg[27] ;
  wire [4:0]\r_reg_3613_pp0_iter10_reg_reg[7]__0 ;
  wire \rampStart_load_reg_1425_reg[3] ;
  wire [2:0]\rampStart_load_reg_1425_reg[6] ;
  wire \rampStart_load_reg_1425_reg[7] ;
  wire \rampStart_reg[0] ;
  wire [6:0]\rampStart_reg[6] ;
  wire [6:0]\rampStart_reg[7] ;
  wire \rampVal_2_flag_1_fu_488_reg[0] ;
  wire \rampVal_2_loc_1_fu_480_reg[5] ;
  wire \rampVal_2_loc_1_fu_480_reg[7] ;
  wire \rampVal_loc_1_fu_476_reg[0] ;
  wire [2:0]\rampVal_loc_1_fu_476_reg[5] ;
  wire \rampVal_loc_1_fu_476_reg[6] ;
  wire \rampVal_loc_1_fu_476_reg[7] ;
  wire [10:0]sel;
  wire sel_tmp2_fu_527_p2;
  wire [0:0]\select_ln1100_reg_1592_reg[0] ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ;
  wire \select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ;
  wire [4:0]\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire [11:0]\sub_reg_343_reg[11] ;
  wire tpgBackground_U0_ap_ready;
  wire [23:0]tpgBackground_U0_bckgndYUV_din;
  wire tpgForeground_U0_motionSpeed_read;
  wire tpgForeground_U0_n_69;
  wire tpgForeground_U0_n_71;
  wire tpgForeground_U0_n_72;
  wire tpgForeground_U0_n_74;
  wire tpgForeground_U0_n_75;
  wire tpgForeground_U0_n_76;
  wire [23:0]tpgForeground_U0_ovrlayYUV_din;
  wire trunc_ln521_reg_3552_pp0_iter10_reg;
  wire \trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ;
  wire [1:0]\vHatch[0]_i_3 ;
  wire \vHatch[0]_i_3_0 ;
  wire \vHatch_reg[0] ;
  wire \vHatch_reg[0]_0 ;
  wire width_c_U_n_23;
  wire width_c_U_n_24;
  wire width_c_U_n_25;
  wire width_c_U_n_26;
  wire width_c_U_n_27;
  wire width_c_U_n_28;
  wire width_c_U_n_29;
  wire width_c_U_n_30;
  wire width_c_U_n_31;
  wire width_c_U_n_32;
  wire width_c_U_n_33;
  wire width_c_U_n_34;
  wire width_c_U_n_35;
  wire width_c_U_n_36;
  wire width_c_U_n_37;
  wire width_c_U_n_38;
  wire width_c_U_n_4;
  wire [15:0]width_c_dout;
  wire width_c_empty_n;
  wire [0:0]\xBar_V_reg[0] ;
  wire [0:0]\xBar_V_reg[0]_0 ;
  wire \xBar_V_reg[1] ;
  wire \xBar_V_reg[7] ;
  wire [0:0]\xCount_V_2_reg[0] ;
  wire \x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ;
  wire [13:0]\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 ;
  wire \yCount_V_2_reg[0] ;
  wire [6:0]\yCount_V_2_reg[9] ;
  wire [0:0]\y_3_reg_1597_reg[0] ;
  wire \y_3_reg_1597_reg[13] ;
  wire [12:0]\y_3_reg_1597_reg[15] ;
  wire [15:0]y_fu_104_reg;
  wire \y_fu_328_reg[12] ;
  wire [6:0]\y_fu_328_reg[15] ;
  wire \y_fu_328_reg[3] ;
  wire \y_fu_328_reg[9] ;
  wire zonePlateVAddr_loc_0_fu_352;
  wire \zonePlateVAddr_loc_1_fu_472_reg[0] ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[15] ;
  wire \zonePlateVAddr_loc_1_fu_472_reg[7] ;
  wire \zonePlateVDelta_reg[0] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;

  assign q0_reg_0_sp_1 = q0_reg_0_sn_1;
  assign q0_reg_1_sp_1 = q0_reg_1_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.E(MultiPixStream2AXIvideo_U0_n_9),
        .O15(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .Q({ap_CS_fsm_state3,\ap_CS_fsm_reg[0] }),
        .\ap_CS_fsm_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .\ap_CS_fsm_reg[1]_1 (MultiPixStream2AXIvideo_U0_n_11),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .ap_done_reg_reg_1(\ap_CS_fsm_reg[4]_0 [1]),
        .ap_done_reg_reg_2(\ap_CS_fsm_reg[3] ),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0),
        .\ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] (\ap_phi_reg_pp0_iter1_empty_142_reg_261_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_MultiPixStream2AXIvideo_U0_ap_ready(ap_sync_MultiPixStream2AXIvideo_U0_ap_ready),
        .ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_done_reg(entry_proc_U0_n_5),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_0),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_1(tpgBackground_U0_ap_ready),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg_2(entry_proc_U0_n_6),
        .\cmp18187_reg_358_reg[0]_0 (\cmp18187_reg_358_reg[0] ),
        .\cmp18187_reg_358_reg[0]_1 (\cmp18187_reg_358_reg[0]_0 ),
        .\empty_143_reg_338_reg[10]_0 (\SRL_SIG_reg[0][15] [10:0]),
        .\empty_143_reg_338_reg[9]_0 (ap_condition_pp0_exit_iter0_state2),
        .fid(fid),
        .\fid[0] (\fid[0] ),
        .\fid[0]_0 (\fid[0]_0 ),
        .\fid[0]_1 (\fid[0]_1 ),
        .\fid[0]_2 (\fid[0]_2 ),
        .fid_in(fid_in),
        .grp_v_tpgHlsDataFlow_fu_319_ap_start_reg(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TUSER),
        .\icmp_ln937_reg_492_reg[0] (\icmp_ln937_reg_492_reg[0] ),
        .\icmp_ln976_reg_362_reg[0]_0 (\icmp_ln976_reg_362_reg[0] ),
        .\icmp_ln976_reg_362_reg[0]_1 (\icmp_ln976_reg_362_reg[0]_0 ),
        .\icmp_ln976_reg_362_reg[0]_2 (\icmp_ln976_reg_362_reg[0]_1 ),
        .\mOutPtr_reg[4] (ovrlayYUV_U_n_5),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .shiftReg_ce(shiftReg_ce_9),
        .\sub_reg_343_reg[11]_0 (\sub_reg_343_reg[11] ),
        .\trunc_ln883_reg_333_reg[10]_0 (\SRL_SIG_reg[0][15]_0 [10:0]));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_MultiPixStream2AXIvideo_U0_ap_ready),
        .Q(ap_sync_reg_MultiPixStream2AXIvideo_U0_ap_ready),
        .R(entry_proc_U0_n_122));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_boxColorB_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_boxColorB_c_channel),
        .Q(ap_sync_reg_channel_write_boxColorB_c_channel),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_boxColorG_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_boxColorG_c_channel),
        .Q(ap_sync_reg_channel_write_boxColorG_c_channel),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_boxColorR_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_boxColorR_c_channel),
        .Q(ap_sync_reg_channel_write_boxColorR_c_channel),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_boxSize_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_boxSize_c_channel),
        .Q(ap_sync_reg_channel_write_boxSize_c_channel),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_crossHairX_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_crossHairX_c_channel),
        .Q(ap_sync_reg_channel_write_crossHairX_c_channel),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_crossHairY_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_crossHairY_c_channel),
        .Q(ap_sync_reg_channel_write_crossHairY_c_channel),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_maskId_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_maskId_c_channel),
        .Q(ap_sync_reg_channel_write_maskId_c_channel),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_ovrlayId_c_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_ovrlayId_c_channel),
        .Q(ap_sync_reg_channel_write_ovrlayId_c_channel_reg_n_3),
        .R(ap_sync_reg_channel_write_ovrlayId_c_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_entry_proc_U0_ap_ready),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(entry_proc_U0_n_122));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_tpgBackground_U0_ap_ready),
        .Q(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .R(entry_proc_U0_n_122));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S bckgndYUV_U
       (.E(ap_block_pp0_stage0_subdone),
        .Q(ap_CS_fsm_state3_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\g_2_fu_524[0]_i_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .\g_2_fu_524[4]_i_10 (\g_reg_3619_reg[7]_0 ),
        .in(tpgBackground_U0_bckgndYUV_din),
        .internal_full_n_reg_0(bckgndYUV_full_n),
        .internal_full_n_reg_1(bckgndYUV_U_n_5),
        .internal_full_n_reg_2(bckgndYUV_U_n_6),
        .internal_full_n_reg_3(bckgndYUV_U_n_8),
        .internal_full_n_reg_4(tpgForeground_U0_n_74),
        .\mOutPtr_reg[3]_0 (tpgForeground_U0_n_72),
        .\mOutPtr_reg[4]_0 (tpgForeground_U0_n_71),
        .out(bckgndYUV_dout),
        .shiftReg_ce(shiftReg_ce_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S boxColorB_c_channel_U
       (.D(boxColorB_c_channel_dout),
        .E(shiftReg_ce_1),
        .\SRL_SIG_reg[0][7] (entry_proc_U0_ap_return_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_boxColorB_c_channel(ap_sync_reg_channel_write_boxColorB_c_channel),
        .boxColorB_c_channel_empty_n(boxColorB_c_channel_empty_n),
        .boxColorB_c_channel_full_n(boxColorB_c_channel_full_n),
        .\mOutPtr_reg[0]_0 (entry_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (tpgForeground_U0_n_76));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_1 boxColorG_c_channel_U
       (.D(boxColorG_c_channel_dout),
        .E(entry_proc_U0_n_98),
        .\SRL_SIG_reg[0][7] (entry_proc_U0_ap_return_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .boxColorG_c_channel_empty_n(boxColorG_c_channel_empty_n),
        .boxColorG_c_channel_full_n(boxColorG_c_channel_full_n),
        .internal_empty_n_reg_0(tpgForeground_U0_n_76),
        .\mOutPtr_reg[1]_0 (entry_proc_U0_n_99),
        .shiftReg_ce(shiftReg_ce_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_2 boxColorR_c_channel_U
       (.D(boxColorR_c_channel_dout),
        .E(shiftReg_ce_4),
        .\SRL_SIG_reg[0][7] (entry_proc_U0_ap_return_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_boxColorR_c_channel(ap_sync_reg_channel_write_boxColorR_c_channel),
        .boxColorR_c_channel_empty_n(boxColorR_c_channel_empty_n),
        .boxColorR_c_channel_full_n(boxColorR_c_channel_full_n),
        .\mOutPtr_reg[0]_0 (entry_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (tpgForeground_U0_n_76));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_3 boxSize_c_channel_U
       (.D(entry_proc_U0_ap_return_4),
        .E(shiftReg_ce_3),
        .Q(\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/boxLeft_fu_138_reg ),
        .S({boxSize_c_channel_U_n_5,boxSize_c_channel_U_n_6,boxSize_c_channel_U_n_7,boxSize_c_channel_U_n_8,boxSize_c_channel_U_n_9,boxSize_c_channel_U_n_10,boxSize_c_channel_U_n_11,boxSize_c_channel_U_n_12}),
        .\SRL_SIG_reg[0][14] (\SRL_SIG_reg[0]_8 ),
        .\SRL_SIG_reg[1][14] (\SRL_SIG_reg[1]_9 ),
        .\SRL_SIG_reg[1][15] (boxSize_c_channel_U_n_68),
        .\SRL_SIG_reg[1][15]_0 (boxSize_c_channel_U_n_69),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_boxSize_c_channel(ap_sync_reg_channel_write_boxSize_c_channel),
        .boxBottom_fu_653_p2_carry__0(\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/boxTop_fu_134_reg ),
        .\boxLeft_fu_138_reg[7] ({boxSize_c_channel_U_n_60,boxSize_c_channel_U_n_61,boxSize_c_channel_U_n_62,boxSize_c_channel_U_n_63,boxSize_c_channel_U_n_64,boxSize_c_channel_U_n_65,boxSize_c_channel_U_n_66,boxSize_c_channel_U_n_67}),
        .boxSize_c_channel_empty_n(boxSize_c_channel_empty_n),
        .boxSize_c_channel_full_n(boxSize_c_channel_full_n),
        .\boxTop_fu_134_reg[15] ({boxSize_c_channel_U_n_43,boxSize_c_channel_U_n_44,boxSize_c_channel_U_n_45,boxSize_c_channel_U_n_46,boxSize_c_channel_U_n_47,boxSize_c_channel_U_n_48,boxSize_c_channel_U_n_49,boxSize_c_channel_U_n_50}),
        .\boxTop_fu_134_reg[7] ({boxSize_c_channel_U_n_52,boxSize_c_channel_U_n_53,boxSize_c_channel_U_n_54,boxSize_c_channel_U_n_55,boxSize_c_channel_U_n_56,boxSize_c_channel_U_n_57,boxSize_c_channel_U_n_58,boxSize_c_channel_U_n_59}),
        .\hMax_reg_526_reg[15] (\SRL_SIG_reg[1]_19 ),
        .\hMax_reg_526_reg[15]_0 (width_c_U_n_23),
        .\hMax_reg_526_reg[15]_1 (\SRL_SIG_reg[0]_18 ),
        .\mOutPtr_reg[0]_0 (entry_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (tpgForeground_U0_n_76),
        .\mOutPtr_reg[1]_0 (boxSize_c_channel_U_n_51),
        .\vMax_reg_531_reg[15] (\SRL_SIG_reg[1]_17 ),
        .\vMax_reg_531_reg[15]_0 (height_c_U_n_23),
        .\vMax_reg_531_reg[15]_1 (\SRL_SIG_reg[0]_16 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S colorFormat_c_U
       (.E(colorFormat_c_U_n_7),
        .O15(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .Q(ap_CS_fsm_state4),
        .SR(hBarSel_4_loc_0_fu_3561),
        .\SRL_SIG_reg[0][7] (width_c_U_n_4),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .SS(colorFormat_c_U_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(colorFormat_c_U_n_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp11_i159_fu_250_p2(cmp11_i159_fu_250_p2),
        .cmp13_i_fu_264_p2(cmp13_i_fu_264_p2),
        .colorFormat_c_empty_n(colorFormat_c_empty_n),
        .height_c_full_n(height_c_full_n),
        .icmp_fu_334_p2(icmp_fu_334_p2),
        .icmp_ln519_fu_800_p2(icmp_ln519_fu_800_p2),
        .\select_ln1933_reg_571_reg[1] (ap_CS_fsm_state1),
        .shiftReg_ce(shiftReg_ce),
        .tpgForeground_U0_motionSpeed_read(tpgForeground_U0_motionSpeed_read),
        .zonePlateVAddr_loc_0_fu_352(zonePlateVAddr_loc_0_fu_352));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_4 crossHairX_c_channel_U
       (.D(entry_proc_U0_ap_return_2),
        .E(shiftReg_ce_0),
        .Q(\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/x_1_fu_130_reg ),
        .and_ln1921_fu_586_p2(\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/and_ln1921_fu_586_p2 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_crossHairX_c_channel(ap_sync_reg_channel_write_crossHairX_c_channel),
        .boxColorG_c_channel_empty_n(boxColorG_c_channel_empty_n),
        .boxColorR_c_channel_empty_n(boxColorR_c_channel_empty_n),
        .boxSize_c_channel_empty_n(boxSize_c_channel_empty_n),
        .crossHairX_c_channel_full_n(crossHairX_c_channel_full_n),
        .crossHairY_c_channel_empty_n(crossHairY_c_channel_empty_n),
        .icmp_ln1921_reg_590(icmp_ln1921_reg_590),
        .\mOutPtr_reg[0]_0 (entry_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (tpgForeground_U0_n_76),
        .maskId_c_channel_empty_n(maskId_c_channel_empty_n),
        .motionSpeed_c_empty_n(motionSpeed_c_empty_n),
        .tpgForeground_U0_motionSpeed_read(tpgForeground_U0_motionSpeed_read),
        .width_c_empty_n(width_c_empty_n),
        .\y_fu_104_reg[15] (ovrlayId_c_channel_U_n_7),
        .\y_fu_104_reg[15]_0 (ap_CS_fsm_state1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_5 crossHairY_c_channel_U
       (.D(entry_proc_U0_ap_return_3),
        .E(shiftReg_ce_6),
        .Q(y_fu_104_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .crossHairY_c_channel_empty_n(crossHairY_c_channel_empty_n),
        .crossHairY_c_channel_full_n(crossHairY_c_channel_full_n),
        .icmp_ln1921_reg_590(icmp_ln1921_reg_590),
        .\icmp_ln1921_reg_590_reg[0] (crossHairY_c_channel_U_n_5),
        .\icmp_ln1921_reg_590_reg[0]_0 (tpgForeground_U0_n_75),
        .internal_empty_n_reg_0(tpgForeground_U0_n_76),
        .\mOutPtr_reg[1]_0 (entry_proc_U0_n_102),
        .\mOutPtr_reg[1]_1 (entry_proc_U0_n_101));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_entry_proc entry_proc_U0
       (.D(entry_proc_U0_ap_return_4),
        .E(entry_proc_U0_n_98),
        .O15(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .O16(ap_sync_reg_channel_write_ovrlayId_c_channel_reg_n_3),
        .Q(tpgBackground_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (ap_done_reg_reg),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(entry_proc_U0_n_101),
        .ap_done_reg_reg_1(entry_proc_U0_n_102),
        .ap_done_reg_reg_2(shiftReg_ce_5),
        .ap_done_reg_reg_3(shiftReg_ce_4),
        .ap_done_reg_reg_4(shiftReg_ce_3),
        .ap_done_reg_reg_5(entry_proc_U0_n_111),
        .ap_done_reg_reg_6(entry_proc_U0_n_112),
        .ap_done_reg_reg_7(shiftReg_ce_1),
        .ap_done_reg_reg_8(shiftReg_ce_0),
        .\ap_return_0_preg_reg[7]_0 (\ap_return_0_preg_reg[7] ),
        .\ap_return_1_preg_reg[7]_0 (\ap_return_1_preg_reg[7] ),
        .\ap_return_2_preg_reg[15]_0 (\ap_return_2_preg_reg[15] ),
        .\ap_return_3_preg_reg[15]_0 (\ap_return_3_preg_reg[15] ),
        .\ap_return_4_preg_reg[15]_0 (\ap_return_4_preg_reg[15] ),
        .\ap_return_5_preg_reg[7]_0 (\ap_return_5_preg_reg[7] ),
        .\ap_return_6_preg_reg[7]_0 (\ap_return_6_preg_reg[7] ),
        .\ap_return_7_preg_reg[7]_0 (\ap_return_7_preg_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_MultiPixStream2AXIvideo_U0_ap_ready(ap_sync_MultiPixStream2AXIvideo_U0_ap_ready),
        .ap_sync_channel_write_boxColorB_c_channel(ap_sync_channel_write_boxColorB_c_channel),
        .ap_sync_channel_write_boxColorG_c_channel(ap_sync_channel_write_boxColorG_c_channel),
        .ap_sync_channel_write_boxColorR_c_channel(ap_sync_channel_write_boxColorR_c_channel),
        .ap_sync_channel_write_boxSize_c_channel(ap_sync_channel_write_boxSize_c_channel),
        .ap_sync_channel_write_crossHairX_c_channel(ap_sync_channel_write_crossHairX_c_channel),
        .ap_sync_channel_write_crossHairY_c_channel(ap_sync_channel_write_crossHairY_c_channel),
        .ap_sync_channel_write_maskId_c_channel(ap_sync_channel_write_maskId_c_channel),
        .ap_sync_channel_write_ovrlayId_c_channel(ap_sync_channel_write_ovrlayId_c_channel),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_boxColorB_c_channel(ap_sync_reg_channel_write_boxColorB_c_channel),
        .ap_sync_reg_channel_write_boxColorG_c_channel(ap_sync_reg_channel_write_boxColorG_c_channel),
        .ap_sync_reg_channel_write_boxColorG_c_channel_reg(entry_proc_U0_n_99),
        .ap_sync_reg_channel_write_boxColorR_c_channel(ap_sync_reg_channel_write_boxColorR_c_channel),
        .ap_sync_reg_channel_write_boxSize_c_channel(ap_sync_reg_channel_write_boxSize_c_channel),
        .ap_sync_reg_channel_write_crossHairX_c_channel(ap_sync_reg_channel_write_crossHairX_c_channel),
        .ap_sync_reg_channel_write_crossHairY_c_channel(ap_sync_reg_channel_write_crossHairY_c_channel),
        .ap_sync_reg_channel_write_crossHairY_c_channel_reg(shiftReg_ce_6),
        .ap_sync_reg_channel_write_maskId_c_channel(ap_sync_reg_channel_write_maskId_c_channel),
        .ap_sync_reg_channel_write_ovrlayId_c_channel(ap_sync_reg_channel_write_ovrlayId_c_channel),
        .ap_sync_reg_channel_write_ovrlayId_c_channel_reg(shiftReg_ce_2),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(entry_proc_U0_n_15),
        .ap_sync_reg_tpgBackground_U0_ap_ready(entry_proc_U0_n_122),
        .boxColorB_c_channel_full_n(boxColorB_c_channel_full_n),
        .boxColorG_c_channel_empty_n(boxColorG_c_channel_empty_n),
        .boxColorG_c_channel_full_n(boxColorG_c_channel_full_n),
        .boxColorR_c_channel_full_n(boxColorR_c_channel_full_n),
        .boxSize_c_channel_full_n(boxSize_c_channel_full_n),
        .crossHairX_c_channel_full_n(crossHairX_c_channel_full_n),
        .crossHairY_c_channel_empty_n(crossHairY_c_channel_empty_n),
        .crossHairY_c_channel_full_n(crossHairY_c_channel_full_n),
        .grp_v_tpgHlsDataFlow_fu_319_ap_start_reg(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg(entry_proc_U0_n_5),
        .grp_v_tpgHlsDataFlow_fu_319_ap_start_reg_reg_0(entry_proc_U0_n_6),
        .\int_boxColorB_reg[7] (entry_proc_U0_ap_return_7),
        .\int_boxColorG_reg[7] (entry_proc_U0_ap_return_6),
        .\int_boxColorR_reg[7] (entry_proc_U0_ap_return_5),
        .\int_crossHairX_reg[15] (entry_proc_U0_ap_return_2),
        .\int_crossHairY_reg[15] (entry_proc_U0_ap_return_3),
        .\int_maskId_reg[7] (entry_proc_U0_ap_return_1),
        .\int_ovrlayId_reg[7] (entry_proc_U0_ap_return_0),
        .\mOutPtr_reg[1] (tpgForeground_U0_n_76),
        .maskId_c_channel_full_n(maskId_c_channel_full_n),
        .ovrlayId_c_channel_empty_n(ovrlayId_c_channel_empty_n),
        .ovrlayId_c_channel_full_n(ovrlayId_c_channel_full_n),
        .shiftReg_ce(shiftReg_ce_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_6 height_c_U
       (.D(height_c_dout),
        .E(colorFormat_c_U_n_7),
        .Q(\SRL_SIG_reg[0]_16 ),
        .S({height_c_U_n_24,height_c_U_n_25,height_c_U_n_26,height_c_U_n_27,height_c_U_n_28,height_c_U_n_29,height_c_U_n_30,height_c_U_n_31}),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[1][14] ({height_c_U_n_32,height_c_U_n_33,height_c_U_n_34,height_c_U_n_35,height_c_U_n_36,height_c_U_n_37,height_c_U_n_38}),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[1]_17 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height_c_empty_n(height_c_empty_n),
        .height_c_full_n(height_c_full_n),
        .internal_full_n_reg_0(colorFormat_c_U_n_4),
        .\mOutPtr_reg[1]_0 (height_c_U_n_23),
        .shiftReg_ce(shiftReg_ce),
        .tpgForeground_U0_motionSpeed_read(tpgForeground_U0_motionSpeed_read),
        .\vMax_reg_531_reg[15] (\SRL_SIG_reg[1]_9 ),
        .\vMax_reg_531_reg[15]_0 (boxSize_c_channel_U_n_51),
        .\vMax_reg_531_reg[15]_1 (\SRL_SIG_reg[0]_8 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_7 maskId_c_channel_U
       (.D(entry_proc_U0_ap_return_1),
        .E(shiftReg_ce_5),
        .Q(ap_CS_fsm_state1),
        .and10_i_fu_300_p2(and10_i_fu_300_p2),
        .and24_i_fu_314_p2(and24_i_fu_314_p2),
        .and4_i_fu_286_p2(and4_i_fu_286_p2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_maskId_c_channel(ap_sync_reg_channel_write_maskId_c_channel),
        .cmp11_i159_fu_250_p2(cmp11_i159_fu_250_p2),
        .\mOutPtr_reg[0]_0 (entry_proc_U0_n_15),
        .\mOutPtr_reg[0]_1 (tpgForeground_U0_n_76),
        .maskId_c_channel_empty_n(maskId_c_channel_empty_n),
        .maskId_c_channel_full_n(maskId_c_channel_full_n),
        .\tobool_reg_506_reg[0] (maskId_c_channel_U_n_5),
        .\tobool_reg_506_reg[0]_0 (tpgForeground_U0_n_69));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_8 motionSpeed_c_U
       (.D(D),
        .E(colorFormat_c_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(colorFormat_c_U_n_4),
        .motionSpeed_c_dout(motionSpeed_c_dout),
        .motionSpeed_c_empty_n(motionSpeed_c_empty_n),
        .motionSpeed_c_full_n(motionSpeed_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .tpgForeground_U0_motionSpeed_read(tpgForeground_U0_motionSpeed_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_9 ovrlayId_c_channel_U
       (.D(entry_proc_U0_ap_return_0),
        .E(shiftReg_ce_2),
        .\SRL_SIG_reg[0][2] (ovrlayId_c_channel_U_n_5),
        .\SRL_SIG_reg[0][2]_0 (ovrlayId_c_channel_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .boxColorB_c_channel_empty_n(boxColorB_c_channel_empty_n),
        .colorFormat_c_empty_n(colorFormat_c_empty_n),
        .height_c_empty_n(height_c_empty_n),
        .internal_empty_n_reg_0(ovrlayId_c_channel_U_n_7),
        .internal_empty_n_reg_1(tpgForeground_U0_n_76),
        .\mOutPtr_reg[1]_0 (entry_proc_U0_n_112),
        .\mOutPtr_reg[1]_1 (entry_proc_U0_n_111),
        .ovrlayId_c_channel_empty_n(ovrlayId_c_channel_empty_n),
        .ovrlayId_c_channel_full_n(ovrlayId_c_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_10 ovrlayYUV_U
       (.\B_V_data_1_state[0]_i_2 (\ap_CS_fsm_reg[4]_0 [1]),
        .E(MultiPixStream2AXIvideo_U0_n_9),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(tpgForeground_U0_ovrlayYUV_din),
        .internal_empty_n_reg_0(ovrlayYUV_U_n_5),
        .\mOutPtr_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_319_m_axis_video_TVALID),
        .\mOutPtr_reg[4]_0 (MultiPixStream2AXIvideo_U0_n_11),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .shiftReg_ce(shiftReg_ce_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.CO(CO),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(ap_block_pp0_stage0_subdone),
        .O(O),
        .O15(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_3),
        .Q({tpgBackground_U0_ap_ready,ap_CS_fsm_state4,Q}),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 (\add_ln1260_reg_3664_pp0_iter10_reg_reg[15]__0 ),
        .\add_ln1489_reg_1652_reg[2]_0 (\add_ln1489_reg_1652_reg[2] ),
        .\add_ln1489_reg_1652_reg[3]_0 (\add_ln1489_reg_1652_reg[3] ),
        .\add_ln1489_reg_1652_reg[4]_0 (\add_ln1489_reg_1652_reg[4] ),
        .\add_ln1489_reg_1652_reg[6]_0 (\add_ln1489_reg_1652_reg[6] ),
        .\add_ln1489_reg_1652_reg[7]_0 (\add_ln1489_reg_1652_reg[7] ),
        .and_ln1759_fu_509_p2(and_ln1759_fu_509_p2),
        .\ap_CS_fsm[4]_i_2 (\SRL_SIG_reg[0][15]_0 [14:0]),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10_reg(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter11_reg(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter11_reg_0(ap_enable_reg_pp0_iter11_reg),
        .ap_enable_reg_pp0_iter11_reg_1(ap_enable_reg_pp0_iter11_reg_0),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter1_reg(\SRL_SIG_reg[0][15] ),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9_reg(ap_enable_reg_pp0_iter9),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] (\ap_phi_reg_pp0_iter2_agg_result_0_reg_143_reg[0] ),
        .\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] (\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_181_reg[6] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_tpgBackground_U0_ap_ready(ap_sync_tpgBackground_U0_ap_ready),
        .\bSerie_V_reg[0]__0 (\bSerie_V_reg[0]__0 ),
        .\bSerie_V_reg[25] (\bSerie_V_reg[25] ),
        .\bSerie_V_reg[26] (\bSerie_V_reg[26] ),
        .\bSerie_V_reg[27] (\bSerie_V_reg[27] ),
        .\b_reg_3624_pp0_iter10_reg_reg[7]__0 (\b_reg_3624_pp0_iter10_reg_reg[7]__0 ),
        .\barWidth_cast_cast_reg_3519_reg[1] (\barWidth_cast_cast_reg_3519_reg[1] ),
        .\barWidth_reg_1566_reg[10]_0 (\barWidth_reg_1566_reg[10] ),
        .\barWidth_reg_1566_reg[1]_0 (\barWidth_reg_1566_reg[1] ),
        .\cmp106_reg_787_reg[0] (\cmp106_reg_787_reg[0] ),
        .\cmp106_reg_787_reg[0]_0 (\cmp106_reg_787_reg[0]_0 ),
        .\cmp2_i210_reg_1516_reg[0]_0 (cmp2_i210_reg_1516),
        .\cmp2_i210_reg_1516_reg[0]_1 (\cmp2_i210_reg_1516_reg[0] ),
        .\cmp2_i210_reg_1516_reg[0]_2 (\cmp2_i210_reg_1516_reg[0]_0 ),
        .\cmp2_i210_reg_1516_reg[0]_3 (\cmp2_i210_reg_1516_reg[0]_1 ),
        .\cmp2_i210_reg_1516_reg[0]_4 (\cmp2_i210_reg_1516_reg[0]_2 ),
        .\cmp2_i210_reg_1516_reg[0]_5 (\cmp2_i210_reg_1516_reg[0]_3 ),
        .\cmp2_i210_reg_1516_reg[0]_6 (\cmp2_i210_reg_1516_reg[0]_4 ),
        .\cmp2_i210_reg_1516_reg[0]_7 (\cmp2_i210_reg_1516_reg[0]_5 ),
        .\cmp2_i210_reg_1516_reg[0]_8 (\cmp2_i210_reg_1516_reg[0]_6 ),
        .\cmp2_i210_reg_1516_reg[0]_9 (\cmp2_i210_reg_1516_reg[0]_7 ),
        .\cmp41_reg_780_reg[0] (\SRL_SIG_reg[0][7] [1:0]),
        .\cmp41_reg_780_reg[0]_0 (\cmp41_reg_780_reg[0] ),
        .\cmp50_reg_546_reg[0] (\cmp50_reg_546_reg[0] ),
        .cmp51_i_fu_900_p2(cmp51_i_fu_900_p2),
        .\cmp57_reg_560_pp0_iter1_reg_reg[0] (\cmp57_reg_560_pp0_iter1_reg_reg[0] ),
        .\cmp57_reg_560_reg[0] (\cmp57_reg_560_reg[0] ),
        .\cmp57_reg_560_reg[0]_0 (\cmp57_reg_560_reg[0]_0 ),
        .cmp6_i_fu_830_p2(cmp6_i_fu_830_p2),
        .cmp71_fu_364_p2(cmp71_fu_364_p2),
        .\conv_i4_i213_reg_1582_reg[7]_0 (\conv_i4_i213_reg_1582_reg[7] ),
        .conv_i6_i224_reg_1536(conv_i6_i224_reg_1536),
        .\conv_i6_i224_reg_1536_reg[7]_0 (\conv_i6_i224_reg_1536_reg[7] ),
        .\conv_i_i260_reg_1556_reg[7]_0 (\conv_i_i260_reg_1556_reg[7] ),
        .\conv_i_i260_reg_1556_reg[7]_1 (\conv_i_i260_reg_1556_reg[7]_0 ),
        .conv_i_i276_reg_1561(conv_i_i276_reg_1561),
        .\conv_i_i276_reg_1561_reg[6]_0 (\conv_i_i276_reg_1561_reg[6] ),
        .\conv_i_i_cast_cast_reg_3534_reg[7] (conv_i_i_cast_cast_reg_3534),
        .\conv_i_reg_584_reg[7] (\conv_i_reg_584_reg[7] ),
        .\d_read_reg_22_reg[9] (\d_read_reg_22_reg[9] ),
        .\empty_65_reg_808_reg[0] (\empty_65_reg_808_reg[0] ),
        .\empty_65_reg_808_reg[0]_0 (\empty_65_reg_808_reg[0]_0 ),
        .\g_2_fu_524[1]_i_6 (\g_2_fu_524[1]_i_6 ),
        .\g_2_fu_524[3]_i_2 (\g_2_fu_524[3]_i_2 ),
        .\g_2_fu_524[3]_i_8 (\g_2_fu_524[3]_i_8 ),
        .\g_2_fu_524[4]_i_3 (\g_2_fu_524[4]_i_3 ),
        .\g_2_fu_524[7]_i_10 (\g_2_fu_524[7]_i_10 ),
        .\g_2_fu_524[7]_i_10_0 (\g_2_fu_524[7]_i_10_0 ),
        .\g_2_fu_524_reg[0] (\g_2_fu_524_reg[0] ),
        .\g_2_fu_524_reg[0]_0 (\g_2_fu_524_reg[0]_0 ),
        .\g_2_fu_524_reg[2] (bckgndYUV_U_n_6),
        .\g_2_fu_524_reg[2]_0 (bckgndYUV_U_n_5),
        .\g_2_fu_524_reg[3] (\g_2_fu_524_reg[3] ),
        .\g_2_fu_524_reg[3]_0 (bckgndYUV_U_n_8),
        .\g_2_fu_524_reg[3]_1 (\g_2_fu_524_reg[3]_0 ),
        .\g_2_fu_524_reg[5] (\g_2_fu_524_reg[5] ),
        .\g_2_fu_524_reg[5]_0 (\g_2_fu_524_reg[5]_0 ),
        .\g_2_fu_524_reg[6] (\g_2_fu_524_reg[6] ),
        .\g_2_fu_524_reg[6]_0 (\g_2_fu_524_reg[6]_0 ),
        .\g_2_fu_524_reg[6]_1 (\g_2_fu_524_reg[6]_1 ),
        .\g_2_fu_524_reg[7] (\g_2_fu_524_reg[7] ),
        .\g_reg_3619_pp0_iter10_reg_reg[5]__0 (\g_reg_3619_pp0_iter10_reg_reg[5]__0 ),
        .\g_reg_3619_reg[7] (\g_reg_3619_reg[7]_0 ),
        .\g_reg_3619_reg[7]_0 (\g_reg_3619_reg[7] ),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg),
        .grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg_0(grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg_reg),
        .grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg(grp_tpgPatternCrossHatch_fu_1229_ap_start_reg_reg),
        .\hBarSel_4_loc_1_fu_504_reg[0] (\hBarSel_4_loc_1_fu_504_reg[0]_0 ),
        .\hBarSel_4_loc_1_fu_504_reg[0]_0 (\hBarSel_4_loc_1_fu_504_reg[0] ),
        .\hBarSel_4_loc_1_fu_504_reg[2] (\hBarSel_4_loc_1_fu_504_reg[2] ),
        .\hBarSel_4_loc_1_fu_504_reg[2]_0 (\hBarSel_4_loc_1_fu_504_reg[2]_0 ),
        .\hdata_flag_1_fu_500_reg[0] (\hdata_flag_1_fu_500_reg[0] ),
        .icmp_fu_916_p2(icmp_fu_916_p2),
        .icmp_ln1028_reg_3575(icmp_ln1028_reg_3575),
        .\icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0 (icmp_ln1028_reg_3575_pp0_iter8_reg),
        .\icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]__0 (icmp_ln1051_reg_3609_pp0_iter9_reg),
        .\icmp_ln1286_reg_3601_pp0_iter4_reg_reg[0] (icmp_ln1286_reg_3601_pp0_iter4_reg),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_0 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_1 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_2 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_3 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_4 ),
        .\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 (\icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]__0_5 ),
        .icmp_ln519_fu_800_p2(icmp_ln519_fu_800_p2),
        .in(tpgBackground_U0_bckgndYUV_din),
        .\or_ln1594_reg_1667_reg[0]_0 (or_ln1594_reg_1667),
        .\or_ln1594_reg_1667_reg[0]_1 (\or_ln1594_reg_1667_reg[0] ),
        .out(out),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[3]_0 (\outpix_0_0_0_0_0_load366_fu_332_reg[3] ),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[5]_0 (\outpix_0_0_0_0_0_load366_fu_332_reg[5] ),
        .\outpix_0_0_0_0_0_load366_fu_332_reg[6]_0 (\outpix_0_0_0_0_0_load366_fu_332_reg[6] ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_11 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_11 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_3 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_3 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_6 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_6 ),
        .\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 (\outpix_0_0_0_0_0_load368_fu_520[4]_i_8 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_12 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5 ),
        .\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 (\outpix_0_0_0_0_0_load368_fu_520[5]_i_5_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_25 ),
        .\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 (\outpix_0_0_0_0_0_load368_fu_520[7]_i_7 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[0] (\outpix_0_0_0_0_0_load368_fu_520_reg[0] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1] (\outpix_0_0_0_0_0_load368_fu_520_reg[1] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[1]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2] (\outpix_0_0_0_0_0_load368_fu_520_reg[2] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[2]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3] (\outpix_0_0_0_0_0_load368_fu_520_reg[3] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[3]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4] (\outpix_0_0_0_0_0_load368_fu_520_reg[4] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[4]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[6] (\outpix_0_0_0_0_0_load368_fu_520_reg[6] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7] (\outpix_0_0_0_0_0_load368_fu_520_reg[7] ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_0 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_1 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_2 ),
        .\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 (\outpix_0_0_0_0_0_load368_fu_520_reg[7]_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[0]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 (\outpix_0_2_0_0_0_load376_fu_528[3]_i_2_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_2 ),
        .\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 (\outpix_0_2_0_0_0_load376_fu_528[6]_i_5 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 (\outpix_0_2_0_0_0_load376_fu_528[7]_i_3_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0] (\outpix_0_2_0_0_0_load376_fu_528_reg[0] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[0]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1] (\outpix_0_2_0_0_0_load376_fu_528_reg[1] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[1]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[2] (\outpix_0_2_0_0_0_load376_fu_528_reg[2] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3] (\outpix_0_2_0_0_0_load376_fu_528_reg[3] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[3]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[4] (\outpix_0_2_0_0_0_load376_fu_528_reg[4] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5] (\outpix_0_2_0_0_0_load376_fu_528_reg[5] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[5]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[5]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6] (\outpix_0_2_0_0_0_load376_fu_528_reg[6] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[6]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7] (\outpix_0_2_0_0_0_load376_fu_528_reg[7] ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_0 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_1 ),
        .\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 (\outpix_0_2_0_0_0_load376_fu_528_reg[7]_2 ),
        .p_60_in(p_60_in),
        .\phi_mul_fu_464_reg[15] (\phi_mul_fu_464_reg[15] ),
        .\phi_mul_fu_464_reg[15]_0 (\phi_mul_fu_464_reg[15]_0 ),
        .\phi_mul_fu_464_reg[15]_1 (\phi_mul_fu_464_reg[15]_1 ),
        .q0_reg(q0_reg),
        .\q0_reg[1]_0 (q0_reg_1_sn_1),
        .\q0_reg[1]_1 (grp_tpgPatternCheckerBoard_fu_1198_ap_return_0),
        .\q0_reg[1]_2 (\q0_reg[1]_0 ),
        .\q0_reg[1]_3 (\q0_reg[1]_1 ),
        .\q0_reg[1]_4 (\q0_reg[1]_2 ),
        .\q0_reg[1]_5 (\q0_reg[1]_3 ),
        .\q0_reg[1]_6 (\q0_reg[1]_4 ),
        .\q0_reg[1]_7 (\q0_reg[1]_5 ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .q0_reg_0(bckgndYUV_full_n),
        .q0_reg_0_sp_1(q0_reg_0_sn_1),
        .q0_reg_1_sp_1(grp_tpgPatternTartanColorBars_fu_1248_ap_return_0),
        .\rSerie_V_reg[27] (\rSerie_V_reg[27] ),
        .\r_reg_3613_pp0_iter10_reg_reg[7]__0 (\r_reg_3613_pp0_iter10_reg_reg[7]__0 ),
        .\rampStart_load_reg_1425_reg[3]_0 (\rampStart_load_reg_1425_reg[3] ),
        .\rampStart_load_reg_1425_reg[6]_0 (\rampStart_load_reg_1425_reg[6] ),
        .\rampStart_load_reg_1425_reg[7]_0 (\rampStart_load_reg_1425_reg[7] ),
        .\rampStart_reg[0]_0 (\rampStart_reg[0] ),
        .\rampStart_reg[6]_0 (\rampStart_reg[6] ),
        .\rampStart_reg[7]_0 (\rampStart_reg[7] ),
        .\rampVal_2_flag_1_fu_488_reg[0] (\rampVal_2_flag_1_fu_488_reg[0] ),
        .\rampVal_2_loc_1_fu_480_reg[5] (\rampVal_2_loc_1_fu_480_reg[5] ),
        .\rampVal_2_loc_1_fu_480_reg[7] (\rampVal_2_loc_1_fu_480_reg[7] ),
        .\rampVal_loc_1_fu_476_reg[0] (\rampVal_loc_1_fu_476_reg[0] ),
        .\rampVal_loc_1_fu_476_reg[5] (\rampVal_loc_1_fu_476_reg[5] ),
        .\rampVal_loc_1_fu_476_reg[6] (\rampVal_loc_1_fu_476_reg[6] ),
        .\rampVal_loc_1_fu_476_reg[7] (\rampVal_loc_1_fu_476_reg[7] ),
        .sel(sel),
        .sel_tmp2_fu_527_p2(sel_tmp2_fu_527_p2),
        .\select_ln1100_reg_1592_reg[0]_0 (\select_ln1100_reg_1592_reg[0] ),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[0]__0 ),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[1]__0 ),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[5]__0 ),
        .\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 (\select_ln314_reg_3680_pp0_iter10_reg_reg[7]__0 ),
        .shiftReg_ce(shiftReg_ce_8),
        .shiftReg_ce_0(shiftReg_ce),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] (trunc_ln521_reg_3552_pp0_iter10_reg),
        .\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0]_0 (\trunc_ln521_reg_3552_pp0_iter10_reg_reg[0] ),
        .\vHatch[0]_i_3 (\vHatch[0]_i_3 ),
        .\vHatch[0]_i_3_0 (\vHatch[0]_i_3_0 ),
        .\vHatch_reg[0] (\vHatch_reg[0] ),
        .\vHatch_reg[0]_0 (\vHatch_reg[0]_0 ),
        .\xBar_V_reg[0] (\xBar_V_reg[0] ),
        .\xBar_V_reg[0]_0 (\xBar_V_reg[0]_0 ),
        .\xBar_V_reg[10] (E),
        .\xBar_V_reg[1] (\xBar_V_reg[1] ),
        .\xBar_V_reg[7] (\xBar_V_reg[7] ),
        .\xCount_V_2_reg[0] (\xCount_V_2_reg[0] ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[0]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [0]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[10]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [8]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[11]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [9]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[12]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [10]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[13]__0 ),
        .\x_4_reg_3544_pp0_iter8_reg_reg[13]__0_0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [11]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[14]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [12]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [13]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[3]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [1]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[4]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [2]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[5]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [3]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[6]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [4]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[7]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [5]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[8]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [6]),
        .\x_4_reg_3544_pp0_iter8_reg_reg[9]__0 (\x_4_reg_3544_pp0_iter8_reg_reg[15]__0 [7]),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[9] (\yCount_V_2_reg[9] ),
        .\y_3_reg_1597_reg[0]_0 (\y_3_reg_1597_reg[0] ),
        .\y_3_reg_1597_reg[13]_0 (\y_3_reg_1597_reg[13] ),
        .\y_3_reg_1597_reg[15]_0 (\y_3_reg_1597_reg[15] ),
        .\y_fu_328_reg[12]_0 (\y_fu_328_reg[12] ),
        .\y_fu_328_reg[15]_0 (\y_fu_328_reg[15] ),
        .\y_fu_328_reg[15]_1 (hBarSel_4_loc_0_fu_3561),
        .\y_fu_328_reg[3]_0 (\y_fu_328_reg[3] ),
        .\y_fu_328_reg[9]_0 (\y_fu_328_reg[9] ),
        .zonePlateVAddr_loc_0_fu_352(zonePlateVAddr_loc_0_fu_352),
        .\zonePlateVAddr_loc_1_fu_472_reg[0] (\zonePlateVAddr_loc_1_fu_472_reg[0] ),
        .\zonePlateVAddr_loc_1_fu_472_reg[15] (\zonePlateVAddr_loc_1_fu_472_reg[15] ),
        .\zonePlateVAddr_loc_1_fu_472_reg[7] (\zonePlateVAddr_loc_1_fu_472_reg[7] ),
        .\zonePlateVDelta_reg[0] (\zonePlateVDelta_reg[0] ),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground tpgForeground_U0
       (.D(height_c_dout),
        .Q({ap_CS_fsm_state3_10,ap_CS_fsm_state1}),
        .S({height_c_U_n_24,height_c_U_n_25,height_c_U_n_26,height_c_U_n_27,height_c_U_n_28,height_c_U_n_29,height_c_U_n_30,height_c_U_n_31}),
        .SS(colorFormat_c_U_n_12),
        .and10_i_fu_300_p2(and10_i_fu_300_p2),
        .and24_i_fu_314_p2(and24_i_fu_314_p2),
        .and4_i_fu_286_p2(and4_i_fu_286_p2),
        .and_ln1921_fu_586_p2(\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/and_ln1921_fu_586_p2 ),
        .\and_ln1921_reg_989_reg[0] (ovrlayId_c_channel_U_n_6),
        .\ap_CS_fsm_reg[1]_0 (tpgForeground_U0_n_75),
        .\ap_CS_fsm_reg[1]_1 (tpgForeground_U0_n_76),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(tpgForeground_U0_n_71),
        .ap_enable_reg_pp0_iter2_reg_0(tpgForeground_U0_n_72),
        .ap_enable_reg_pp0_iter3_reg(tpgForeground_U0_n_74),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxLeft_fu_138_reg[0] (ovrlayId_c_channel_U_n_5),
        .\boxLeft_fu_138_reg[15] (\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/boxLeft_fu_138_reg ),
        .\boxTop_fu_134_reg[15] (\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/boxTop_fu_134_reg ),
        .cmp11_i159_fu_250_p2(cmp11_i159_fu_250_p2),
        .cmp13_i_fu_264_p2(cmp13_i_fu_264_p2),
        .\empty_69_reg_551_reg[7]_0 (boxColorR_c_channel_dout),
        .\empty_70_reg_561_reg[7]_0 (boxColorB_c_channel_dout),
        .\empty_reg_474_reg[7]_0 (boxColorG_c_channel_dout),
        .\hMax_reg_526_reg[15]_0 ({boxSize_c_channel_U_n_69,width_c_U_n_32,width_c_U_n_33,width_c_U_n_34,width_c_U_n_35,width_c_U_n_36,width_c_U_n_37,width_c_U_n_38}),
        .\hMax_reg_526_reg[7]_0 ({width_c_U_n_24,width_c_U_n_25,width_c_U_n_26,width_c_U_n_27,width_c_U_n_28,width_c_U_n_29,width_c_U_n_30,width_c_U_n_31}),
        .i__carry__0_i_8({boxSize_c_channel_U_n_43,boxSize_c_channel_U_n_44,boxSize_c_channel_U_n_45,boxSize_c_channel_U_n_46,boxSize_c_channel_U_n_47,boxSize_c_channel_U_n_48,boxSize_c_channel_U_n_49,boxSize_c_channel_U_n_50}),
        .i__carry__0_i_8__0({boxSize_c_channel_U_n_5,boxSize_c_channel_U_n_6,boxSize_c_channel_U_n_7,boxSize_c_channel_U_n_8,boxSize_c_channel_U_n_9,boxSize_c_channel_U_n_10,boxSize_c_channel_U_n_11,boxSize_c_channel_U_n_12}),
        .i__carry_i_8({boxSize_c_channel_U_n_52,boxSize_c_channel_U_n_53,boxSize_c_channel_U_n_54,boxSize_c_channel_U_n_55,boxSize_c_channel_U_n_56,boxSize_c_channel_U_n_57,boxSize_c_channel_U_n_58,boxSize_c_channel_U_n_59}),
        .i__carry_i_8__0({boxSize_c_channel_U_n_60,boxSize_c_channel_U_n_61,boxSize_c_channel_U_n_62,boxSize_c_channel_U_n_63,boxSize_c_channel_U_n_64,boxSize_c_channel_U_n_65,boxSize_c_channel_U_n_66,boxSize_c_channel_U_n_67}),
        .icmp_fu_334_p2(icmp_fu_334_p2),
        .icmp_ln1921_reg_590(icmp_ln1921_reg_590),
        .\icmp_ln1921_reg_590_reg[0]_0 (crossHairY_c_channel_U_n_5),
        .in(tpgForeground_U0_ovrlayYUV_din),
        .\loopWidth_reg_496_reg[15]_0 (width_c_dout),
        .motionSpeed_c_dout(motionSpeed_c_dout),
        .out(bckgndYUV_dout),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .shiftReg_ce(shiftReg_ce_9),
        .shiftReg_ce_0(shiftReg_ce_8),
        .\tobool_reg_506_reg[0]_0 (tpgForeground_U0_n_69),
        .\tobool_reg_506_reg[0]_1 (maskId_c_channel_U_n_5),
        .tpgForeground_U0_motionSpeed_read(tpgForeground_U0_motionSpeed_read),
        .\vMax_reg_531_reg[15]_0 ({boxSize_c_channel_U_n_68,height_c_U_n_32,height_c_U_n_33,height_c_U_n_34,height_c_U_n_35,height_c_U_n_36,height_c_U_n_37,height_c_U_n_38}),
        .\x_1_fu_130_reg[15] (\grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/x_1_fu_130_reg ),
        .\y_fu_104_reg[15]_0 (y_fu_104_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_11 width_c_U
       (.E(colorFormat_c_U_n_7),
        .Q(Q),
        .\SRL_SIG_reg[0][15] (width_c_dout),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0]_18 ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][14] ({width_c_U_n_32,width_c_U_n_33,width_c_U_n_34,width_c_U_n_35,width_c_U_n_36,width_c_U_n_37,width_c_U_n_38}),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[1]_19 ),
        .\SRL_SIG_reg[1][7] ({width_c_U_n_24,width_c_U_n_25,width_c_U_n_26,width_c_U_n_27,width_c_U_n_28,width_c_U_n_29,width_c_U_n_30,width_c_U_n_31}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_v_tpgHlsDataFlow_fu_319_ap_start_reg(grp_v_tpgHlsDataFlow_fu_319_ap_start_reg),
        .\hMax_reg_526_reg[15] (\SRL_SIG_reg[1]_9 ),
        .\hMax_reg_526_reg[15]_0 (boxSize_c_channel_U_n_51),
        .\hMax_reg_526_reg[15]_1 (\SRL_SIG_reg[0]_8 ),
        .internal_full_n_reg_0(width_c_U_n_4),
        .internal_full_n_reg_1(colorFormat_c_U_n_4),
        .\mOutPtr_reg[1]_0 (width_c_U_n_23),
        .motionSpeed_c_full_n(motionSpeed_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .tpgForeground_U0_motionSpeed_read(tpgForeground_U0_motionSpeed_read),
        .width_c_empty_n(width_c_empty_n));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
