<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="ForthCPU" device="LCMXO3L-6900C-5BG256C" default_implementation="programCounter">
    <Options/>
    <Implementation title="addressBusController" dir="addressBusController" description="addressBusController" synthesis="synplify" default_strategy="Area">
        <Options def_top="addressBusController"/>
        <Source name="addressBusController/source/addressBusController.v" type="Verilog" type_short="Verilog">
            <Options top_module="addressBusController"/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="alu" dir="alu" description="alu" synthesis="synplify" default_strategy="Area">
        <Options def_top="fullALU"/>
        <Source name="alu/source/alu.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="alu/test/alu_tests.v" type="Verilog" type_short="Verilog">
            <Options top_module="alu_tests"/>
        </Source>
        <Source name="alu/source/aluBlock.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="alu/test/aluBlockTests.v" type="Verilog" type_short="Verilog">
            <Options top_module="aluBlockTests"/>
        </Source>
        <Source name="alu/source/aluBMux.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="constants.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="alu/test/aluBMuxTests.v" type="Verilog" type_short="Verilog">
            <Options top_module="aluBMuxTests"/>
        </Source>
        <Source name="alu/source/incrementer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="alu/test/incrementerTests.v" type="Verilog" type_short="Verilog">
            <Options top_module="incrementerTests"/>
        </Source>
        <Source name="alu/source/fullALU.v" type="Verilog" type_short="Verilog">
            <Options top_module="fullALU"/>
        </Source>
        <Source name="alu/sim/sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="alu/test/aluBlockTests/aluBlockTests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="alu/test/aluBMuxTests/aluBMuxTests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="alu/test/incrementerTests.pcf" type="Power Calculator" type_short="PCF" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="alu/test/incrementerTests/incrementerTests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="aluGroupDecoder" dir="aluGroupDecoder" description="aluGroupDecoder" synthesis="synplify" default_strategy="Area">
        <Options def_top="aluGroupDecoderTests"/>
        <Source name="aluGroupDecoder/source/aluGroupDecoder.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="aluGroupDecoder/test/aluGroupDecoderTests.v" type="Verilog" type_short="Verilog">
            <Options top_module="aluGroupDecoderTests"/>
        </Source>
        <Source name="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="aluGroupDecoder/sim/sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="dataSourcesController" dir="dataSourcesController" description="dataSourcesController" synthesis="synplify" default_strategy="Area">
        <Options def_top="data_sources"/>
        <Source name="constants.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="dataSourcesController/source/data_sources.v" type="Verilog" type_short="Verilog">
            <Options top_module="data_sources"/>
        </Source>
        <Source name="dataSourcesController/test/data_sources_testbench.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="dataSourcesController/sim/sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options VerilogStandard="System Verilog" def_top="register_file"/>
        <Source name="impl1/source/alu.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/data_sources.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="impl1/source/multiplier.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/forth_cpu.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/instruction_decode.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/register.v" type="Verilog" type_short="Verilog">
            <Options top_module="register"/>
        </Source>
        <Source name="impl1/tests/data_sources_testbench.v" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="impl1/tests/register_file_testbench.v" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="impl1/tests/forth_cpu_testbench.v" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="impl1/tests/instruction_decoder_testbench.v" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="impl1/tests/register_testbench.v" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="impl1/tests/regs_testbench.v" type="Verilog" type_short="Verilog" excluded="TRUE" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="impl1/tests/alu_tests.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="constants.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="example.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="example_tests.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/crossbar.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="impl1/source/instructionPhaseDecoder.v" type="Verilog" type_short="Verilog">
            <Options top_module="instruction_phase_decoder"/>
        </Source>
        <Source name="impl1/source/program_counter.v" type="Verilog" type_short="Verilog">
            <Options top_module="program_counter"/>
        </Source>
        <Source name="aluGroupDecoder.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="impl1/source/register_file.v" type="Verilog" type_short="Verilog">
            <Options top_module="register_file"/>
        </Source>
        <Source name="data_sources_test/data_sources_test.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="data_sources_tests/data_sources_tests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="example_tests/example_tests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="impl1/tests/data_sources_tests/data_sources_tests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="impl1/tests/register_file_tests/register_file_tests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="tests/alu_tests/alu_tests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="instructionPhaseDecoder" dir="instructionPhaseDecoder" description="instructionPhaseDecoder" synthesis="synplify" default_strategy="Area">
        <Options def_top="instruction_phase_decoder_testbench"/>
        <Source name="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v" type="Verilog" type_short="Verilog">
            <Options top_module="instruction_phase_decoder_testbench"/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="loadStoreGroupDecoder" dir="loadStoreGroupDecoder" description="loadStoreGroupDecoder" synthesis="synplify" default_strategy="Area">
        <Options def_top="loadStoreGroupDecoder"/>
        <Source name="loadStoreGroupDecoder/source/loadStoreGroupDecoder.v" type="Verilog" type_short="Verilog">
            <Options top_module="loadStoreGroupDecoder"/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="programCounter" dir="programCounter" description="programCounter" synthesis="synplify" default_strategy="Area">
        <Options def_top="programCounter"/>
        <Source name="constants.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="pll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="programCounter/source/pcTestHarness.v" type="Verilog" type_short="Verilog">
            <Options top_module="pcTestHarness"/>
        </Source>
        <Source name="programCounter/source/prescaler.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="programCounter/test/programCounterTestbench.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="programCounter/source/programCounter.v" type="Verilog" type_short="Verilog">
            <Options top_module="programCounter"/>
        </Source>
        <Source name="ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="programCounter/programCounter.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="registerFile" dir="registerFile" description="registerFile" synthesis="synplify" default_strategy="Area">
        <Options/>
        <Source name="registerFile/source/dpram.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="registerFile/source/dpram.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="registerFile/source/register_file.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="registerFile/test/register_file_tests.v" type="Verilog" type_short="Verilog">
            <Options top_module="register_file_tests"/>
        </Source>
        <Source name="registerFile/test/tb_dpram_tmpl.v" type="Verilog" type_short="Verilog">
            <Options top_module="tb"/>
        </Source>
        <Source name="constants.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="registerFile/source/ForthCPU.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="registerFile/source/rr.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="registerFile/test/registerFileTests/registerFileTests.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="ForthCPU1.sty"/>
</BaliProject>
