// Seed: 573733065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd93,
    parameter id_8 = 32'd37
) (
    input wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply1 _id_5,
    output tri1 id_6
);
  wire _id_8[-1 : ~  id_5];
  logic id_9 = "";
  wire id_10;
  wire [1 : id_8] id_11;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_11
  );
endmodule
