{
    "mnemonic": "cm3", 
    "name": "ARM Cortex-M3", 
    "descr": "", 
    "blocks": {
        "ROM_TABLE": {
            "mnemonic": "ROM_TABLE", 
            "name": "Block", 
            "descr": "", 
            "addr": "0xe00ff000", 
            "registers": []
        }, 
        "EPPB": {
            "mnemonic": "EPPB", 
            "name": "Block", 
            "descr": "", 
            "addr": "0xe0042000", 
            "registers": []
        }, 
        "ETM": {
            "mnemonic": "ETM", 
            "name": "Block", 
            "descr": "", 
            "addr": "0xe0041000", 
            "registers": []
        }, 
        "TPIU": {
            "mnemonic": "TPIU", 
            "name": "Block", 
            "descr": "", 
            "addr": "0xe0040000", 
            "registers": [
                "TPIU_TYPE", 
                "TPIU_FFCR", 
                "TPIU_SPPR", 
                "TPIU_ACPR", 
                "TPIU_CSPSR"
            ]
        }, 
        "SCS": {
            "mnemonic": "SCS", 
            "name": "System Control Space", 
            "descr": "", 
            "addr": "0xe000e000", 
            "registers": [
                "DEMCR", 
                "DCRDR", 
                "DCRSR", 
                "DHCSR", 
                "DFSR", 
                "AIRCR"
            ]
        }, 
        "FPB": {
            "mnemonic": "FPB", 
            "name": "Block", 
            "descr": "", 
            "addr": "0xe0002000", 
            "registers": []
        }, 
        "DWT": {
            "mnemonic": "DWT", 
            "name": "Block", 
            "descr": "", 
            "addr": "0xe0001000", 
            "registers": [
                "DWT_CTRL"
            ]
        }, 
        "ITM": {
            "mnemonic": "ITM", 
            "name": "Instrumentation Trace Macrocell", 
            "descr": "", 
            "addr": "0xe0000000", 
            "registers": [
                "ITM_LSR", 
                "ITM_LAR", 
                "ITM_TCR", 
                "ITM_TPR", 
                "ITM_TER", 
                "ITM_STIM"
            ]
        }
    }, 
    "registers": {
        "TPIU_TYPE": {
            "mnemonic": "TPIU_TYPE", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0040fc8", 
            "bitfields": [
                "TPIU_TYPE_b11", 
                "TPIU_TYPE_b10"
            ]
        }, 
        "TPIU_FFCR": {
            "mnemonic": "TPIU_FFCR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0040304", 
            "bitfields": []
        }, 
        "TPIU_SPPR": {
            "mnemonic": "TPIU_SPPR", 
            "name": "Selected Pin Protocol Register", 
            "descr": "", 
            "addr": "0xe00400f0", 
            "bitfields": [
                "MODE"
            ]
        }, 
        "TPIU_ACPR": {
            "mnemonic": "TPIU_ACPR", 
            "name": "Asynchronous Clock Prescaler Register", 
            "descr": "", 
            "addr": "0xe0040010", 
            "bitfields": [
                "PRESCALE"
            ]
        }, 
        "TPIU_CSPSR": {
            "mnemonic": "TPIU_CSPSR", 
            "name": "Current Synchronous Port Size Register", 
            "descr": "", 
            "addr": "0xe0040004", 
            "bitfields": []
        }, 
        "DEMCR": {
            "mnemonic": "DEMCR", 
            "name": "Debug Exception and Monitor Control Register", 
            "descr": "", 
            "addr": "0xe000edfc", 
            "bitfields": [
                "TRCENA", 
                "MON_REQ", 
                "MON_STEP", 
                "MON_PEND", 
                "MON_EN", 
                "VC_HARDERR", 
                "VC_INTERR", 
                "VC_BUSERR", 
                "VC_STATERR", 
                "VC_CHKERR", 
                "VC_NOCPERR", 
                "VC_MMERR", 
                "VC_CORERESET"
            ]
        }, 
        "DCRDR": {
            "mnemonic": "DCRDR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe000edf8", 
            "bitfields": [
                "DBGTMP"
            ]
        }, 
        "DCRSR": {
            "mnemonic": "DCRSR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe000edf4", 
            "bitfields": [
                "REGSEL", 
                "REGWnR"
            ]
        }, 
        "DHCSR": {
            "mnemonic": "DHCSR", 
            "name": "Debug Halt Control and Status Register", 
            "descr": "", 
            "addr": "0xe000edf0", 
            "bitfields": [
                "S_RESET_ST", 
                "S_RETIRE_ST", 
                "S_LOCKUP", 
                "S_SLEEP", 
                "S_HALT", 
                "S_REGRDY", 
                "C_SNAPSTALL", 
                "C_MASKINTS", 
                "C_STEP", 
                "C_HALT", 
                "C_DEBUGEN"
            ]
        }, 
        "DFSR": {
            "mnemonic": "DFSR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe000ed30", 
            "bitfields": [
                "EXTERNAL", 
                "VCATCH", 
                "DWTTRAP", 
                "BKPT", 
                "HALTED"
            ]
        }, 
        "AIRCR": {
            "mnemonic": "AIRCR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe000ed0c", 
            "bitfields": [
                "ENDIANNESS", 
                "PRIGROUP", 
                "SYSRESETREQ", 
                "VECTCLRACTIVE", 
                "VECTRESET"
            ]
        }, 
        "DWT_CTRL": {
            "mnemonic": "DWT_CTRL", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0001000", 
            "bitfields": [
                "EXCTRCENA"
            ]
        }, 
        "ITM_LSR": {
            "mnemonic": "ITM_LSR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0000fb4", 
            "bitfields": [
                "ByteAcc", 
                "Access", 
                "Present"
            ]
        }, 
        "ITM_LAR": {
            "mnemonic": "ITM_LAR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0000fb0", 
            "bitfields": [
                "Lock_Access"
            ]
        }, 
        "ITM_TCR": {
            "mnemonic": "ITM_TCR", 
            "name": "Trace Control Register", 
            "descr": "", 
            "addr": "0xe0000e80", 
            "bitfields": [
                "BUSY", 
                "TraceBusID", 
                "TSPrescale", 
                "SWOENA", 
                "DWTENA", 
                "SYNCENA", 
                "TSENA", 
                "ITMENA"
            ]
        }, 
        "ITM_TPR": {
            "mnemonic": "ITM_TPR", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0000e40", 
            "bitfields": [
                "PRIVMASK"
            ]
        }, 
        "ITM_TER": {
            "mnemonic": "ITM_TER", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0000e00", 
            "bitfields": [
                "STIMENA"
            ]
        }, 
        "ITM_STIM": {
            "mnemonic": "ITM_STIM", 
            "name": "Register", 
            "descr": "", 
            "addr": "0xe0000000", 
            "bitfields": [
                "STIMULUS", 
                "FIFOREADY"
            ]
        }
    }, 
    "bitfields": {
        "TPIU_TYPE_b11": {
            "mnemonic": "TPIU_TYPE_b11", 
            "name": "BitField", 
            "descr": "Serial Wire Output (UART/NRZ) supported when this bit is set", 
            "mask": "0x00000800"
        }, 
        "TPIU_TYPE_b10": {
            "mnemonic": "TPIU_TYPE_b10", 
            "name": "BitField", 
            "descr": "Serial Wire Output (Machester encoding) supported when this bit is set", 
            "mask": "0x00000400"
        }, 
        "MODE": {
            "mnemonic": "MODE", 
            "name": "BitField", 
            "descr": "00: Synchronous Trace Port Mode\n01: Manchester\n10:, UART/NRZ\n11: Reserved", 
            "mask": "0x00000003"
        }, 
        "PRESCALE": {
            "mnemonic": "PRESCALE", 
            "name": "BitField", 
            "descr": "Value used as a division ratio (baud rate prescaler). SWO output clock = Asynchronous_Reference_Cock/(value+1)", 
            "mask": "0x0000ffff"
        }, 
        "TRCENA": {
            "mnemonic": "TRCENA", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x01000000"
        }, 
        "MON_REQ": {
            "mnemonic": "MON_REQ", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00080000"
        }, 
        "MON_STEP": {
            "mnemonic": "MON_STEP", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00040000"
        }, 
        "MON_PEND": {
            "mnemonic": "MON_PEND", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00020000"
        }, 
        "MON_EN": {
            "mnemonic": "MON_EN", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00010000"
        }, 
        "VC_HARDERR": {
            "mnemonic": "VC_HARDERR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000400"
        }, 
        "VC_INTERR": {
            "mnemonic": "VC_INTERR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000200"
        }, 
        "VC_BUSERR": {
            "mnemonic": "VC_BUSERR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000100"
        }, 
        "VC_STATERR": {
            "mnemonic": "VC_STATERR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000080"
        }, 
        "VC_CHKERR": {
            "mnemonic": "VC_CHKERR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000040"
        }, 
        "VC_NOCPERR": {
            "mnemonic": "VC_NOCPERR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000020"
        }, 
        "VC_MMERR": {
            "mnemonic": "VC_MMERR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000010"
        }, 
        "VC_CORERESET": {
            "mnemonic": "VC_CORERESET", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000001"
        }, 
        "DBGTMP": {
            "mnemonic": "DBGTMP", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0xffffffff"
        }, 
        "REGSEL": {
            "mnemonic": "REGSEL", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x0008001f"
        }, 
        "REGWnR": {
            "mnemonic": "REGWnR", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00010000"
        }, 
        "S_RESET_ST": {
            "mnemonic": "S_RESET_ST", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x02000000"
        }, 
        "S_RETIRE_ST": {
            "mnemonic": "S_RETIRE_ST", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x01000000"
        }, 
        "S_LOCKUP": {
            "mnemonic": "S_LOCKUP", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00080000"
        }, 
        "S_SLEEP": {
            "mnemonic": "S_SLEEP", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00040000"
        }, 
        "S_HALT": {
            "mnemonic": "S_HALT", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00020000"
        }, 
        "S_REGRDY": {
            "mnemonic": "S_REGRDY", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00010000"
        }, 
        "C_SNAPSTALL": {
            "mnemonic": "C_SNAPSTALL", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000020"
        }, 
        "C_MASKINTS": {
            "mnemonic": "C_MASKINTS", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000008"
        }, 
        "C_STEP": {
            "mnemonic": "C_STEP", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000004"
        }, 
        "C_HALT": {
            "mnemonic": "C_HALT", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000002"
        }, 
        "C_DEBUGEN": {
            "mnemonic": "C_DEBUGEN", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000001"
        }, 
        "EXTERNAL": {
            "mnemonic": "EXTERNAL", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000010"
        }, 
        "VCATCH": {
            "mnemonic": "VCATCH", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000008"
        }, 
        "DWTTRAP": {
            "mnemonic": "DWTTRAP", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000004"
        }, 
        "BKPT": {
            "mnemonic": "BKPT", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000002"
        }, 
        "HALTED": {
            "mnemonic": "HALTED", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000001"
        }, 
        "ENDIANNESS": {
            "mnemonic": "ENDIANNESS", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00008000"
        }, 
        "PRIGROUP": {
            "mnemonic": "PRIGROUP", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000700"
        }, 
        "SYSRESETREQ": {
            "mnemonic": "SYSRESETREQ", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000004"
        }, 
        "VECTCLRACTIVE": {
            "mnemonic": "VECTCLRACTIVE", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000002"
        }, 
        "VECTRESET": {
            "mnemonic": "VECTRESET", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000001"
        }, 
        "EXCTRCENA": {
            "mnemonic": "EXCTRCENA", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00010000"
        }, 
        "ByteAcc": {
            "mnemonic": "ByteAcc", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000004"
        }, 
        "Access": {
            "mnemonic": "Access", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000002"
        }, 
        "Present": {
            "mnemonic": "Present", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000001"
        }, 
        "Lock_Access": {
            "mnemonic": "Lock_Access", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0xffffffff"
        }, 
        "BUSY": {
            "mnemonic": "BUSY", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00800000"
        }, 
        "TraceBusID": {
            "mnemonic": "TraceBusID", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x007f0000"
        }, 
        "TSPrescale": {
            "mnemonic": "TSPrescale", 
            "name": "BitField", 
            "descr": "Timestamp prescaler, used with the trace packet reference clock. The reference clock source is selected by SWOENA. Defined as a power of four. These bits are cleared on Power-up reset.", 
            "mask": "0x00000300"
        }, 
        "SWOENA": {
            "mnemonic": "SWOENA", 
            "name": "BitField", 
            "descr": "Enables aysynchronous-specific usage model for timestamps (when TSENA==1).\n0: mode disabled\n1: Timestamp counter uses lineout (data related) clock from TPIU interface.", 
            "mask": "0x00000010"
        }, 
        "DWTENA": {
            "mnemonic": "DWTENA", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000008"
        }, 
        "SYNCENA": {
            "mnemonic": "SYNCENA", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000004"
        }, 
        "TSENA": {
            "mnemonic": "TSENA", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000002"
        }, 
        "ITMENA": {
            "mnemonic": "ITMENA", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000001"
        }, 
        "PRIVMASK": {
            "mnemonic": "PRIVMASK", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0xffffffff"
        }, 
        "STIMENA": {
            "mnemonic": "STIMENA", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0xffffffff"
        }, 
        "STIMULUS": {
            "mnemonic": "STIMULUS", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0xffffffff"
        }, 
        "FIFOREADY": {
            "mnemonic": "FIFOREADY", 
            "name": "BitField", 
            "descr": "", 
            "mask": "0x00000001"
        }
    }
}
