[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  31785       tick       3160750       1471848       1416592       3160750 
      2  31785       tick       4397206       2151997       2136221       4397206 
      3  31785       tick       4394506       2151525       2131869       4394506 
      4  31785       tick       4389956       2148683       2132224       4389956 
      5  31785       tick       4388823       2148558       2130421       4388823 
      6  31785       tick       4378904       2143406       2123004       4378904 
      7  31785       tick       4394788       2150414       2134779       4394788 
      8  31785       tick       4392919       2150758       2130478       4392919 
      9  31785       tick       4386941       2147218       2131603       4386941 
     10  31785       tick       4383558       2145392       2128839       4383558 
     11  31785       tick       4392033       2149440       2128707       4392033 
     12  31785       tick       4394254       2151145       2132655       4394254 
     13  31785       tick       4395582       2152330       2135011       4395582 
     14  31785       tick       4390537       2148459       2123689       4390537 
     15  31785       tick       4390259       2148626       2129641       4390259 
     16  31785       tick       4394647       2150135       2131306       4394647 
     17  31785       tick       4390160       2149502       2134229       4390160 
     18  31785       tick       4396217       2151738       2132019       4396217 
     19  31785       tick       4383962       2146896       2130494       4383962 
     20  31785       tick       4385064       2146648       2131334       4385064 
     21  31785       exit       3318091       1624607       1607945       3318091 
