##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_IntClock
		4.2::Critical Path Report for HB_CNT_CLK
		4.3::Critical Path Report for Slow_CLK
		4.4::Critical Path Report for Tone_D_CLK
		4.5::Critical Path Report for Tone_F_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
		5.2::Critical Path Report for (CapSense_IntClock(fixed-function):R vs. CapSense_IntClock:R)
		5.3::Critical Path Report for (BUS_CLK(fixed-function):R vs. Slow_CLK:R)
		5.4::Critical Path Report for (Tone_F_CLK:R vs. Tone_F_CLK:R)
		5.5::Critical Path Report for (HB_CNT_CLK:R vs. HB_CNT_CLK:R)
		5.6::Critical Path Report for (Tone_D_CLK:R vs. Tone_D_CLK:R)
		5.7::Critical Path Report for (Slow_CLK:R vs. Slow_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: BUS_CLK                            | N/A                    | Target: 12.00 MHz  | 
Clock: BUS_CLK(fixed-function)            | N/A                    | Target: 12.00 MHz  | 
Clock: CapSense_IntClock                  | Frequency: 58.61 MHz   | Target: 12.00 MHz  | 
Clock: CapSense_IntClock(fixed-function)  | N/A                    | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                          | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                              | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                              | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                    | Target: 24.00 MHz  | 
Clock: HB_ADC_theACLK                     | N/A                    | Target: 1.00 MHz   | 
Clock: HB_ADC_theACLK(routed)             | N/A                    | Target: 1.00 MHz   | 
Clock: HB_CNT_CLK                         | Frequency: 48.01 MHz   | Target: 0.00 MHz   | 
Clock: I_HB_DacClk                        | N/A                    | Target: 0.00 MHz   | 
Clock: I_HB_DacClk(routed)                | N/A                    | Target: 0.00 MHz   | 
Clock: PWM_CLK                            | N/A                    | Target: 0.51 MHz   | 
Clock: PWM_CLK(fixed-function)            | N/A                    | Target: 0.51 MHz   | 
Clock: Slow_CLK                           | Frequency: 141.50 MHz  | Target: 0.00 MHz   | 
Clock: Tone_D_CLK                         | Frequency: 52.92 MHz   | Target: 0.00 MHz   | 
Clock: Tone_F_CLK                         | Frequency: 63.09 MHz   | Target: 0.04 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                       Capture Clock      Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------------  -----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUS_CLK(fixed-function)            Slow_CLK           83333.3          72834        N/A              N/A         N/A              N/A         N/A              N/A         
CapSense_IntClock                  CapSense_IntClock  83333.3          66273        N/A              N/A         N/A              N/A         N/A              N/A         
CapSense_IntClock(fixed-function)  CapSense_IntClock  83333.3          74145        N/A              N/A         N/A              N/A         N/A              N/A         
HB_CNT_CLK                         HB_CNT_CLK         5e+008           499979170    N/A              N/A         N/A              N/A         N/A              N/A         
Slow_CLK                           Slow_CLK           5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Tone_D_CLK                         Tone_D_CLK         5e+008           499981104    N/A              N/A         N/A              N/A         N/A              N/A         
Tone_F_CLK                         Tone_F_CLK         2.5e+007         24984149     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase           
------------  ------------  -------------------------  
Motor(0)_PAD  26387         PWM_CLK(fixed-function):R  
Tone(0)_PAD   24757         Tone_F_CLK:R               


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 58.61 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66273p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_1     macrocell1      3115   5335  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   8685  66273  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2316  11001  66273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HB_CNT_CLK
****************************************
Clock: HB_CNT_CLK
Frequency: 48.01 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499979170p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16600
-------------------------------------   ----- 
End-of-path arrival time (ps)           16600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/clock             controlcell4        0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell14      4295   5505  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell14      3350   8855  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9    2615  11470  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  16600  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  16600  499979170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Slow_CLK
**************************************
Clock: Slow_CLK
Frequency: 141.50 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_880/main_1
Capture Clock  : Net_880/clock_0
Path slack     : 4999992933p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell44   1250   1250  4999992933  RISE       1
Net_880/main_1                         macrocell36   2307   3557  4999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_880/clock_0                                            macrocell36         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Tone_D_CLK
****************************************
Clock: Tone_D_CLK
Frequency: 52.92 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499981104p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14666
-------------------------------------   ----- 
End-of-path arrival time (ps)           14666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell27     1250   1250  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell11     2247   3497  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6847  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2689   9536  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  14666  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  14666  499981104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Tone_F_CLK
****************************************
Clock: Tone_F_CLK
Frequency: 63.09 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984149p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2991   6491  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11621  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11621  24984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66273p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_1     macrocell1      3115   5335  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   8685  66273  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2316  11001  66273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CapSense_IntClock(fixed-function):R vs. CapSense_IntClock:R)
*******************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:FF:Prescaler\/cmp
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 74145p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (CapSense_IntClock(fixed-function):R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:FF:Prescaler\/clock                        timercell           0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:FF:Prescaler\/cmp       timercell     1000   1000  74145  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0  macrocell21   4679   5679  74145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell21         0      0  RISE       1


5.3::Critical Path Report for (BUS_CLK(fixed-function):R vs. Slow_CLK:R)
************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Comp:ctComp\/out
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 72834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (BUS_CLK(fixed-function):R#60000 vs. Slow_CLK:R#2)   83333
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\HB_Comp:ctComp\/clock                                        comparatorcell      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\HB_Comp:ctComp\/out                        comparatorcell   1000   1000  72834  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell43      5989   6989  72834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell43         0      0  RISE       1


5.4::Critical Path Report for (Tone_F_CLK:R vs. Tone_F_CLK:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984149p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2991   6491  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11621  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11621  24984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (HB_CNT_CLK:R vs. HB_CNT_CLK:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499979170p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16600
-------------------------------------   ----- 
End-of-path arrival time (ps)           16600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/clock             controlcell4        0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell14      4295   5505  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell14      3350   8855  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9    2615  11470  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  16600  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  16600  499979170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell10      0      0  RISE       1


5.6::Critical Path Report for (Tone_D_CLK:R vs. Tone_D_CLK:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499981104p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14666
-------------------------------------   ----- 
End-of-path arrival time (ps)           14666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell27     1250   1250  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell11     2247   3497  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6847  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2689   9536  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  14666  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  14666  499981104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1


5.7::Critical Path Report for (Slow_CLK:R vs. Slow_CLK:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_880/main_1
Capture Clock  : Net_880/clock_0
Path slack     : 4999992933p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell44   1250   1250  4999992933  RISE       1
Net_880/main_1                         macrocell36   2307   3557  4999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_880/clock_0                                            macrocell36         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66273p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_1     macrocell1      3115   5335  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   8685  66273  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2316  11001  66273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_1     macrocell2      3130   5350  66276  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   8700  66276  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2298  10998  66276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 66279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10994
-------------------------------------   ----- 
End-of-path arrival time (ps)           10994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_1     macrocell3      3130   5350  66279  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell3      3350   8700  66279  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell1   2294  10994  66279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 66289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_2      macrocell4      3115   5335  66289  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   8685  66289  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2299  10984  66289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 66295p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10978
-------------------------------------   ----- 
End-of-path arrival time (ps)           10978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_2      macrocell6      3115   5335  66295  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell6      3350   8685  66295  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell2   2293  10978  66295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:genblk1:SyncCMPR\/out
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 66381p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:genblk1:SyncCMPR\/out      synccell        1020   1020  66381  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_0      macrocell5      4213   5233  66381  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   8583  66381  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2309  10892  66381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 67895p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3020
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     80313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12419
-------------------------------------   ----- 
End-of-path arrival time (ps)           12419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell25     1250   1250  67895  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell3   4209   5459  67895  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell3   6960  12419  67895  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/sir        datapathcell4      0  12419  67895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 68535p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -5890
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     77443

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell25     1250   1250  67895  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell3   4209   5459  67895  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell3   3450   8909  68535  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell4      0   8909  68535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 69745p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell25     1250   1250  67895  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell3   4209   5459  69745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 69746p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell25     1250   1250  67895  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell4   4208   5458  69746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 71327p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell20     1250   1250  69477  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   2627   3877  71327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 71329p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     75203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell20     1250   1250  69477  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell4   2625   3875  71329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Comp:ctComp\/out
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 72834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (BUS_CLK(fixed-function):R#60000 vs. Slow_CLK:R#2)   83333
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\HB_Comp:ctComp\/clock                                        comparatorcell      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\HB_Comp:ctComp\/out                        comparatorcell   1000   1000  72834  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell43      5989   6989  72834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell43         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_1
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 73560p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  66273  RISE       1
\CapSense:Net_1603\/main_1                   macrocell16     4043   6263  73560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 73560p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  66273  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_2      macrocell18     4043   6263  73560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 73652p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  73652  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0  macrocell17   4122   6172  73652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  66715  RISE       1
\CapSense:Net_1603\/main_0                   macrocell16     3403   5693  74131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 74131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  66715  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_1      macrocell18     3403   5693  74131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:FF:Prescaler\/cmp
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 74145p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (CapSense_IntClock(fixed-function):R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:FF:Prescaler\/clock                        timercell           0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:FF:Prescaler\/cmp       timercell     1000   1000  74145  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0  macrocell21   4679   5679  74145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 74381p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell25   1250   1250  67895  RISE       1
\CapSense:ClockGen:cstate_2\/main_3  macrocell23   4192   5442  74381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_2
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 74381p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q  macrocell25   1250   1250  67895  RISE       1
\CapSense:mrst\/main_2             macrocell24   4192   5442  74381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 74381p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell25   1250   1250  67895  RISE       1
\CapSense:ClockGen:inter_reset\/main_2  macrocell25   4192   5442  74381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 74494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  73652  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      4689   6739  74494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 74497p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell16   1250   1250  74497  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_5  macrocell17   4076   5326  74497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:Net_1603\/main_3
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q  macrocell17   1250   1250  67480  RISE       1
\CapSense:Net_1603\/main_3          macrocell16   3796   5046  74778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 74778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell17   1250   1250  67480  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_4  macrocell18   3796   5046  74778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 74778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell17   1250   1250  67480  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_1  macrocell19   3796   5046  74778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 74890p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell24   1250   1250  74890  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_1  macrocell17   3684   4934  74890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75048p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell19   1250   1250  66832  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_4  macrocell17   3526   4776  75048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 75063p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -6730
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     76603

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell4   1540   1540  73213  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell3      0   1540  75063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75179p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell18   1250   1250  75179  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_3  macrocell17   3395   4645  75179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  73652  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0  macrocell18   2325   4375  75449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75696p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell17   1250   1250  67480  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_2  macrocell17   2878   4128  75696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell21   1250   1250  75784  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell22   2790   4040  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q         macrocell21   1250   1250  75784  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell20   2789   4039  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                    macrocell24   1250   1250  74890  RISE       1
\CapSense:ClockGen:cstate_2\/main_0  macrocell23   2775   4025  75798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q       macrocell24   1250   1250  74890  RISE       1
\CapSense:mrst\/main_0  macrocell24   2775   4025  75798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 75798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell24   1250   1250  74890  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell25   2775   4025  75798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_1603\/main_2
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75804p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q           macrocell24   1250   1250  74890  RISE       1
\CapSense:Net_1603\/main_2  macrocell16   2770   4020  75804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75804p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell24   1250   1250  74890  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_3  macrocell18   2770   4020  75804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75804p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell24   1250   1250  74890  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0  macrocell19   2770   4020  75804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:Net_1603\/main_4
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75924p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q  macrocell18   1250   1250  75179  RISE       1
\CapSense:Net_1603\/main_4          macrocell16   2649   3899  75924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75924p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell18   1250   1250  75179  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_5  macrocell18   2649   3899  75924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75924p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell18   1250   1250  75179  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_2  macrocell19   2649   3899  75924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_8
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75971p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell23   1250   1250  75971  RISE       1
\CapSense:Net_1603\/main_8      macrocell16   2602   3852  75971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75971p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell23   1250   1250  75971  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_6  macrocell19   2602   3852  75971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q       macrocell23   1250   1250  75971  RISE       1
\CapSense:ClockGen:cstate_2\/main_4  macrocell23   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:mrst\/main_3
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell23   1250   1250  75971  RISE       1
\CapSense:mrst\/main_3          macrocell24   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q          macrocell23   1250   1250  75971  RISE       1
\CapSense:ClockGen:inter_reset\/main_3  macrocell25   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:Net_1603\/main_6
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q       macrocell16   1250   1250  74497  RISE       1
\CapSense:Net_1603\/main_6  macrocell16   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell16   1250   1250  74497  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_7  macrocell18   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell16   1250   1250  74497  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_4  macrocell19   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 76284p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  76284  RISE       1
\CapSense:ClockGen:cstate_2\/main_1             macrocell23    2330   3540  76284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:mrst\/main_1
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 76284p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  76284  RISE       1
\CapSense:mrst\/main_1                          macrocell24    2330   3540  76284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 76284p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_dly\/q         macrocell22   1250   1250  76284  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_1  macrocell20   2289   3539  76284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:Net_1603\/main_5
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q  macrocell19   1250   1250  66832  RISE       1
\CapSense:Net_1603\/main_5          macrocell16   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell19   1250   1250  66832  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_6  macrocell18   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell19   1250   1250  66832  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_3  macrocell19   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 76298p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  76298  RISE       1
\CapSense:ClockGen:cstate_2\/main_2             macrocell23    2316   3526  76298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 76298p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  76298  RISE       1
\CapSense:ClockGen:inter_reset\/main_1          macrocell25    2316   3526  76298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:Net_1603\/main_7
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 76301p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  76301  RISE       1
\CapSense:Net_1603\/main_7                      macrocell16    2312   3522  76301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 76301p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  76301  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_5         macrocell19    2312   3522  76301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 77390p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell25   1250   1250  67895  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    4693   5943  77390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984149p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2991   6491  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11621  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11621  24984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987449p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2991   6491  24987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24987449p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2991   6491  24987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Tone_F:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Tone_F:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24987548p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  24984149  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  24984149  RISE       1
\Tone_F:PWMUDB:status_2\/main_1          macrocell8      2847   6347  24987548  RISE       1
\Tone_F:PWMUDB:status_2\/q               macrocell8      3350   9697  24987548  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2255  11952  24987548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24989362p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q         macrocell29     1250   1250  24986062  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3328   4578  24989362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : \Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Tone_F:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24989647p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q         macrocell29     1250   1250  24986062  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3043   4293  24989647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Tone_F:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Tone_F:PWMUDB:prevCompare1\/clock_0
Path slack     : 24990033p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  24990033  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  24990033  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  24990033  RISE       1
\Tone_F:PWMUDB:prevCompare1\/main_0     macrocell30     2707   6457  24990033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:prevCompare1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Tone_F:PWMUDB:status_0\/main_1
Capture Clock  : \Tone_F:PWMUDB:status_0\/clock_0
Path slack     : 24990035p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  24990033  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  24990033  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  24990033  RISE       1
\Tone_F:PWMUDB:status_0\/main_1         macrocell31     2705   6455  24990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_357/main_1
Capture Clock  : Net_357/clock_0
Path slack     : 24990035p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  24990033  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  24990033  RISE       1
\Tone_F:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  24990033  RISE       1
Net_357/main_1                          macrocell32     2705   6455  24990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:runmode_enable\/q
Path End       : Net_357/main_0
Capture Clock  : Net_357/clock_0
Path slack     : 24991912p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  24986062  RISE       1
Net_357/main_0                    macrocell32   3328   4578  24991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:prevCompare1\/q
Path End       : \Tone_F:PWMUDB:status_0\/main_0
Capture Clock  : \Tone_F:PWMUDB:status_0\/clock_0
Path slack     : 24993004p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:prevCompare1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  24993004  RISE       1
\Tone_F:PWMUDB:status_0\/main_0  macrocell31   2236   3486  24993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Tone_F:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Tone_F:PWMUDB:runmode_enable\/clock_0
Path slack     : 24993019p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  24993019  RISE       1
\Tone_F:PWMUDB:runmode_enable\/main_0      macrocell29    2261   3471  24993019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:runmode_enable\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_F:PWMUDB:status_0\/q
Path End       : \Tone_F:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Tone_F:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24996002p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Tone_F_CLK:R#1 vs. Tone_F_CLK:R#2)   25000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       24999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:status_0\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Tone_F:PWMUDB:status_0\/q               macrocell31    1250   1250  24996002  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2248   3498  24996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Tone_F:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499979170p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16600
-------------------------------------   ----- 
End-of-path arrival time (ps)           16600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/clock             controlcell4        0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell14      4295   5505  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell14      3350   8855  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9    2615  11470  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  16600  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  16600  499979170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499981104p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -4230
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14666
-------------------------------------   ----- 
End-of-path arrival time (ps)           14666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell27     1250   1250  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell11     2247   3497  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6847  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2689   9536  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  14666  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  14666  499981104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499982340p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/clock             controlcell4        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4    1210   1210  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell14     4295   5505  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell14     3350   8855  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9   2615  11470  499982340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499982341p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11469
-------------------------------------   ----- 
End-of-path arrival time (ps)           11469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/clock             controlcell4        0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell4     1210   1210  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/main_0          macrocell14      4295   5505  499979170  RISE       1
\HB_Counter:CounterUDB:count_enable\/q               macrocell14      3350   8855  499979170  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell10   2614  11469  499982341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499984264p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell27     1250   1250  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell11     2247   3497  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6847  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   2700   9546  499984264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499984274p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9536
-------------------------------------   ---- 
End-of-path arrival time (ps)           9536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_600/q                                        macrocell27     1250   1250  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/main_0          macrocell11     2247   3497  499981104  RISE       1
\Tone_D:CounterUDB:count_enable\/q               macrocell11     3350   6847  499981104  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   2689   9536  499984274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \HB_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \HB_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12325
-------------------------------------   ----- 
End-of-path arrival time (ps)           12325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell9    1600   1600  499987175  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell10      0   1600  499987175  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell10   2270   3870  499987175  RISE       1
\HB_Counter:CounterUDB:status_0\/main_0             macrocell12      2782   6652  499987175  RISE       1
\HB_Counter:CounterUDB:status_0\/q                  macrocell12      3350  10002  499987175  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3     2323  12325  499987175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499987199p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    3101   6611  499987199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \HB_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987214p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  499984029  RISE       1
\HB_Counter:CounterUDB:status_2\/main_0             macrocell13      3107   6617  499987214  RISE       1
\HB_Counter:CounterUDB:status_2\/q                  macrocell13      3350   9967  499987214  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3     2318  12286  499987214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \HB_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499987325p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell10   2975   6485  499987325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 499987437p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell7   1240   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell8      0   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell8   2270   3510  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   2863   6373  499987437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Tone_D:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 499987441p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -6190
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell7   1240   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell8      0   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell8   2270   3510  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2859   6369  499987441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987448p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12052
-------------------------------------   ----- 
End-of-path arrival time (ps)           12052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell7   1600   1600  499987448  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell8      0   1600  499987448  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell8   2270   3870  499987448  RISE       1
\Tone_D:CounterUDB:status_0\/main_0             macrocell9      2563   6433  499987448  RISE       1
\Tone_D:CounterUDB:status_0\/q                  macrocell9      3350   9783  499987448  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2269  12052  499987448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499987525p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell7   1240   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell8      0   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell8   2270   3510  499984271  RISE       1
\Tone_D:CounterUDB:status_2\/main_0             macrocell10     2872   6382  499987525  RISE       1
\Tone_D:CounterUDB:status_2\/q                  macrocell10     3350   9732  499987525  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_2     statusicell2    2243  11975  499987525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \HB_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \HB_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 499989812p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell9    1600   1600  499987175  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell10      0   1600  499987175  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell10   2270   3870  499987175  RISE       1
\HB_Counter:CounterUDB:prevCompare\/main_0          macrocell38      2808   6678  499989812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:prevCompare\/clock_0                macrocell38         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \HB_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \HB_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 499989873p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  499984029  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  499984029  RISE       1
\HB_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell37      3107   6617  499989873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:overflow_reg_i\/clock_0             macrocell37         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Tone_D:CounterUDB:prevCompare\/main_0
Capture Clock  : \Tone_D:CounterUDB:prevCompare\/clock_0
Path slack     : 499990069p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell7   1600   1600  499987448  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell8      0   1600  499987448  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell8   2270   3870  499987448  RISE       1
\Tone_D:CounterUDB:prevCompare\/main_0          macrocell34     2551   6421  499990069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:prevCompare\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Tone_D:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Tone_D:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 499990108p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell7   1240   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell8      0   1240  499984271  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell8   2270   3510  499984271  RISE       1
\Tone_D:CounterUDB:overflow_reg_i\/main_0       macrocell33     2872   6382  499990108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:overflow_reg_i\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \HB_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \HB_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499991788p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7712
-------------------------------------   ---- 
End-of-path arrival time (ps)           7712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\HB_Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  499991788  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  499991788  RISE       1
\HB_Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  499991788  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3     4212   7712  499991788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_D:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Tone_D:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Tone_D:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 499991932p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                              -500
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Tone_D:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  499991932  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  499991932  RISE       1
\Tone_D:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  499991932  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    4068   7568  499991932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:sSTSReg:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_FreqDiv:not_last_reset\/q
Path End       : \HB_FreqDiv:count_0\/main_0
Capture Clock  : \HB_FreqDiv:count_0\/clock_0
Path slack     : 499992038p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:not_last_reset\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\HB_FreqDiv:not_last_reset\/q  macrocell41   1250   1250  499992038  RISE       1
\HB_FreqDiv:count_0\/main_0    macrocell42   3202   4452  499992038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:count_0\/clock_0                               macrocell42         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_FreqDiv:not_last_reset\/q
Path End       : Net_600/main_0
Capture Clock  : Net_600/clock_0
Path slack     : 499992180p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:not_last_reset\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Tone_FreqDiv:not_last_reset\/q  macrocell26   1250   1250  499992180  RISE       1
Net_600/main_0                   macrocell27   3060   4310  499992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_FreqDiv:not_last_reset\/q
Path End       : \Tone_FreqDiv:count_0\/main_0
Capture Clock  : \Tone_FreqDiv:count_0\/clock_0
Path slack     : 499992192p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4298
-------------------------------------   ---- 
End-of-path arrival time (ps)           4298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:not_last_reset\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\Tone_FreqDiv:not_last_reset\/q  macrocell26   1250   1250  499992180  RISE       1
\Tone_FreqDiv:count_0\/main_0    macrocell28   3048   4298  499992192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:count_0\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_FreqDiv:count_0\/q
Path End       : Net_746/main_1
Capture Clock  : Net_746/clock_0
Path slack     : 499992377p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:count_0\/clock_0                               macrocell42         0      0  RISE       1

Data path
pin name                model name   delay     AT      slack  edge  Fanout
----------------------  -----------  -----  -----  ---------  ----  ------
\HB_FreqDiv:count_0\/q  macrocell42   1250   1250  499992377  RISE       1
Net_746/main_1          macrocell40   2863   4113  499992377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HB_FreqDiv:not_last_reset\/q
Path End       : Net_746/main_0
Capture Clock  : Net_746/clock_0
Path slack     : 499992921p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_FreqDiv:not_last_reset\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\HB_FreqDiv:not_last_reset\/q  macrocell41   1250   1250  499992038  RISE       1
Net_746/main_0                 macrocell40   2319   3569  499992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_746/q
Path End       : \HB_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \HB_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 499992927p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HB_CNT_CLK:R#1 vs. HB_CNT_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_746/clock_0                                            macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_746/q                                      macrocell40   1250   1250  499981112  RISE       1
\HB_Counter:CounterUDB:count_stored_i\/main_0  macrocell39   2313   3563  499992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\HB_Counter:CounterUDB:count_stored_i\/clock_0             macrocell39         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Tone_D:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Tone_D:CounterUDB:count_stored_i\/clock_0
Path slack     : 499992993p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_600/q                                  macrocell27   1250   1250  499981104  RISE       1
\Tone_D:CounterUDB:count_stored_i\/main_0  macrocell35   2247   3497  499992993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_D:CounterUDB:count_stored_i\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tone_FreqDiv:count_0\/q
Path End       : Net_600/main_1
Capture Clock  : Net_600/clock_0
Path slack     : 499993016p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Tone_D_CLK:R#1 vs. Tone_D_CLK:R#2)   500000000
- Setup time                                             -3510
--------------------------------------------------   --------- 
End-of-path required time (ps)                       499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Tone_FreqDiv:count_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT      slack  edge  Fanout
------------------------  -----------  -----  -----  ---------  ----  ------
\Tone_FreqDiv:count_0\/q  macrocell28   1250   1250  499993016  RISE       1
Net_600/main_1            macrocell27   2224   3474  499993016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_880/main_1
Capture Clock  : Net_880/clock_0
Path slack     : 4999992933p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell44   1250   1250  4999992933  RISE       1
Net_880/main_1                         macrocell36   2307   3557  4999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_880/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_880/main_0
Capture Clock  : Net_880/clock_0
Path slack     : 4999992937p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell43   1250   1250  4999992937  RISE       1
Net_880/main_0                         macrocell36   2303   3553  4999992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_880/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992937p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Slow_CLK:R#1 vs. Slow_CLK:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell43   1250   1250  4999992937  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell44   2303   3553  4999992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell44         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

