{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488100364325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488100364335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 14:42:44 2017 " "Processing started: Sun Feb 26 14:42:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488100364335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100364335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p5 -c p5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p5 -c p5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100364335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488100364545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488100364545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdDecoder " "Found entity 1: bcdDecoder" {  } { { "bcdDecoder.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/bcdDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488100373895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxer.v 1 1 " "Found 1 design units, including 1 entities, in source file muxer.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxer " "Found entity 1: muxer" {  } { { "muxer.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/muxer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488100373895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxer_3_5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file muxer_3_5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxer_3_5_1 " "Found entity 1: muxer_3_5_1" {  } { { "muxer_3_5_1.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/muxer_3_5_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488100373895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxer_5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file muxer_5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxer_5_1 " "Found entity 1: muxer_5_1" {  } { { "muxer_5_1.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/muxer_5_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488100373895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5.v 1 1 " "Found 1 design units, including 1 entities, in source file p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 p5 " "Found entity 1: p5" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488100373895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdCounter " "Found entity 1: bcdCounter" {  } { { "bcdCounter.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/bcdCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488100373895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file secondscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondsCounter " "Found entity 1: secondsCounter" {  } { { "secondsCounter.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/secondsCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488100373895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "p5.v(93) " "Verilog HDL Instantiation warning at p5.v(93): instance has no name" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1488100373895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p5 " "Elaborating entity \"p5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488100373915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdDecoder bcdDecoder:bcd0 " "Elaborating entity \"bcdDecoder\" for hierarchy \"bcdDecoder:bcd0\"" {  } { { "p5.v" "bcd0" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488100373915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxer_3_5_1 muxer_3_5_1:mux0 " "Elaborating entity \"muxer_3_5_1\" for hierarchy \"muxer_3_5_1:mux0\"" {  } { { "p5.v" "mux0" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488100373925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxer_5_1 muxer_3_5_1:mux0\|muxer_5_1:muxA " "Elaborating entity \"muxer_5_1\" for hierarchy \"muxer_3_5_1:mux0\|muxer_5_1:muxA\"" {  } { { "muxer_3_5_1.v" "muxA" { Text "F:/Work/FPGA/Board/Lab4/P5/muxer_3_5_1.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488100373925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxer muxer_3_5_1:mux0\|muxer_5_1:muxA\|muxer:muxA " "Elaborating entity \"muxer\" for hierarchy \"muxer_3_5_1:mux0\|muxer_5_1:muxA\|muxer:muxA\"" {  } { { "muxer_5_1.v" "muxA" { Text "F:/Work/FPGA/Board/Lab4/P5/muxer_5_1.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488100373925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondsCounter secondsCounter:comb_3 " "Elaborating entity \"secondsCounter\" for hierarchy \"secondsCounter:comb_3\"" {  } { { "p5.v" "comb_3" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488100373935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 secondsCounter.v(13) " "Verilog HDL assignment warning at secondsCounter.v(13): truncated value with size 32 to match size of target (27)" {  } { { "secondsCounter.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/secondsCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488100373935 "|p5|secondsCounter:comb_38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdCounter bcdCounter:counter " "Elaborating entity \"bcdCounter\" for hierarchy \"bcdCounter:counter\"" {  } { { "p5.v" "counter" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488100373935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bcdCounter.v(19) " "Verilog HDL assignment warning at bcdCounter.v(19): truncated value with size 32 to match size of target (3)" {  } { { "bcdCounter.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/bcdCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488100373935 "|p5|bcdCounter:counter"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[2\] " "Net \"s5\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[1\] " "Net \"s5\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[0\] " "Net \"s5\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1488100373955 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[2\] " "Net \"s4\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[1\] " "Net \"s4\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[0\] " "Net \"s4\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[2\] " "Net \"s5\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[1\] " "Net \"s5\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[0\] " "Net \"s5\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1488100373955 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[2\] " "Net \"s3\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[1\] " "Net \"s3\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[0\] " "Net \"s3\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[2\] " "Net \"s4\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[1\] " "Net \"s4\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[0\] " "Net \"s4\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[2\] " "Net \"s5\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[1\] " "Net \"s5\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[0\] " "Net \"s5\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1488100373955 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s2\[2\] " "Net \"s2\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s2\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s2\[1\] " "Net \"s2\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s2\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s2\[0\] " "Net \"s2\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s2\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[2\] " "Net \"s3\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[1\] " "Net \"s3\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[0\] " "Net \"s3\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[2\] " "Net \"s4\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[1\] " "Net \"s4\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[0\] " "Net \"s4\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[2\] " "Net \"s5\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[1\] " "Net \"s5\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[0\] " "Net \"s5\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1488100373955 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s1\[2\] " "Net \"s1\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s1\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s1\[1\] " "Net \"s1\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s1\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s1\[0\] " "Net \"s1\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s1\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s2\[2\] " "Net \"s2\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s2\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s2\[1\] " "Net \"s2\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s2\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s2\[0\] " "Net \"s2\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s2\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[2\] " "Net \"s3\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[1\] " "Net \"s3\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s3\[0\] " "Net \"s3\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s3\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[2\] " "Net \"s4\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[1\] " "Net \"s4\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s4\[0\] " "Net \"s4\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s4\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[2\] " "Net \"s5\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[2\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[1\] " "Net \"s5\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[1\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s5\[0\] " "Net \"s5\[0\]\" is missing source, defaulting to GND" {  } { { "p5.v" "s5\[0\]" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1488100373955 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1488100373955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] VCC " "Pin \"LEDs\[0\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] VCC " "Pin \"LEDs\[3\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] VCC " "Pin \"LEDs\[7\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[8\] GND " "Pin \"LEDs\[8\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[9\] GND " "Pin \"LEDs\[9\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[10\] VCC " "Pin \"LEDs\[10\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[11\] GND " "Pin \"LEDs\[11\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[12\] GND " "Pin \"LEDs\[12\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[13\] GND " "Pin \"LEDs\[13\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[14\] VCC " "Pin \"LEDs\[14\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[15\] GND " "Pin \"LEDs\[15\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[16\] GND " "Pin \"LEDs\[16\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[17\] VCC " "Pin \"LEDs\[17\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[18\] GND " "Pin \"LEDs\[18\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[19\] GND " "Pin \"LEDs\[19\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[20\] GND " "Pin \"LEDs\[20\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[21\] VCC " "Pin \"LEDs\[21\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[22\] GND " "Pin \"LEDs\[22\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[23\] GND " "Pin \"LEDs\[23\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[24\] VCC " "Pin \"LEDs\[24\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[25\] GND " "Pin \"LEDs\[25\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[26\] GND " "Pin \"LEDs\[26\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[27\] GND " "Pin \"LEDs\[27\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[28\] VCC " "Pin \"LEDs\[28\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[29\] GND " "Pin \"LEDs\[29\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[30\] GND " "Pin \"LEDs\[30\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[31\] VCC " "Pin \"LEDs\[31\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[32\] GND " "Pin \"LEDs\[32\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[33\] GND " "Pin \"LEDs\[33\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[34\] GND " "Pin \"LEDs\[34\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488100374305 "|p5|LEDs[34]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488100374305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488100374525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488100374525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab4/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488100374555 "|p5|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1488100374555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488100374555 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488100374555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488100374555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488100374575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 14:42:54 2017 " "Processing ended: Sun Feb 26 14:42:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488100374575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488100374575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488100374575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488100374575 ""}
