Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 14 05:34:09 2022
| Host         : MaysternLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manage_control_sets_placed.rpt
| Design       : manage
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------+---------------------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal        |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------+------------------------------+---------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | FSM_onehot_state_reg_n_0_[4] | manual_moving_i_1_n_0                 |                1 |              1 |
|  sys_clk_IBUF_BUFG | manual_starting_i_2_n_0      | manual_starting_i_1_n_0               |                1 |              1 |
|  sys_clk_IBUF_BUFG | manual_not_starting_i_1_n_0  | FSM_onehot_state_reg_n_0_[0]          |                1 |              1 |
|  sys_clk_IBUF_BUFG |                              | FSM_onehot_state_reg_n_0_[0]          |                2 |              2 |
|  sys_clk_IBUF_BUFG |                              | FSM_onehot_next_state[4]_i_1_n_0      |                3 |              5 |
|  sys_clk_IBUF_BUFG |                              |                                       |                3 |              7 |
|  sys_clk_IBUF_BUFG |                              | throttle_detect/throttle_signal_reg_0 |                2 |              8 |
|  sys_clk_IBUF_BUFG |                              | stop_engine_IBUF                      |               13 |             32 |
+--------------------+------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


