
BASELIQ_100.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ddc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08008f90  08008f90  00009f90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093d8  080093d8  0000b274  2**0
                  CONTENTS
  4 .ARM          00000008  080093d8  080093d8  0000a3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093e0  080093e0  0000b274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093e0  080093e0  0000a3e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093e4  080093e4  0000a3e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  080093e8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f6c  20000274  0800965c  0000b274  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011e0  0800965c  0000c1e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b274  2**0
                  CONTENTS, READONLY
 12 .debug_info   000159ae  00000000  00000000  0000b2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036dc  00000000  00000000  00020c52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a0  00000000  00000000  00024330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d64  00000000  00000000  000254d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c6bc  00000000  00000000  00026234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000188ca  00000000  00000000  000528f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe7a7  00000000  00000000  0006b1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00169961  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005920  00000000  00000000  001699a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0016f2c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000274 	.word	0x20000274
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008f74 	.word	0x08008f74

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000278 	.word	0x20000278
 80001ec:	08008f74 	.word	0x08008f74

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <GNSSCom_Init>:

GNSSCom_HandleTypeDef hGNSSCom;
OutputType type = ASCII;
OutputProtocol protocol = NMEA;

void GNSSCom_Init(UART_HandleTypeDef* huart,UART_HandleTypeDef* huartDebug){
 8000eb8:	b5b0      	push	{r4, r5, r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
	hGNSSCom.huart = huart;
 8000ec2:	4a19      	ldr	r2, [pc, #100]	@ (8000f28 <GNSSCom_Init+0x70>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6013      	str	r3, [r2, #0]
	hGNSSCom.huartDebug = huartDebug;
 8000ec8:	4a17      	ldr	r2, [pc, #92]	@ (8000f28 <GNSSCom_Init+0x70>)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	6053      	str	r3, [r2, #4]


	memcpy(hGNSSCom.RxBuffer, NULL , UART_RX_BUFFER_SIZE);
 8000ece:	4b16      	ldr	r3, [pc, #88]	@ (8000f28 <GNSSCom_Init+0x70>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	3308      	adds	r3, #8
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000eda:	4618      	mov	r0, r3
 8000edc:	f006 f801 	bl	8006ee2 <memcpy>
	memcpy(hGNSSCom.TxBuffer, NULL, UART_TX_BUFFER_SIZE);
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <GNSSCom_Init+0x70>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f503 744a 	add.w	r4, r3, #808	@ 0x328
 8000ee8:	4615      	mov	r5, r2
 8000eea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ef0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ef2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ef4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ef6:	682b      	ldr	r3, [r5, #0]
 8000ef8:	8023      	strh	r3, [r4, #0]
	memcpy(hGNSSCom.DebugBuffer, NULL, UART_DEBUG_BUFFER_SIZE);
 8000efa:	4b0b      	ldr	r3, [pc, #44]	@ (8000f28 <GNSSCom_Init+0x70>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8000f02:	4611      	mov	r1, r2
 8000f04:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f005 ffea 	bl	8006ee2 <memcpy>
	GNSSCom_UartActivate(&hGNSSCom);
 8000f0e:	4806      	ldr	r0, [pc, #24]	@ (8000f28 <GNSSCom_Init+0x70>)
 8000f10:	f000 f80c 	bl	8000f2c <GNSSCom_UartActivate>
	HAL_Delay(2000); //En theorie il suffit d attendre la reception du premier msg UART pour envoyer
 8000f14:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f18:	f001 f92e 	bl	8002178 <HAL_Delay>
	GNSSCom_Send_SetVal();
 8000f1c:	f000 f8f6 	bl	800110c <GNSSCom_Send_SetVal>
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bdb0      	pop	{r4, r5, r7, pc}
 8000f28:	20000290 	.word	0x20000290

08000f2c <GNSSCom_UartActivate>:

void GNSSCom_UartActivate(GNSSCom_HandleTypeDef* hGNSS){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(hGNSS->huart, hGNSS->RxBuffer, UART_RX_BUFFER_SIZE);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6818      	ldr	r0, [r3, #0]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	3308      	adds	r3, #8
 8000f3c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000f40:	4619      	mov	r1, r3
 8000f42:	f003 fc19 	bl	8004778 <HAL_UART_Receive_IT>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <GNSSCom_ReceiveDebug>:

void GNSSCom_ReceiveDebug(){
 8000f50:	b590      	push	{r4, r7, lr}
 8000f52:	f5ad 7d4b 	sub.w	sp, sp, #812	@ 0x32c
 8000f56:	af00      	add	r7, sp, #0
	// Initialiser la chane de sortie  une chane vide
	char output_string[UART_DEBUG_BUFFER_SIZE];

	for (int i = 0; i < sizeof(hGNSSCom.DebugBuffer); i++) {
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324
 8000f5e:	e0ac      	b.n	80010ba <GNSSCom_ReceiveDebug+0x16a>
		switch (hGNSSCom.DebugBuffer[i]) {
 8000f60:	4a62      	ldr	r2, [pc, #392]	@ (80010ec <GNSSCom_ReceiveDebug+0x19c>)
 8000f62:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8000f66:	4413      	add	r3, r2
 8000f68:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b0a      	cmp	r3, #10
 8000f70:	d002      	beq.n	8000f78 <GNSSCom_ReceiveDebug+0x28>
 8000f72:	2b0d      	cmp	r3, #13
 8000f74:	d00e      	beq.n	8000f94 <GNSSCom_ReceiveDebug+0x44>
 8000f76:	e01b      	b.n	8000fb0 <GNSSCom_ReceiveDebug+0x60>
		case '\n': // Nouvelle ligne dtecte
			strcat(output_string, "\n"); // Ajout d'un saut de ligne  la chane de sortie
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff f988 	bl	8000290 <strlen>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	4413      	add	r3, r2
 8000f88:	4959      	ldr	r1, [pc, #356]	@ (80010f0 <GNSSCom_ReceiveDebug+0x1a0>)
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	8013      	strh	r3, [r2, #0]
			break;
 8000f92:	e08d      	b.n	80010b0 <GNSSCom_ReceiveDebug+0x160>
		case '\r': // Retour de chariot dtect
			strcat(output_string, "\r");
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff f97a 	bl	8000290 <strlen>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	4413      	add	r3, r2
 8000fa4:	4953      	ldr	r1, [pc, #332]	@ (80010f4 <GNSSCom_ReceiveDebug+0x1a4>)
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	460b      	mov	r3, r1
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	8013      	strh	r3, [r2, #0]
			break; // Ignorer le caractre de retour de chariot
 8000fae:	e07f      	b.n	80010b0 <GNSSCom_ReceiveDebug+0x160>
		default:
			switch (type) {
 8000fb0:	4b51      	ldr	r3, [pc, #324]	@ (80010f8 <GNSSCom_ReceiveDebug+0x1a8>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b02      	cmp	r3, #2
 8000fb6:	d03a      	beq.n	800102e <GNSSCom_ReceiveDebug+0xde>
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	dc66      	bgt.n	800108a <GNSSCom_ReceiveDebug+0x13a>
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d002      	beq.n	8000fc6 <GNSSCom_ReceiveDebug+0x76>
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d01a      	beq.n	8000ffa <GNSSCom_ReceiveDebug+0xaa>
 8000fc4:	e061      	b.n	800108a <GNSSCom_ReceiveDebug+0x13a>
			case RAW:
				snprintf(output_string + strlen(output_string), sizeof(output_string) - strlen(output_string), "%d", hGNSSCom.DebugBuffer[i]);
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff f961 	bl	8000290 <strlen>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	189c      	adds	r4, r3, r2
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff f95a 	bl	8000290 <strlen>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	f5c3 7148 	rsb	r1, r3, #800	@ 0x320
 8000fe2:	4a42      	ldr	r2, [pc, #264]	@ (80010ec <GNSSCom_ReceiveDebug+0x19c>)
 8000fe4:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8000fe8:	4413      	add	r3, r2
 8000fea:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	4a42      	ldr	r2, [pc, #264]	@ (80010fc <GNSSCom_ReceiveDebug+0x1ac>)
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	f005 fe6c 	bl	8006cd0 <sniprintf>
				break;
 8000ff8:	e047      	b.n	800108a <GNSSCom_ReceiveDebug+0x13a>

			case HEX:
				snprintf(output_string + strlen(output_string), sizeof(output_string) - strlen(output_string), "%02X", hGNSSCom.DebugBuffer[i]);
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff f947 	bl	8000290 <strlen>
 8001002:	4602      	mov	r2, r0
 8001004:	1d3b      	adds	r3, r7, #4
 8001006:	189c      	adds	r4, r3, r2
 8001008:	1d3b      	adds	r3, r7, #4
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f940 	bl	8000290 <strlen>
 8001010:	4603      	mov	r3, r0
 8001012:	f5c3 7148 	rsb	r1, r3, #800	@ 0x320
 8001016:	4a35      	ldr	r2, [pc, #212]	@ (80010ec <GNSSCom_ReceiveDebug+0x19c>)
 8001018:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 800101c:	4413      	add	r3, r2
 800101e:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	4a36      	ldr	r2, [pc, #216]	@ (8001100 <GNSSCom_ReceiveDebug+0x1b0>)
 8001026:	4620      	mov	r0, r4
 8001028:	f005 fe52 	bl	8006cd0 <sniprintf>
				break;
 800102c:	e02d      	b.n	800108a <GNSSCom_ReceiveDebug+0x13a>

			case ASCII:
				snprintf(output_string + strlen(output_string), sizeof(output_string) - strlen(output_string), "%c",
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f92d 	bl	8000290 <strlen>
 8001036:	4602      	mov	r2, r0
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	189c      	adds	r4, r3, r2
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f926 	bl	8000290 <strlen>
 8001044:	4603      	mov	r3, r0
 8001046:	f5c3 7148 	rsb	r1, r3, #800	@ 0x320
						(hGNSSCom.DebugBuffer[i] >= 32 && hGNSSCom.DebugBuffer[i] <= 126) ? hGNSSCom.DebugBuffer[i] : '.');
 800104a:	4a28      	ldr	r2, [pc, #160]	@ (80010ec <GNSSCom_ReceiveDebug+0x19c>)
 800104c:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8001050:	4413      	add	r3, r2
 8001052:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8001056:	781b      	ldrb	r3, [r3, #0]
				snprintf(output_string + strlen(output_string), sizeof(output_string) - strlen(output_string), "%c",
 8001058:	2b1f      	cmp	r3, #31
 800105a:	d910      	bls.n	800107e <GNSSCom_ReceiveDebug+0x12e>
						(hGNSSCom.DebugBuffer[i] >= 32 && hGNSSCom.DebugBuffer[i] <= 126) ? hGNSSCom.DebugBuffer[i] : '.');
 800105c:	4a23      	ldr	r2, [pc, #140]	@ (80010ec <GNSSCom_ReceiveDebug+0x19c>)
 800105e:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8001062:	4413      	add	r3, r2
 8001064:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b7e      	cmp	r3, #126	@ 0x7e
 800106c:	d807      	bhi.n	800107e <GNSSCom_ReceiveDebug+0x12e>
 800106e:	4a1f      	ldr	r2, [pc, #124]	@ (80010ec <GNSSCom_ReceiveDebug+0x19c>)
 8001070:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8001074:	4413      	add	r3, r2
 8001076:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 800107a:	781b      	ldrb	r3, [r3, #0]
				snprintf(output_string + strlen(output_string), sizeof(output_string) - strlen(output_string), "%c",
 800107c:	e000      	b.n	8001080 <GNSSCom_ReceiveDebug+0x130>
 800107e:	232e      	movs	r3, #46	@ 0x2e
 8001080:	4a20      	ldr	r2, [pc, #128]	@ (8001104 <GNSSCom_ReceiveDebug+0x1b4>)
 8001082:	4620      	mov	r0, r4
 8001084:	f005 fe24 	bl	8006cd0 <sniprintf>
				break;
 8001088:	bf00      	nop
			}

			if (i < sizeof(hGNSSCom.DebugBuffer) - 1) {
 800108a:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 800108e:	f240 321e 	movw	r2, #798	@ 0x31e
 8001092:	4293      	cmp	r3, r2
 8001094:	d80c      	bhi.n	80010b0 <GNSSCom_ReceiveDebug+0x160>
				strncat(output_string, " ", sizeof(output_string) - strlen(output_string) - 1);
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff f8f9 	bl	8000290 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	f5c3 7347 	rsb	r3, r3, #796	@ 0x31c
 80010a4:	3303      	adds	r3, #3
 80010a6:	1d38      	adds	r0, r7, #4
 80010a8:	461a      	mov	r2, r3
 80010aa:	4917      	ldr	r1, [pc, #92]	@ (8001108 <GNSSCom_ReceiveDebug+0x1b8>)
 80010ac:	f005 fe8f 	bl	8006dce <strncat>
	for (int i = 0; i < sizeof(hGNSSCom.DebugBuffer); i++) {
 80010b0:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80010b4:	3301      	adds	r3, #1
 80010b6:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324
 80010ba:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80010be:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80010c2:	f4ff af4d 	bcc.w	8000f60 <GNSSCom_ReceiveDebug+0x10>
			}
		}
	}
	HAL_UART_Transmit(hGNSSCom.huartDebug, (uint8_t*)output_string, strlen(output_string),HAL_MAX_DELAY);
 80010c6:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <GNSSCom_ReceiveDebug+0x19c>)
 80010c8:	685c      	ldr	r4, [r3, #4]
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff f8df 	bl	8000290 <strlen>
 80010d2:	4603      	mov	r3, r0
 80010d4:	b29a      	uxth	r2, r3
 80010d6:	1d39      	adds	r1, r7, #4
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	4620      	mov	r0, r4
 80010de:	f003 fac2 	bl	8004666 <HAL_UART_Transmit>
}
 80010e2:	bf00      	nop
 80010e4:	f507 774b 	add.w	r7, r7, #812	@ 0x32c
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd90      	pop	{r4, r7, pc}
 80010ec:	20000290 	.word	0x20000290
 80010f0:	08008f90 	.word	0x08008f90
 80010f4:	08008f94 	.word	0x08008f94
 80010f8:	2000009d 	.word	0x2000009d
 80010fc:	08008f98 	.word	0x08008f98
 8001100:	08008f9c 	.word	0x08008f9c
 8001104:	08008fa4 	.word	0x08008fa4
 8001108:	08008fa8 	.word	0x08008fa8

0800110c <GNSSCom_Send_SetVal>:

void GNSSCom_Send_SetVal(void){
 800110c:	b5b0      	push	{r4, r5, r7, lr}
 800110e:	b096      	sub	sp, #88	@ 0x58
 8001110:	af00      	add	r7, sp, #0
	const char message1[] = "\r\t\t\n...Message1...\r\n";
 8001112:	4b45      	ldr	r3, [pc, #276]	@ (8001228 <GNSSCom_Send_SetVal+0x11c>)
 8001114:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001118:	461d      	mov	r5, r3
 800111a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800111c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001122:	6020      	str	r0, [r4, #0]
 8001124:	3404      	adds	r4, #4
 8001126:	7021      	strb	r1, [r4, #0]
	const char message2[] = "\r\t\t\n...Message2...\r\n";
 8001128:	4b40      	ldr	r3, [pc, #256]	@ (800122c <GNSSCom_Send_SetVal+0x120>)
 800112a:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800112e:	461d      	mov	r5, r3
 8001130:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001132:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001134:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001138:	6020      	str	r0, [r4, #0]
 800113a:	3404      	adds	r4, #4
 800113c:	7021      	strb	r1, [r4, #0]
	const char message3[] = "\r\t\t...Message3...\r\n";
 800113e:	4b3c      	ldr	r3, [pc, #240]	@ (8001230 <GNSSCom_Send_SetVal+0x124>)
 8001140:	f107 0414 	add.w	r4, r7, #20
 8001144:	461d      	mov	r5, r3
 8001146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001148:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114a:	682b      	ldr	r3, [r5, #0]
 800114c:	6023      	str	r3, [r4, #0]
	const char messageEnd[] = "\r\t\t...END...\r\n";
 800114e:	4b39      	ldr	r3, [pc, #228]	@ (8001234 <GNSSCom_Send_SetVal+0x128>)
 8001150:	1d3c      	adds	r4, r7, #4
 8001152:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001154:	c407      	stmia	r4!, {r0, r1, r2}
 8001156:	8023      	strh	r3, [r4, #0]
 8001158:	3402      	adds	r4, #2
 800115a:	0c1b      	lsrs	r3, r3, #16
 800115c:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(hGNSSCom.huartDebug, (uint8_t*)message1,sizeof(message1),HAL_MAX_DELAY);
 800115e:	4b36      	ldr	r3, [pc, #216]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 8001160:	6858      	ldr	r0, [r3, #4]
 8001162:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	2215      	movs	r2, #21
 800116c:	f003 fa7b 	bl	8004666 <HAL_UART_Transmit>

	HAL_UART_Transmit(hGNSSCom.huart, commandSetTP,sizeof(commandSetTP),HAL_MAX_DELAY);
 8001170:	4b31      	ldr	r3, [pc, #196]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 8001172:	6818      	ldr	r0, [r3, #0]
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	226e      	movs	r2, #110	@ 0x6e
 800117a:	4930      	ldr	r1, [pc, #192]	@ (800123c <GNSSCom_Send_SetVal+0x130>)
 800117c:	f003 fa73 	bl	8004666 <HAL_UART_Transmit>
	memcpy(hGNSSCom.DebugBuffer,commandSetTP,sizeof(commandSetTP));
 8001180:	4b2d      	ldr	r3, [pc, #180]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 8001182:	4a2e      	ldr	r2, [pc, #184]	@ (800123c <GNSSCom_Send_SetVal+0x130>)
 8001184:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8001188:	4611      	mov	r1, r2
 800118a:	226e      	movs	r2, #110	@ 0x6e
 800118c:	4618      	mov	r0, r3
 800118e:	f005 fea8 	bl	8006ee2 <memcpy>
	GNSSCom_ReceiveDebug();
 8001192:	f7ff fedd 	bl	8000f50 <GNSSCom_ReceiveDebug>

	HAL_UART_Transmit(hGNSSCom.huartDebug, (uint8_t*)message2,sizeof(message2),HAL_MAX_DELAY);
 8001196:	4b28      	ldr	r3, [pc, #160]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 8001198:	6858      	ldr	r0, [r3, #4]
 800119a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	2215      	movs	r2, #21
 80011a4:	f003 fa5f 	bl	8004666 <HAL_UART_Transmit>

	HAL_UART_Transmit(hGNSSCom.huart, commandUart1Ouput,sizeof(commandUart1Ouput),HAL_MAX_DELAY);
 80011a8:	4b23      	ldr	r3, [pc, #140]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 80011aa:	6818      	ldr	r0, [r3, #0]
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
 80011b0:	221b      	movs	r2, #27
 80011b2:	4923      	ldr	r1, [pc, #140]	@ (8001240 <GNSSCom_Send_SetVal+0x134>)
 80011b4:	f003 fa57 	bl	8004666 <HAL_UART_Transmit>
	memcpy(hGNSSCom.DebugBuffer,commandUart1Ouput,sizeof(commandUart1Ouput));
 80011b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 80011ba:	4a21      	ldr	r2, [pc, #132]	@ (8001240 <GNSSCom_Send_SetVal+0x134>)
 80011bc:	f203 355a 	addw	r5, r3, #858	@ 0x35a
 80011c0:	4614      	mov	r4, r2
 80011c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011c4:	6028      	str	r0, [r5, #0]
 80011c6:	6069      	str	r1, [r5, #4]
 80011c8:	60aa      	str	r2, [r5, #8]
 80011ca:	60eb      	str	r3, [r5, #12]
 80011cc:	cc03      	ldmia	r4!, {r0, r1}
 80011ce:	6128      	str	r0, [r5, #16]
 80011d0:	6169      	str	r1, [r5, #20]
 80011d2:	8823      	ldrh	r3, [r4, #0]
 80011d4:	78a2      	ldrb	r2, [r4, #2]
 80011d6:	832b      	strh	r3, [r5, #24]
 80011d8:	4613      	mov	r3, r2
 80011da:	76ab      	strb	r3, [r5, #26]
	GNSSCom_ReceiveDebug();
 80011dc:	f7ff feb8 	bl	8000f50 <GNSSCom_ReceiveDebug>

	HAL_UART_Transmit(hGNSSCom.huartDebug, (uint8_t*)message3,sizeof(message3),HAL_MAX_DELAY);
 80011e0:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 80011e2:	6858      	ldr	r0, [r3, #4]
 80011e4:	f107 0114 	add.w	r1, r7, #20
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ec:	2214      	movs	r2, #20
 80011ee:	f003 fa3a 	bl	8004666 <HAL_UART_Transmit>

	HAL_UART_Transmit(hGNSSCom.huart, test2,sizeof(test2),HAL_MAX_DELAY);
 80011f2:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 80011f4:	6818      	ldr	r0, [r3, #0]
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	2211      	movs	r2, #17
 80011fc:	4911      	ldr	r1, [pc, #68]	@ (8001244 <GNSSCom_Send_SetVal+0x138>)
 80011fe:	f003 fa32 	bl	8004666 <HAL_UART_Transmit>
		memcpy(hGNSSCom.DebugBuffer,test2,sizeof(test2));
 8001202:	4b0d      	ldr	r3, [pc, #52]	@ (8001238 <GNSSCom_Send_SetVal+0x12c>)
 8001204:	4a0f      	ldr	r2, [pc, #60]	@ (8001244 <GNSSCom_Send_SetVal+0x138>)
 8001206:	f203 355a 	addw	r5, r3, #858	@ 0x35a
 800120a:	4614      	mov	r4, r2
 800120c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800120e:	6028      	str	r0, [r5, #0]
 8001210:	6069      	str	r1, [r5, #4]
 8001212:	60aa      	str	r2, [r5, #8]
 8001214:	60eb      	str	r3, [r5, #12]
 8001216:	7823      	ldrb	r3, [r4, #0]
 8001218:	742b      	strb	r3, [r5, #16]
		GNSSCom_ReceiveDebug();
 800121a:	f7ff fe99 	bl	8000f50 <GNSSCom_ReceiveDebug>
}
 800121e:	bf00      	nop
 8001220:	3758      	adds	r7, #88	@ 0x58
 8001222:	46bd      	mov	sp, r7
 8001224:	bdb0      	pop	{r4, r5, r7, pc}
 8001226:	bf00      	nop
 8001228:	08008fac 	.word	0x08008fac
 800122c:	08008fc4 	.word	0x08008fc4
 8001230:	08008fdc 	.word	0x08008fdc
 8001234:	08008ff0 	.word	0x08008ff0
 8001238:	20000290 	.word	0x20000290
 800123c:	20000000 	.word	0x20000000
 8001240:	20000070 	.word	0x20000070
 8001244:	2000008c 	.word	0x2000008c

08001248 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08a      	sub	sp, #40	@ 0x28
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	2224      	movs	r2, #36	@ 0x24
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f005 fdb2 	bl	8006dbe <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800125a:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <MX_DAC1_Init+0x70>)
 800125c:	4a17      	ldr	r2, [pc, #92]	@ (80012bc <MX_DAC1_Init+0x74>)
 800125e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001260:	4815      	ldr	r0, [pc, #84]	@ (80012b8 <MX_DAC1_Init+0x70>)
 8001262:	f001 f8be 	bl	80023e2 <HAL_DAC_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800126c:	f000 f9e5 	bl	800163a <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800127c:	2300      	movs	r3, #0
 800127e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	2200      	movs	r2, #0
 8001288:	4619      	mov	r1, r3
 800128a:	480b      	ldr	r0, [pc, #44]	@ (80012b8 <MX_DAC1_Init+0x70>)
 800128c:	f001 f8cb 	bl	8002426 <HAL_DAC_ConfigChannel>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001296:	f000 f9d0 	bl	800163a <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800129a:	1d3b      	adds	r3, r7, #4
 800129c:	2210      	movs	r2, #16
 800129e:	4619      	mov	r1, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <MX_DAC1_Init+0x70>)
 80012a2:	f001 f8c0 	bl	8002426 <HAL_DAC_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 80012ac:	f000 f9c5 	bl	800163a <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	3728      	adds	r7, #40	@ 0x28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	2000090c 	.word	0x2000090c
 80012bc:	40007400 	.word	0x40007400

080012c0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	@ 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a15      	ldr	r2, [pc, #84]	@ (8001334 <HAL_DAC_MspInit+0x74>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d124      	bne.n	800132c <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80012e2:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <HAL_DAC_MspInit+0x78>)
 80012e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e6:	4a14      	ldr	r2, [pc, #80]	@ (8001338 <HAL_DAC_MspInit+0x78>)
 80012e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80012ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ee:	4b12      	ldr	r3, [pc, #72]	@ (8001338 <HAL_DAC_MspInit+0x78>)
 80012f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <HAL_DAC_MspInit+0x78>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001338 <HAL_DAC_MspInit+0x78>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001306:	4b0c      	ldr	r3, [pc, #48]	@ (8001338 <HAL_DAC_MspInit+0x78>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = STM_DAC_TRIG_Pin|STM_DAC_CS_Pin;
 8001312:	2330      	movs	r3, #48	@ 0x30
 8001314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001316:	2303      	movs	r3, #3
 8001318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131e:	f107 0314 	add.w	r3, r7, #20
 8001322:	4619      	mov	r1, r3
 8001324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001328:	f001 fa24 	bl	8002774 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800132c:	bf00      	nop
 800132e:	3728      	adds	r7, #40	@ 0x28
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40007400 	.word	0x40007400
 8001338:	40021000 	.word	0x40021000

0800133c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08c      	sub	sp, #48	@ 0x30
 8001340:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001342:	f107 031c 	add.w	r3, r7, #28
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001352:	4b63      	ldr	r3, [pc, #396]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	4a62      	ldr	r2, [pc, #392]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001358:	f043 0310 	orr.w	r3, r3, #16
 800135c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135e:	4b60      	ldr	r3, [pc, #384]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	61bb      	str	r3, [r7, #24]
 8001368:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800136a:	4b5d      	ldr	r3, [pc, #372]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136e:	4a5c      	ldr	r2, [pc, #368]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001370:	f043 0304 	orr.w	r3, r3, #4
 8001374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001376:	4b5a      	ldr	r3, [pc, #360]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	f003 0304 	and.w	r3, r3, #4
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001382:	4b57      	ldr	r3, [pc, #348]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	4a56      	ldr	r2, [pc, #344]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800138c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138e:	4b54      	ldr	r3, [pc, #336]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	4b51      	ldr	r3, [pc, #324]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	4a50      	ldr	r2, [pc, #320]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a6:	4b4e      	ldr	r3, [pc, #312]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b2:	4b4b      	ldr	r3, [pc, #300]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b6:	4a4a      	ldr	r2, [pc, #296]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013be:	4b48      	ldr	r3, [pc, #288]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ca:	4b45      	ldr	r3, [pc, #276]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ce:	4a44      	ldr	r2, [pc, #272]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013d0:	f043 0308 	orr.w	r3, r3, #8
 80013d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013d6:	4b42      	ldr	r3, [pc, #264]	@ (80014e0 <MX_GPIO_Init+0x1a4>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013da:	f003 0308 	and.w	r3, r3, #8
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PROC_M2_Pin|PROC_RESET_FPGA_Pin|UI_LED_R_Pin|UI_LED_G_Pin
 80013e2:	2200      	movs	r2, #0
 80013e4:	f240 11bf 	movw	r1, #447	@ 0x1bf
 80013e8:	483e      	ldr	r0, [pc, #248]	@ (80014e4 <MX_GPIO_Init+0x1a8>)
 80013ea:	f001 fb55 	bl	8002a98 <HAL_GPIO_WritePin>
                          |RFM_EN_Pin|RFM_RST_Pin|PROC_M0_Pin|PROC_M1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UI_LED_B_GPIO_Port, UI_LED_B_Pin, GPIO_PIN_RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2102      	movs	r1, #2
 80013f2:	483d      	ldr	r0, [pc, #244]	@ (80014e8 <MX_GPIO_Init+0x1ac>)
 80013f4:	f001 fb50 	bl	8002a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CLK_64M_EN_Pin|STM_ACQ_TRIG_SRC0_Pin|STM_ACQ_TRIG_SRC1_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 4144 	mov.w	r1, #50176	@ 0xc400
 80013fe:	483b      	ldr	r0, [pc, #236]	@ (80014ec <MX_GPIO_Init+0x1b0>)
 8001400:	f001 fb4a 	bl	8002a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ACQ_POW_EN_Pin|GPS_RESET_Pin, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	f44f 6108 	mov.w	r1, #2176	@ 0x880
 800140a:	4838      	ldr	r0, [pc, #224]	@ (80014ec <MX_GPIO_Init+0x1b0>)
 800140c:	f001 fb44 	bl	8002a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PROC_M2_Pin|PROC_RESET_FPGA_Pin|UI_LED_R_Pin|UI_LED_G_Pin
 8001410:	f240 13bf 	movw	r3, #447	@ 0x1bf
 8001414:	61fb      	str	r3, [r7, #28]
                          |RFM_EN_Pin|RFM_RST_Pin|PROC_M0_Pin|PROC_M1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001416:	2301      	movs	r3, #1
 8001418:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141e:	2300      	movs	r3, #0
 8001420:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001422:	f107 031c 	add.w	r3, r7, #28
 8001426:	4619      	mov	r1, r3
 8001428:	482e      	ldr	r0, [pc, #184]	@ (80014e4 <MX_GPIO_Init+0x1a8>)
 800142a:	f001 f9a3 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UI_WakeUp_Pin;
 800142e:	2340      	movs	r3, #64	@ 0x40
 8001430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001432:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001436:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UI_WakeUp_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 031c 	add.w	r3, r7, #28
 8001440:	4619      	mov	r1, r3
 8001442:	4828      	ldr	r0, [pc, #160]	@ (80014e4 <MX_GPIO_Init+0x1a8>)
 8001444:	f001 f996 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPS_PROC_TIME_INT_Pin|PROC_FPGA_BUSY_Pin|SD_DETECT_INT_Pin;
 8001448:	f242 03a0 	movw	r3, #8352	@ 0x20a0
 800144c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800144e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001452:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001458:	f107 031c 	add.w	r3, r7, #28
 800145c:	4619      	mov	r1, r3
 800145e:	4824      	ldr	r0, [pc, #144]	@ (80014f0 <MX_GPIO_Init+0x1b4>)
 8001460:	f001 f988 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USB_VBUS_DETECT_WU_Pin|UI_ARM_Pin;
 8001464:	2305      	movs	r3, #5
 8001466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001468:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800146c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 031c 	add.w	r3, r7, #28
 8001476:	4619      	mov	r1, r3
 8001478:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800147c:	f001 f97a 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UI_LED_B_Pin;
 8001480:	2302      	movs	r3, #2
 8001482:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001484:	2301      	movs	r3, #1
 8001486:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148c:	2300      	movs	r3, #0
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(UI_LED_B_GPIO_Port, &GPIO_InitStruct);
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	4619      	mov	r1, r3
 8001496:	4814      	ldr	r0, [pc, #80]	@ (80014e8 <MX_GPIO_Init+0x1ac>)
 8001498:	f001 f96c 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = CLK_64M_EN_Pin|ACQ_POW_EN_Pin|STM_ACQ_TRIG_SRC0_Pin|STM_ACQ_TRIG_SRC1_Pin
 800149c:	f64c 4380 	movw	r3, #52352	@ 0xcc80
 80014a0:	61fb      	str	r3, [r7, #28]
                          |GPS_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a2:	2301      	movs	r3, #1
 80014a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	4619      	mov	r1, r3
 80014b4:	480d      	ldr	r0, [pc, #52]	@ (80014ec <MX_GPIO_Init+0x1b0>)
 80014b6:	f001 f95d 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RFM_IRQ_Pin;
 80014ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(RFM_IRQ_GPIO_Port, &GPIO_InitStruct);
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_GPIO_Init+0x1ac>)
 80014d2:	f001 f94f 	bl	8002774 <HAL_GPIO_Init>

}
 80014d6:	bf00      	nop
 80014d8:	3730      	adds	r7, #48	@ 0x30
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000
 80014e4:	48001000 	.word	0x48001000
 80014e8:	48000400 	.word	0x48000400
 80014ec:	48000c00 	.word	0x48000c00
 80014f0:	48000800 	.word	0x48000800

080014f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	b089      	sub	sp, #36	@ 0x24
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fa:	f000 fdc8 	bl	800208e <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fe:	f000 f84d 	bl	800159c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001502:	f7ff ff1b 	bl	800133c <MX_GPIO_Init>
  MX_DAC1_Init();
 8001506:	f7ff fe9f 	bl	8001248 <MX_DAC1_Init>
  MX_SPI1_Init();
 800150a:	f000 f89d 	bl	8001648 <MX_SPI1_Init>
  MX_SPI2_Init();
 800150e:	f000 f8d9 	bl	80016c4 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001512:	f000 fad5 	bl	8001ac0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001516:	f000 fb07 	bl	8001b28 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800151a:	f000 fcc5 	bl	8001ea8 <MX_USB_OTG_FS_PCD_Init>
  MX_USART3_UART_Init();
 800151e:	f000 fb33 	bl	8001b88 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4,GPIO_PIN_SET);
 8001522:	2201      	movs	r2, #1
 8001524:	2110      	movs	r1, #16
 8001526:	4818      	ldr	r0, [pc, #96]	@ (8001588 <main+0x94>)
 8001528:	f001 fab6 	bl	8002a98 <HAL_GPIO_WritePin>

	const char startMessage[] = "\r\nStarting...\r\n";
 800152c:	4b17      	ldr	r3, [pc, #92]	@ (800158c <main+0x98>)
 800152e:	f107 0410 	add.w	r4, r7, #16
 8001532:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001534:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const char initDoneMessage[] = "\r\nInit Done\r\n\n";
 8001538:	4b15      	ldr	r3, [pc, #84]	@ (8001590 <main+0x9c>)
 800153a:	463c      	mov	r4, r7
 800153c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800153e:	c407      	stmia	r4!, {r0, r1, r2}
 8001540:	8023      	strh	r3, [r4, #0]
 8001542:	3402      	adds	r4, #2
 8001544:	0c1b      	lsrs	r3, r3, #16
 8001546:	7023      	strb	r3, [r4, #0]

	HAL_UART_Transmit(&huart1, (uint8_t *)startMessage, sizeof(startMessage), 10);
 8001548:	f107 0110 	add.w	r1, r7, #16
 800154c:	230a      	movs	r3, #10
 800154e:	2210      	movs	r2, #16
 8001550:	4810      	ldr	r0, [pc, #64]	@ (8001594 <main+0xa0>)
 8001552:	f003 f888 	bl	8004666 <HAL_UART_Transmit>
	GNSSCom_Init(&huart3,&huart1);
 8001556:	490f      	ldr	r1, [pc, #60]	@ (8001594 <main+0xa0>)
 8001558:	480f      	ldr	r0, [pc, #60]	@ (8001598 <main+0xa4>)
 800155a:	f7ff fcad 	bl	8000eb8 <GNSSCom_Init>

	HAL_UART_Transmit(&huart1, (uint8_t *)initDoneMessage, sizeof(initDoneMessage), 10);
 800155e:	4639      	mov	r1, r7
 8001560:	230a      	movs	r3, #10
 8001562:	220f      	movs	r2, #15
 8001564:	480b      	ldr	r0, [pc, #44]	@ (8001594 <main+0xa0>)
 8001566:	f003 f87e 	bl	8004666 <HAL_UART_Transmit>


	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_4);HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_5);
 800156a:	2110      	movs	r1, #16
 800156c:	4806      	ldr	r0, [pc, #24]	@ (8001588 <main+0x94>)
 800156e:	f001 faab 	bl	8002ac8 <HAL_GPIO_TogglePin>
 8001572:	2120      	movs	r1, #32
 8001574:	4804      	ldr	r0, [pc, #16]	@ (8001588 <main+0x94>)
 8001576:	f001 faa7 	bl	8002ac8 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800157a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800157e:	f000 fdfb 	bl	8002178 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001582:	bf00      	nop
 8001584:	e7fd      	b.n	8001582 <main+0x8e>
 8001586:	bf00      	nop
 8001588:	48001000 	.word	0x48001000
 800158c:	08009000 	.word	0x08009000
 8001590:	08009010 	.word	0x08009010
 8001594:	200009ec 	.word	0x200009ec
 8001598:	20000afc 	.word	0x20000afc

0800159c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b096      	sub	sp, #88	@ 0x58
 80015a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	2244      	movs	r2, #68	@ 0x44
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f005 fc07 	bl	8006dbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b0:	463b      	mov	r3, r7
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80015be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015c2:	f001 fbf1 	bl	8002da8 <HAL_PWREx_ControlVoltageScaling>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80015cc:	f000 f835 	bl	800163a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015d0:	2301      	movs	r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015da:	2302      	movs	r3, #2
 80015dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015de:	2303      	movs	r3, #3
 80015e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80015e2:	2302      	movs	r3, #2
 80015e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015e6:	230a      	movs	r3, #10
 80015e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ea:	2302      	movs	r3, #2
 80015ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015ee:	2302      	movs	r3, #2
 80015f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015f2:	2302      	movs	r3, #2
 80015f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4618      	mov	r0, r3
 80015fc:	f001 fc3a 	bl	8002e74 <HAL_RCC_OscConfig>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001606:	f000 f818 	bl	800163a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800160a:	230f      	movs	r3, #15
 800160c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160e:	2303      	movs	r3, #3
 8001610:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800161e:	463b      	mov	r3, r7
 8001620:	2104      	movs	r1, #4
 8001622:	4618      	mov	r0, r3
 8001624:	f002 f840 	bl	80036a8 <HAL_RCC_ClockConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800162e:	f000 f804 	bl	800163a <Error_Handler>
  }
}
 8001632:	bf00      	nop
 8001634:	3758      	adds	r7, #88	@ 0x58
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800163e:	b672      	cpsid	i
}
 8001640:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001642:	bf00      	nop
 8001644:	e7fd      	b.n	8001642 <Error_Handler+0x8>
	...

08001648 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800164c:	4b1b      	ldr	r3, [pc, #108]	@ (80016bc <MX_SPI1_Init+0x74>)
 800164e:	4a1c      	ldr	r2, [pc, #112]	@ (80016c0 <MX_SPI1_Init+0x78>)
 8001650:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001652:	4b1a      	ldr	r3, [pc, #104]	@ (80016bc <MX_SPI1_Init+0x74>)
 8001654:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001658:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800165a:	4b18      	ldr	r3, [pc, #96]	@ (80016bc <MX_SPI1_Init+0x74>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001660:	4b16      	ldr	r3, [pc, #88]	@ (80016bc <MX_SPI1_Init+0x74>)
 8001662:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001666:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001668:	4b14      	ldr	r3, [pc, #80]	@ (80016bc <MX_SPI1_Init+0x74>)
 800166a:	2200      	movs	r2, #0
 800166c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800166e:	4b13      	ldr	r3, [pc, #76]	@ (80016bc <MX_SPI1_Init+0x74>)
 8001670:	2200      	movs	r2, #0
 8001672:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001674:	4b11      	ldr	r3, [pc, #68]	@ (80016bc <MX_SPI1_Init+0x74>)
 8001676:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800167a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800167c:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <MX_SPI1_Init+0x74>)
 800167e:	2200      	movs	r2, #0
 8001680:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001682:	4b0e      	ldr	r3, [pc, #56]	@ (80016bc <MX_SPI1_Init+0x74>)
 8001684:	2200      	movs	r2, #0
 8001686:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001688:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <MX_SPI1_Init+0x74>)
 800168a:	2200      	movs	r2, #0
 800168c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800168e:	4b0b      	ldr	r3, [pc, #44]	@ (80016bc <MX_SPI1_Init+0x74>)
 8001690:	2200      	movs	r2, #0
 8001692:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001694:	4b09      	ldr	r3, [pc, #36]	@ (80016bc <MX_SPI1_Init+0x74>)
 8001696:	2207      	movs	r2, #7
 8001698:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800169a:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <MX_SPI1_Init+0x74>)
 800169c:	2200      	movs	r2, #0
 800169e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <MX_SPI1_Init+0x74>)
 80016a2:	2208      	movs	r2, #8
 80016a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016a6:	4805      	ldr	r0, [pc, #20]	@ (80016bc <MX_SPI1_Init+0x74>)
 80016a8:	f002 feec 	bl	8004484 <HAL_SPI_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80016b2:	f7ff ffc2 	bl	800163a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000920 	.word	0x20000920
 80016c0:	40013000 	.word	0x40013000

080016c4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80016c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016ca:	4a1c      	ldr	r2, [pc, #112]	@ (800173c <MX_SPI2_Init+0x78>)
 80016cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80016ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80016d6:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80016dc:	4b16      	ldr	r3, [pc, #88]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016de:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80016e2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016e4:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ea:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016f2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80016f6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001700:	2200      	movs	r2, #0
 8001702:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001706:	2200      	movs	r2, #0
 8001708:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800170a:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <MX_SPI2_Init+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001710:	4b09      	ldr	r3, [pc, #36]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001712:	2207      	movs	r2, #7
 8001714:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001716:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <MX_SPI2_Init+0x74>)
 800171e:	2208      	movs	r2, #8
 8001720:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001722:	4805      	ldr	r0, [pc, #20]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001724:	f002 feae 	bl	8004484 <HAL_SPI_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800172e:	f7ff ff84 	bl	800163a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000984 	.word	0x20000984
 800173c:	40003800 	.word	0x40003800

08001740 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08c      	sub	sp, #48	@ 0x30
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 031c 	add.w	r3, r7, #28
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a2e      	ldr	r2, [pc, #184]	@ (8001818 <HAL_SPI_MspInit+0xd8>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d129      	bne.n	80017b6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001762:	4b2e      	ldr	r3, [pc, #184]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 8001764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001766:	4a2d      	ldr	r2, [pc, #180]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 8001768:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800176c:	6613      	str	r3, [r2, #96]	@ 0x60
 800176e:	4b2b      	ldr	r3, [pc, #172]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 8001770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001772:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001776:	61bb      	str	r3, [r7, #24]
 8001778:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800177a:	4b28      	ldr	r3, [pc, #160]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	4a27      	ldr	r2, [pc, #156]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 8001780:	f043 0310 	orr.w	r3, r3, #16
 8001784:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001786:	4b25      	ldr	r3, [pc, #148]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	f003 0310 	and.w	r3, r3, #16
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	697b      	ldr	r3, [r7, #20]
    PE12     ------> SPI1_NSS
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = PROC_nCS_Pin|PROC_SCLK_Pin|PROC_MISO_Pin|PROC_MOSI_Pin;
 8001792:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017a4:	2305      	movs	r3, #5
 80017a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017a8:	f107 031c 	add.w	r3, r7, #28
 80017ac:	4619      	mov	r1, r3
 80017ae:	481c      	ldr	r0, [pc, #112]	@ (8001820 <HAL_SPI_MspInit+0xe0>)
 80017b0:	f000 ffe0 	bl	8002774 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80017b4:	e02c      	b.n	8001810 <HAL_SPI_MspInit+0xd0>
  else if(spiHandle->Instance==SPI2)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001824 <HAL_SPI_MspInit+0xe4>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d127      	bne.n	8001810 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017c0:	4b16      	ldr	r3, [pc, #88]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 80017c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c4:	4a15      	ldr	r2, [pc, #84]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 80017c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80017cc:	4b13      	ldr	r3, [pc, #76]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d8:	4b10      	ldr	r3, [pc, #64]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 80017da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017dc:	4a0f      	ldr	r2, [pc, #60]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 80017de:	f043 0308 	orr.w	r3, r3, #8
 80017e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e4:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <HAL_SPI_MspInit+0xdc>)
 80017e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RFM_SPI_nCS_Pin|RFM_SPI_SCK_Pin|RFM_SPI_MISO_Pin|RFM_SPI_MOSI_Pin;
 80017f0:	231b      	movs	r3, #27
 80017f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f4:	2302      	movs	r3, #2
 80017f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fc:	2303      	movs	r3, #3
 80017fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001800:	2305      	movs	r3, #5
 8001802:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001804:	f107 031c 	add.w	r3, r7, #28
 8001808:	4619      	mov	r1, r3
 800180a:	4807      	ldr	r0, [pc, #28]	@ (8001828 <HAL_SPI_MspInit+0xe8>)
 800180c:	f000 ffb2 	bl	8002774 <HAL_GPIO_Init>
}
 8001810:	bf00      	nop
 8001812:	3730      	adds	r7, #48	@ 0x30
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40013000 	.word	0x40013000
 800181c:	40021000 	.word	0x40021000
 8001820:	48001000 	.word	0x48001000
 8001824:	40003800 	.word	0x40003800
 8001828:	48000c00 	.word	0x48000c00

0800182c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001832:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <HAL_MspInit+0x44>)
 8001834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001836:	4a0e      	ldr	r2, [pc, #56]	@ (8001870 <HAL_MspInit+0x44>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6613      	str	r3, [r2, #96]	@ 0x60
 800183e:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <HAL_MspInit+0x44>)
 8001840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <HAL_MspInit+0x44>)
 800184c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184e:	4a08      	ldr	r2, [pc, #32]	@ (8001870 <HAL_MspInit+0x44>)
 8001850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001854:	6593      	str	r3, [r2, #88]	@ 0x58
 8001856:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <HAL_MspInit+0x44>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40021000 	.word	0x40021000

08001874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <NMI_Handler+0x4>

0800187c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <HardFault_Handler+0x4>

08001884 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001888:	bf00      	nop
 800188a:	e7fd      	b.n	8001888 <MemManage_Handler+0x4>

0800188c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001890:	bf00      	nop
 8001892:	e7fd      	b.n	8001890 <BusFault_Handler+0x4>

08001894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <UsageFault_Handler+0x4>

0800189c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ca:	f000 fc35 	bl	8002138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018d8:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <USART1_IRQHandler+0x10>)
 80018da:	f002 ff99 	bl	8004810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200009ec 	.word	0x200009ec

080018e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018ec:	4802      	ldr	r0, [pc, #8]	@ (80018f8 <USART2_IRQHandler+0x10>)
 80018ee:	f002 ff8f 	bl	8004810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000a74 	.word	0x20000a74

080018fc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001900:	4802      	ldr	r0, [pc, #8]	@ (800190c <USART3_IRQHandler+0x10>)
 8001902:	f002 ff85 	bl	8004810 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20000afc 	.word	0x20000afc

08001910 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return 1;
 8001914:	2301      	movs	r3, #1
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <_kill>:

int _kill(int pid, int sig)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800192a:	f005 faad 	bl	8006e88 <__errno>
 800192e:	4603      	mov	r3, r0
 8001930:	2216      	movs	r2, #22
 8001932:	601a      	str	r2, [r3, #0]
  return -1;
 8001934:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001938:	4618      	mov	r0, r3
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <_exit>:

void _exit (int status)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001948:	f04f 31ff 	mov.w	r1, #4294967295
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7ff ffe7 	bl	8001920 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001952:	bf00      	nop
 8001954:	e7fd      	b.n	8001952 <_exit+0x12>

08001956 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b086      	sub	sp, #24
 800195a:	af00      	add	r7, sp, #0
 800195c:	60f8      	str	r0, [r7, #12]
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e00a      	b.n	800197e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001968:	f3af 8000 	nop.w
 800196c:	4601      	mov	r1, r0
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	60ba      	str	r2, [r7, #8]
 8001974:	b2ca      	uxtb	r2, r1
 8001976:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	3301      	adds	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	697a      	ldr	r2, [r7, #20]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	429a      	cmp	r2, r3
 8001984:	dbf0      	blt.n	8001968 <_read+0x12>
  }

  return len;
 8001986:	687b      	ldr	r3, [r7, #4]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	e009      	b.n	80019b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	60ba      	str	r2, [r7, #8]
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	3301      	adds	r3, #1
 80019b4:	617b      	str	r3, [r7, #20]
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	dbf1      	blt.n	80019a2 <_write+0x12>
  }
  return len;
 80019be:	687b      	ldr	r3, [r7, #4]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <_close>:

int _close(int file)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019f0:	605a      	str	r2, [r3, #4]
  return 0;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <_isatty>:

int _isatty(int file)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a08:	2301      	movs	r3, #1
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b085      	sub	sp, #20
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	60f8      	str	r0, [r7, #12]
 8001a1e:	60b9      	str	r1, [r7, #8]
 8001a20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a38:	4a14      	ldr	r2, [pc, #80]	@ (8001a8c <_sbrk+0x5c>)
 8001a3a:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <_sbrk+0x60>)
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a44:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <_sbrk+0x64>)
 8001a4e:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <_sbrk+0x68>)
 8001a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a52:	4b10      	ldr	r3, [pc, #64]	@ (8001a94 <_sbrk+0x64>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d207      	bcs.n	8001a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a60:	f005 fa12 	bl	8006e88 <__errno>
 8001a64:	4603      	mov	r3, r0
 8001a66:	220c      	movs	r2, #12
 8001a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e009      	b.n	8001a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a70:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a76:	4b07      	ldr	r3, [pc, #28]	@ (8001a94 <_sbrk+0x64>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	4a05      	ldr	r2, [pc, #20]	@ (8001a94 <_sbrk+0x64>)
 8001a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a82:	68fb      	ldr	r3, [r7, #12]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	20050000 	.word	0x20050000
 8001a90:	00000400 	.word	0x00000400
 8001a94:	200009e8 	.word	0x200009e8
 8001a98:	200011e0 	.word	0x200011e0

08001a9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <SystemInit+0x20>)
 8001aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001aa6:	4a05      	ldr	r2, [pc, #20]	@ (8001abc <SystemInit+0x20>)
 8001aa8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001aac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ac4:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001ac6:	4a17      	ldr	r2, [pc, #92]	@ (8001b24 <MX_USART1_UART_Init+0x64>)
 8001ac8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001acc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ad0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ad2:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ade:	4b10      	ldr	r3, [pc, #64]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aea:	4b0d      	ldr	r3, [pc, #52]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001af6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001afe:	2208      	movs	r2, #8
 8001b00:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8001b02:	4b07      	ldr	r3, [pc, #28]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001b04:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b08:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b0a:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <MX_USART1_UART_Init+0x60>)
 8001b0c:	f002 fd5d 	bl	80045ca <HAL_UART_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8001b16:	f7ff fd90 	bl	800163a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200009ec 	.word	0x200009ec
 8001b24:	40013800 	.word	0x40013800

08001b28 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b2c:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b2e:	4a15      	ldr	r2, [pc, #84]	@ (8001b84 <MX_USART2_UART_Init+0x5c>)
 8001b30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b32:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3a:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b40:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b4e:	220c      	movs	r2, #12
 8001b50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b52:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b58:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b5e:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b6a:	4805      	ldr	r0, [pc, #20]	@ (8001b80 <MX_USART2_UART_Init+0x58>)
 8001b6c:	f002 fd2d 	bl	80045ca <HAL_UART_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b76:	f7ff fd60 	bl	800163a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000a74 	.word	0x20000a74
 8001b84:	40004400 	.word	0x40004400

08001b88 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b8c:	4b14      	ldr	r3, [pc, #80]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001b8e:	4a15      	ldr	r2, [pc, #84]	@ (8001be4 <MX_USART3_UART_Init+0x5c>)
 8001b90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001b92:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001b94:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001b98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b9a:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bac:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001bae:	220c      	movs	r2, #12
 8001bb0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb8:	4b09      	ldr	r3, [pc, #36]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bbe:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bca:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <MX_USART3_UART_Init+0x58>)
 8001bcc:	f002 fcfd 	bl	80045ca <HAL_UART_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001bd6:	f7ff fd30 	bl	800163a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000afc 	.word	0x20000afc
 8001be4:	40004800 	.word	0x40004800

08001be8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b0b2      	sub	sp, #200	@ 0xc8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c04:	228c      	movs	r2, #140	@ 0x8c
 8001c06:	2100      	movs	r1, #0
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f005 f8d8 	bl	8006dbe <memset>
  if(uartHandle->Instance==USART1)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a80      	ldr	r2, [pc, #512]	@ (8001e14 <HAL_UART_MspInit+0x22c>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d166      	bne.n	8001ce6 <HAL_UART_MspInit+0xfe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c24:	4618      	mov	r0, r3
 8001c26:	f001 ff63 	bl	8003af0 <HAL_RCCEx_PeriphCLKConfig>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c30:	f7ff fd03 	bl	800163a <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c34:	4b78      	ldr	r3, [pc, #480]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c38:	4a77      	ldr	r2, [pc, #476]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c3e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c40:	4b75      	ldr	r3, [pc, #468]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4c:	4b72      	ldr	r3, [pc, #456]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c50:	4a71      	ldr	r2, [pc, #452]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c52:	f043 0301 	orr.w	r3, r3, #1
 8001c56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c58:	4b6f      	ldr	r3, [pc, #444]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	623b      	str	r3, [r7, #32]
 8001c62:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c64:	4b6c      	ldr	r3, [pc, #432]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c68:	4a6b      	ldr	r2, [pc, #428]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c6a:	f043 0302 	orr.w	r3, r3, #2
 8001c6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c70:	4b69      	ldr	r3, [pc, #420]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	61fb      	str	r3, [r7, #28]
 8001c7a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STM_VCP_RX_Pin;
 8001c7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c96:	2307      	movs	r3, #7
 8001c98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(STM_VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca6:	f000 fd65 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STM_VCP_TX_Pin;
 8001caa:	2340      	movs	r3, #64	@ 0x40
 8001cac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(STM_VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001cc8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4853      	ldr	r0, [pc, #332]	@ (8001e1c <HAL_UART_MspInit+0x234>)
 8001cd0:	f000 fd50 	bl	8002774 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2025      	movs	r0, #37	@ 0x25
 8001cda:	f000 fb4c 	bl	8002376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001cde:	2025      	movs	r0, #37	@ 0x25
 8001ce0:	f000 fb65 	bl	80023ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ce4:	e091      	b.n	8001e0a <HAL_UART_MspInit+0x222>
  else if(uartHandle->Instance==USART2)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a4d      	ldr	r2, [pc, #308]	@ (8001e20 <HAL_UART_MspInit+0x238>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d143      	bne.n	8001d78 <HAL_UART_MspInit+0x190>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f001 fef7 	bl	8003af0 <HAL_RCCEx_PeriphCLKConfig>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <HAL_UART_MspInit+0x124>
      Error_Handler();
 8001d08:	f7ff fc97 	bl	800163a <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d0c:	4b42      	ldr	r3, [pc, #264]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d10:	4a41      	ldr	r2, [pc, #260]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001d12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d16:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d18:	4b3f      	ldr	r3, [pc, #252]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d20:	61bb      	str	r3, [r7, #24]
 8001d22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d24:	4b3c      	ldr	r3, [pc, #240]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d28:	4a3b      	ldr	r2, [pc, #236]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001d2a:	f043 0308 	orr.w	r3, r3, #8
 8001d2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d30:	4b39      	ldr	r3, [pc, #228]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d34:	f003 0308 	and.w	r3, r3, #8
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPS_RTCM3_RX_STM_TX_Pin|GPS_RTCM3_TX_STM_RX_Pin;
 8001d3c:	2360      	movs	r3, #96	@ 0x60
 8001d3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d54:	2307      	movs	r3, #7
 8001d56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d5a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4830      	ldr	r0, [pc, #192]	@ (8001e24 <HAL_UART_MspInit+0x23c>)
 8001d62:	f000 fd07 	bl	8002774 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2100      	movs	r1, #0
 8001d6a:	2026      	movs	r0, #38	@ 0x26
 8001d6c:	f000 fb03 	bl	8002376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d70:	2026      	movs	r0, #38	@ 0x26
 8001d72:	f000 fb1c 	bl	80023ae <HAL_NVIC_EnableIRQ>
}
 8001d76:	e048      	b.n	8001e0a <HAL_UART_MspInit+0x222>
  else if(uartHandle->Instance==USART3)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a2a      	ldr	r2, [pc, #168]	@ (8001e28 <HAL_UART_MspInit+0x240>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d143      	bne.n	8001e0a <HAL_UART_MspInit+0x222>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d82:	2304      	movs	r3, #4
 8001d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d86:	2300      	movs	r3, #0
 8001d88:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f001 feae 	bl	8003af0 <HAL_RCCEx_PeriphCLKConfig>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_UART_MspInit+0x1b6>
      Error_Handler();
 8001d9a:	f7ff fc4e 	bl	800163a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da2:	4a1d      	ldr	r2, [pc, #116]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001da4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001da8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001db2:	613b      	str	r3, [r7, #16]
 8001db4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db6:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dba:	4a17      	ldr	r2, [pc, #92]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001dbc:	f043 0308 	orr.w	r3, r3, #8
 8001dc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dc2:	4b15      	ldr	r3, [pc, #84]	@ (8001e18 <HAL_UART_MspInit+0x230>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	60fb      	str	r3, [r7, #12]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPS_TX_STM_Pin|GPSR_RX_STM_Pin;
 8001dce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001dd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de2:	2303      	movs	r3, #3
 8001de4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001de8:	2307      	movs	r3, #7
 8001dea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dee:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001df2:	4619      	mov	r1, r3
 8001df4:	480b      	ldr	r0, [pc, #44]	@ (8001e24 <HAL_UART_MspInit+0x23c>)
 8001df6:	f000 fcbd 	bl	8002774 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	2027      	movs	r0, #39	@ 0x27
 8001e00:	f000 fab9 	bl	8002376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001e04:	2027      	movs	r0, #39	@ 0x27
 8001e06:	f000 fad2 	bl	80023ae <HAL_NVIC_EnableIRQ>
}
 8001e0a:	bf00      	nop
 8001e0c:	37c8      	adds	r7, #200	@ 0xc8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40013800 	.word	0x40013800
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000400 	.word	0x48000400
 8001e20:	40004400 	.word	0x40004400
 8001e24:	48000c00 	.word	0x48000c00
 8001e28:	40004800 	.word	0x40004800

08001e2c <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
	 if (huart3.Instance == huart->Instance)
 8001e34:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <HAL_UART_RxCpltCallback+0x3c>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d10f      	bne.n	8001e60 <HAL_UART_RxCpltCallback+0x34>
	{
		 memcpy(hGNSSCom.DebugBuffer,hGNSSCom.RxBuffer,UART_RX_BUFFER_SIZE);
 8001e40:	4b0a      	ldr	r3, [pc, #40]	@ (8001e6c <HAL_UART_RxCpltCallback+0x40>)
 8001e42:	4a0a      	ldr	r2, [pc, #40]	@ (8001e6c <HAL_UART_RxCpltCallback+0x40>)
 8001e44:	f203 335a 	addw	r3, r3, #858	@ 0x35a
 8001e48:	f102 0108 	add.w	r1, r2, #8
 8001e4c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001e50:	4618      	mov	r0, r3
 8001e52:	f005 f846 	bl	8006ee2 <memcpy>
		 GNSSCom_ReceiveDebug();
 8001e56:	f7ff f87b 	bl	8000f50 <GNSSCom_ReceiveDebug>
		 //GNSSCom_Send_SetVal();
		 GNSSCom_UartActivate(&hGNSSCom);
 8001e5a:	4804      	ldr	r0, [pc, #16]	@ (8001e6c <HAL_UART_RxCpltCallback+0x40>)
 8001e5c:	f7ff f866 	bl	8000f2c <GNSSCom_UartActivate>
	}
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20000afc 	.word	0x20000afc
 8001e6c:	20000290 	.word	0x20000290

08001e70 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart3.Instance) {
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	4b07      	ldr	r3, [pc, #28]	@ (8001e9c <HAL_UART_ErrorCallback+0x2c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d107      	bne.n	8001e94 <HAL_UART_ErrorCallback+0x24>
    	HAL_UART_Receive_IT(hGNSSCom.huart, hGNSSCom.RxBuffer, sizeof(hGNSSCom.RxBuffer)); // Relancer la rception
 8001e84:	4b06      	ldr	r3, [pc, #24]	@ (8001ea0 <HAL_UART_ErrorCallback+0x30>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001e8c:	4905      	ldr	r1, [pc, #20]	@ (8001ea4 <HAL_UART_ErrorCallback+0x34>)
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f002 fc72 	bl	8004778 <HAL_UART_Receive_IT>
    }

}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000afc 	.word	0x20000afc
 8001ea0:	20000290 	.word	0x20000290
 8001ea4:	20000298 	.word	0x20000298

08001ea8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001eac:	4b14      	ldr	r3, [pc, #80]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001eb2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001eb4:	4b12      	ldr	r3, [pc, #72]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eb6:	2206      	movs	r2, #6
 8001eb8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001eba:	4b11      	ldr	r3, [pc, #68]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001ed8:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eda:	2201      	movs	r2, #1
 8001edc:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001ede:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001eea:	4805      	ldr	r0, [pc, #20]	@ (8001f00 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eec:	f000 fe06 	bl	8002afc <HAL_PCD_Init>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001ef6:	f7ff fba0 	bl	800163a <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	20000b84 	.word	0x20000b84

08001f04 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b0ae      	sub	sp, #184	@ 0xb8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f1c:	f107 0318 	add.w	r3, r7, #24
 8001f20:	228c      	movs	r2, #140	@ 0x8c
 8001f22:	2100      	movs	r1, #0
 8001f24:	4618      	mov	r0, r3
 8001f26:	f004 ff4a 	bl	8006dbe <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f32:	d17c      	bne.n	800202e <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001f34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f38:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001f3a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001f3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8001f42:	2303      	movs	r3, #3
 8001f44:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8001f46:	2302      	movs	r3, #2
 8001f48:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8001f4a:	230c      	movs	r3, #12
 8001f4c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8001f52:	2304      	movs	r3, #4
 8001f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001f56:	2302      	movs	r3, #2
 8001f58:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001f5a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001f5e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f60:	f107 0318 	add.w	r3, r7, #24
 8001f64:	4618      	mov	r0, r3
 8001f66:	f001 fdc3 	bl	8003af0 <HAL_RCCEx_PeriphCLKConfig>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001f70:	f7ff fb63 	bl	800163a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f74:	4b30      	ldr	r3, [pc, #192]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8001f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f78:	4a2f      	ldr	r2, [pc, #188]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f80:	4b2d      	ldr	r3, [pc, #180]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8001f82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	617b      	str	r3, [r7, #20]
 8001f8a:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_VBUS_DETECT_Pin;
 8001f8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_DETECT_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001faa:	f000 fbe3 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_D_N_Pin|USB_D_P_Pin;
 8001fae:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fc8:	230a      	movs	r3, #10
 8001fca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd8:	f000 fbcc 	bl	8002774 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001fdc:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8001fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe0:	4a15      	ldr	r2, [pc, #84]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8001fe2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fe6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fe8:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8001fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff4:	4b10      	ldr	r3, [pc, #64]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8001ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d114      	bne.n	800202a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002000:	4b0d      	ldr	r3, [pc, #52]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8002002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002004:	4a0c      	ldr	r2, [pc, #48]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8002006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800200a:	6593      	str	r3, [r2, #88]	@ 0x58
 800200c:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 800200e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8002018:	f000 ff1c 	bl	8002e54 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800201c:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 800201e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002020:	4a05      	ldr	r2, [pc, #20]	@ (8002038 <HAL_PCD_MspInit+0x134>)
 8002022:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002026:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002028:	e001      	b.n	800202e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800202a:	f000 ff13 	bl	8002e54 <HAL_PWREx_EnableVddUSB>
}
 800202e:	bf00      	nop
 8002030:	37b8      	adds	r7, #184	@ 0xb8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40021000 	.word	0x40021000

0800203c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800203c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002074 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002040:	f7ff fd2c 	bl	8001a9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002044:	480c      	ldr	r0, [pc, #48]	@ (8002078 <LoopForever+0x6>)
  ldr r1, =_edata
 8002046:	490d      	ldr	r1, [pc, #52]	@ (800207c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002048:	4a0d      	ldr	r2, [pc, #52]	@ (8002080 <LoopForever+0xe>)
  movs r3, #0
 800204a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800204c:	e002      	b.n	8002054 <LoopCopyDataInit>

0800204e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800204e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002050:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002052:	3304      	adds	r3, #4

08002054 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002054:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002056:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002058:	d3f9      	bcc.n	800204e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800205a:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <LoopForever+0x12>)
  ldr r4, =_ebss
 800205c:	4c0a      	ldr	r4, [pc, #40]	@ (8002088 <LoopForever+0x16>)
  movs r3, #0
 800205e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002060:	e001      	b.n	8002066 <LoopFillZerobss>

08002062 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002062:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002064:	3204      	adds	r2, #4

08002066 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002066:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002068:	d3fb      	bcc.n	8002062 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800206a:	f004 ff13 	bl	8006e94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800206e:	f7ff fa41 	bl	80014f4 <main>

08002072 <LoopForever>:

LoopForever:
    b LoopForever
 8002072:	e7fe      	b.n	8002072 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002074:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800207c:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 8002080:	080093e8 	.word	0x080093e8
  ldr r2, =_sbss
 8002084:	20000274 	.word	0x20000274
  ldr r4, =_ebss
 8002088:	200011e0 	.word	0x200011e0

0800208c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800208c:	e7fe      	b.n	800208c <ADC1_2_IRQHandler>

0800208e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	b082      	sub	sp, #8
 8002092:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002098:	2003      	movs	r0, #3
 800209a:	f000 f961 	bl	8002360 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800209e:	200f      	movs	r0, #15
 80020a0:	f000 f80e 	bl	80020c0 <HAL_InitTick>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d002      	beq.n	80020b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	71fb      	strb	r3, [r7, #7]
 80020ae:	e001      	b.n	80020b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020b0:	f7ff fbbc 	bl	800182c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020b4:	79fb      	ldrb	r3, [r7, #7]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
	...

080020c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80020cc:	4b17      	ldr	r3, [pc, #92]	@ (800212c <HAL_InitTick+0x6c>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d023      	beq.n	800211c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80020d4:	4b16      	ldr	r3, [pc, #88]	@ (8002130 <HAL_InitTick+0x70>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4b14      	ldr	r3, [pc, #80]	@ (800212c <HAL_InitTick+0x6c>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	4619      	mov	r1, r3
 80020de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 f96d 	bl	80023ca <HAL_SYSTICK_Config>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10f      	bne.n	8002116 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b0f      	cmp	r3, #15
 80020fa:	d809      	bhi.n	8002110 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020fc:	2200      	movs	r2, #0
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	f000 f937 	bl	8002376 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002108:	4a0a      	ldr	r2, [pc, #40]	@ (8002134 <HAL_InitTick+0x74>)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	e007      	b.n	8002120 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	e004      	b.n	8002120 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	73fb      	strb	r3, [r7, #15]
 800211a:	e001      	b.n	8002120 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002120:	7bfb      	ldrb	r3, [r7, #15]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	200000a8 	.word	0x200000a8
 8002130:	200000a0 	.word	0x200000a0
 8002134:	200000a4 	.word	0x200000a4

08002138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800213c:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <HAL_IncTick+0x20>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	461a      	mov	r2, r3
 8002142:	4b06      	ldr	r3, [pc, #24]	@ (800215c <HAL_IncTick+0x24>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4413      	add	r3, r2
 8002148:	4a04      	ldr	r2, [pc, #16]	@ (800215c <HAL_IncTick+0x24>)
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	200000a8 	.word	0x200000a8
 800215c:	20001090 	.word	0x20001090

08002160 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return uwTick;
 8002164:	4b03      	ldr	r3, [pc, #12]	@ (8002174 <HAL_GetTick+0x14>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	20001090 	.word	0x20001090

08002178 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002180:	f7ff ffee 	bl	8002160 <HAL_GetTick>
 8002184:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002190:	d005      	beq.n	800219e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002192:	4b0a      	ldr	r3, [pc, #40]	@ (80021bc <HAL_Delay+0x44>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800219e:	bf00      	nop
 80021a0:	f7ff ffde 	bl	8002160 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d8f7      	bhi.n	80021a0 <HAL_Delay+0x28>
  {
  }
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200000a8 	.word	0x200000a8

080021c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021dc:	4013      	ands	r3, r2
 80021de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021f2:	4a04      	ldr	r2, [pc, #16]	@ (8002204 <__NVIC_SetPriorityGrouping+0x44>)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	60d3      	str	r3, [r2, #12]
}
 80021f8:	bf00      	nop
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	e000ed00 	.word	0xe000ed00

08002208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800220c:	4b04      	ldr	r3, [pc, #16]	@ (8002220 <__NVIC_GetPriorityGrouping+0x18>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	f003 0307 	and.w	r3, r3, #7
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	db0b      	blt.n	800224e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	f003 021f 	and.w	r2, r3, #31
 800223c:	4907      	ldr	r1, [pc, #28]	@ (800225c <__NVIC_EnableIRQ+0x38>)
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	095b      	lsrs	r3, r3, #5
 8002244:	2001      	movs	r0, #1
 8002246:	fa00 f202 	lsl.w	r2, r0, r2
 800224a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000e100 	.word	0xe000e100

08002260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	6039      	str	r1, [r7, #0]
 800226a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002270:	2b00      	cmp	r3, #0
 8002272:	db0a      	blt.n	800228a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	490c      	ldr	r1, [pc, #48]	@ (80022ac <__NVIC_SetPriority+0x4c>)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	0112      	lsls	r2, r2, #4
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	440b      	add	r3, r1
 8002284:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002288:	e00a      	b.n	80022a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4908      	ldr	r1, [pc, #32]	@ (80022b0 <__NVIC_SetPriority+0x50>)
 8002290:	79fb      	ldrb	r3, [r7, #7]
 8002292:	f003 030f 	and.w	r3, r3, #15
 8002296:	3b04      	subs	r3, #4
 8002298:	0112      	lsls	r2, r2, #4
 800229a:	b2d2      	uxtb	r2, r2
 800229c:	440b      	add	r3, r1
 800229e:	761a      	strb	r2, [r3, #24]
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000e100 	.word	0xe000e100
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b089      	sub	sp, #36	@ 0x24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	f1c3 0307 	rsb	r3, r3, #7
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	bf28      	it	cs
 80022d2:	2304      	movcs	r3, #4
 80022d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	3304      	adds	r3, #4
 80022da:	2b06      	cmp	r3, #6
 80022dc:	d902      	bls.n	80022e4 <NVIC_EncodePriority+0x30>
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3b03      	subs	r3, #3
 80022e2:	e000      	b.n	80022e6 <NVIC_EncodePriority+0x32>
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e8:	f04f 32ff 	mov.w	r2, #4294967295
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43da      	mvns	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	401a      	ands	r2, r3
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	43d9      	mvns	r1, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	4313      	orrs	r3, r2
         );
}
 800230e:	4618      	mov	r0, r3
 8002310:	3724      	adds	r7, #36	@ 0x24
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
	...

0800231c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3b01      	subs	r3, #1
 8002328:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800232c:	d301      	bcc.n	8002332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800232e:	2301      	movs	r3, #1
 8002330:	e00f      	b.n	8002352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002332:	4a0a      	ldr	r2, [pc, #40]	@ (800235c <SysTick_Config+0x40>)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3b01      	subs	r3, #1
 8002338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800233a:	210f      	movs	r1, #15
 800233c:	f04f 30ff 	mov.w	r0, #4294967295
 8002340:	f7ff ff8e 	bl	8002260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002344:	4b05      	ldr	r3, [pc, #20]	@ (800235c <SysTick_Config+0x40>)
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800234a:	4b04      	ldr	r3, [pc, #16]	@ (800235c <SysTick_Config+0x40>)
 800234c:	2207      	movs	r2, #7
 800234e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	e000e010 	.word	0xe000e010

08002360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f7ff ff29 	bl	80021c0 <__NVIC_SetPriorityGrouping>
}
 800236e:	bf00      	nop
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b086      	sub	sp, #24
 800237a:	af00      	add	r7, sp, #0
 800237c:	4603      	mov	r3, r0
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607a      	str	r2, [r7, #4]
 8002382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002388:	f7ff ff3e 	bl	8002208 <__NVIC_GetPriorityGrouping>
 800238c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	68b9      	ldr	r1, [r7, #8]
 8002392:	6978      	ldr	r0, [r7, #20]
 8002394:	f7ff ff8e 	bl	80022b4 <NVIC_EncodePriority>
 8002398:	4602      	mov	r2, r0
 800239a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800239e:	4611      	mov	r1, r2
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff ff5d 	bl	8002260 <__NVIC_SetPriority>
}
 80023a6:	bf00      	nop
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	4603      	mov	r3, r0
 80023b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff31 	bl	8002224 <__NVIC_EnableIRQ>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7ff ffa2 	bl	800231c <SysTick_Config>
 80023d8:	4603      	mov	r3, r0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e014      	b.n	800241e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	791b      	ldrb	r3, [r3, #4]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7fe ff5b 	bl	80012c0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2202      	movs	r2, #2
 800240e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b088      	sub	sp, #32
 800242a:	af00      	add	r7, sp, #0
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	60b9      	str	r1, [r7, #8]
 8002430:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002432:	2300      	movs	r3, #0
 8002434:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	795b      	ldrb	r3, [r3, #5]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d101      	bne.n	8002442 <HAL_DAC_ConfigChannel+0x1c>
 800243e:	2302      	movs	r3, #2
 8002440:	e114      	b.n	800266c <HAL_DAC_ConfigChannel+0x246>
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2201      	movs	r2, #1
 8002446:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2202      	movs	r2, #2
 800244c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2b04      	cmp	r3, #4
 8002454:	f040 8081 	bne.w	800255a <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002458:	f7ff fe82 	bl	8002160 <HAL_GetTick>
 800245c:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d140      	bne.n	80024e6 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002464:	e018      	b.n	8002498 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002466:	f7ff fe7b 	bl	8002160 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b01      	cmp	r3, #1
 8002472:	d911      	bls.n	8002498 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800247a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	f043 0208 	orr.w	r2, r3, #8
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2203      	movs	r2, #3
 8002492:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e0e9      	b.n	800266c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800249e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1df      	bne.n	8002466 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80024a6:	2001      	movs	r0, #1
 80024a8:	f7ff fe66 	bl	8002178 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	6992      	ldr	r2, [r2, #24]
 80024b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80024b6:	e023      	b.n	8002500 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80024b8:	f7ff fe52 	bl	8002160 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d90f      	bls.n	80024e6 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	da0a      	bge.n	80024e6 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	f043 0208 	orr.w	r2, r3, #8
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2203      	movs	r2, #3
 80024e0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e0c2      	b.n	800266c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	dbe3      	blt.n	80024b8 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80024f0:	2001      	movs	r0, #1
 80024f2:	f7ff fe41 	bl	8002178 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	6992      	ldr	r2, [r2, #24]
 80024fe:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f003 0310 	and.w	r3, r3, #16
 800250c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002510:	fa01 f303 	lsl.w	r3, r1, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	ea02 0103 	and.w	r1, r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	69da      	ldr	r2, [r3, #28]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	409a      	lsls	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	21ff      	movs	r1, #255	@ 0xff
 800253c:	fa01 f303 	lsl.w	r3, r1, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	ea02 0103 	and.w	r1, r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	6a1a      	ldr	r2, [r3, #32]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f003 0310 	and.w	r3, r3, #16
 8002550:	409a      	lsls	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d11d      	bne.n	800259e <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002568:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f003 0310 	and.w	r3, r3, #16
 8002570:	221f      	movs	r2, #31
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	4013      	ands	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f003 0310 	and.w	r3, r3, #16
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4313      	orrs	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025a4:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f003 0310 	and.w	r3, r3, #16
 80025ac:	2207      	movs	r2, #7
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	431a      	orrs	r2, r3
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f003 0310 	and.w	r3, r3, #16
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4313      	orrs	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6819      	ldr	r1, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f003 0310 	and.w	r3, r3, #16
 80025f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43da      	mvns	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	400a      	ands	r2, r1
 8002602:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f003 0310 	and.w	r3, r3, #16
 8002612:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43db      	mvns	r3, r3
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	4013      	ands	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f003 0310 	and.w	r3, r3, #16
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	6819      	ldr	r1, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f003 0310 	and.w	r3, r3, #16
 800264e:	22c0      	movs	r2, #192	@ 0xc0
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43da      	mvns	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	400a      	ands	r2, r1
 800265c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2201      	movs	r2, #1
 8002662:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3720      	adds	r7, #32
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800267c:	2300      	movs	r3, #0
 800267e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d008      	beq.n	800269e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2204      	movs	r2, #4
 8002690:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e022      	b.n	80026e4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 020e 	bic.w	r2, r2, #14
 80026ac:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0201 	bic.w	r2, r2, #1
 80026bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c2:	f003 021c 	and.w	r2, r3, #28
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	2101      	movs	r1, #1
 80026cc:	fa01 f202 	lsl.w	r2, r1, r2
 80026d0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026f8:	2300      	movs	r3, #0
 80026fa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d005      	beq.n	8002714 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2204      	movs	r2, #4
 800270c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	73fb      	strb	r3, [r7, #15]
 8002712:	e029      	b.n	8002768 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 020e 	bic.w	r2, r2, #14
 8002722:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002738:	f003 021c 	and.w	r2, r3, #28
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002740:	2101      	movs	r1, #1
 8002742:	fa01 f202 	lsl.w	r2, r1, r2
 8002746:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	4798      	blx	r3
    }
  }
  return status;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002774:	b480      	push	{r7}
 8002776:	b087      	sub	sp, #28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800277e:	2300      	movs	r3, #0
 8002780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002782:	e166      	b.n	8002a52 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	2101      	movs	r1, #1
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	fa01 f303 	lsl.w	r3, r1, r3
 8002790:	4013      	ands	r3, r2
 8002792:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 8158 	beq.w	8002a4c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d005      	beq.n	80027b4 <HAL_GPIO_Init+0x40>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f003 0303 	and.w	r3, r3, #3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d130      	bne.n	8002816 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	2203      	movs	r2, #3
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	4013      	ands	r3, r2
 80027ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	68da      	ldr	r2, [r3, #12]
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	693a      	ldr	r2, [r7, #16]
 80027da:	4313      	orrs	r3, r2
 80027dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027ea:	2201      	movs	r2, #1
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	43db      	mvns	r3, r3
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	4013      	ands	r3, r2
 80027f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	091b      	lsrs	r3, r3, #4
 8002800:	f003 0201 	and.w	r2, r3, #1
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b03      	cmp	r3, #3
 8002820:	d017      	beq.n	8002852 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	2203      	movs	r2, #3
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	43db      	mvns	r3, r3
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	4013      	ands	r3, r2
 8002838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	4313      	orrs	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d123      	bne.n	80028a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	08da      	lsrs	r2, r3, #3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3208      	adds	r2, #8
 8002866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800286a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	220f      	movs	r2, #15
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	691a      	ldr	r2, [r3, #16]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	f003 0307 	and.w	r3, r3, #7
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	08da      	lsrs	r2, r3, #3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	3208      	adds	r2, #8
 80028a0:	6939      	ldr	r1, [r7, #16]
 80028a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	2203      	movs	r2, #3
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4013      	ands	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f003 0203 	and.w	r2, r3, #3
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 80b2 	beq.w	8002a4c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e8:	4b61      	ldr	r3, [pc, #388]	@ (8002a70 <HAL_GPIO_Init+0x2fc>)
 80028ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ec:	4a60      	ldr	r2, [pc, #384]	@ (8002a70 <HAL_GPIO_Init+0x2fc>)
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80028f4:	4b5e      	ldr	r3, [pc, #376]	@ (8002a70 <HAL_GPIO_Init+0x2fc>)
 80028f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002900:	4a5c      	ldr	r2, [pc, #368]	@ (8002a74 <HAL_GPIO_Init+0x300>)
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	089b      	lsrs	r3, r3, #2
 8002906:	3302      	adds	r3, #2
 8002908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800290c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	220f      	movs	r2, #15
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43db      	mvns	r3, r3
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800292a:	d02b      	beq.n	8002984 <HAL_GPIO_Init+0x210>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a52      	ldr	r2, [pc, #328]	@ (8002a78 <HAL_GPIO_Init+0x304>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d025      	beq.n	8002980 <HAL_GPIO_Init+0x20c>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a51      	ldr	r2, [pc, #324]	@ (8002a7c <HAL_GPIO_Init+0x308>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d01f      	beq.n	800297c <HAL_GPIO_Init+0x208>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a50      	ldr	r2, [pc, #320]	@ (8002a80 <HAL_GPIO_Init+0x30c>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d019      	beq.n	8002978 <HAL_GPIO_Init+0x204>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a4f      	ldr	r2, [pc, #316]	@ (8002a84 <HAL_GPIO_Init+0x310>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d013      	beq.n	8002974 <HAL_GPIO_Init+0x200>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a4e      	ldr	r2, [pc, #312]	@ (8002a88 <HAL_GPIO_Init+0x314>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d00d      	beq.n	8002970 <HAL_GPIO_Init+0x1fc>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a4d      	ldr	r2, [pc, #308]	@ (8002a8c <HAL_GPIO_Init+0x318>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d007      	beq.n	800296c <HAL_GPIO_Init+0x1f8>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a4c      	ldr	r2, [pc, #304]	@ (8002a90 <HAL_GPIO_Init+0x31c>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d101      	bne.n	8002968 <HAL_GPIO_Init+0x1f4>
 8002964:	2307      	movs	r3, #7
 8002966:	e00e      	b.n	8002986 <HAL_GPIO_Init+0x212>
 8002968:	2308      	movs	r3, #8
 800296a:	e00c      	b.n	8002986 <HAL_GPIO_Init+0x212>
 800296c:	2306      	movs	r3, #6
 800296e:	e00a      	b.n	8002986 <HAL_GPIO_Init+0x212>
 8002970:	2305      	movs	r3, #5
 8002972:	e008      	b.n	8002986 <HAL_GPIO_Init+0x212>
 8002974:	2304      	movs	r3, #4
 8002976:	e006      	b.n	8002986 <HAL_GPIO_Init+0x212>
 8002978:	2303      	movs	r3, #3
 800297a:	e004      	b.n	8002986 <HAL_GPIO_Init+0x212>
 800297c:	2302      	movs	r3, #2
 800297e:	e002      	b.n	8002986 <HAL_GPIO_Init+0x212>
 8002980:	2301      	movs	r3, #1
 8002982:	e000      	b.n	8002986 <HAL_GPIO_Init+0x212>
 8002984:	2300      	movs	r3, #0
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	f002 0203 	and.w	r2, r2, #3
 800298c:	0092      	lsls	r2, r2, #2
 800298e:	4093      	lsls	r3, r2
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4313      	orrs	r3, r2
 8002994:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002996:	4937      	ldr	r1, [pc, #220]	@ (8002a74 <HAL_GPIO_Init+0x300>)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	089b      	lsrs	r3, r3, #2
 800299c:	3302      	adds	r3, #2
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029c8:	4a32      	ldr	r2, [pc, #200]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029ce:	4b31      	ldr	r3, [pc, #196]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4013      	ands	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029f2:	4a28      	ldr	r2, [pc, #160]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029f8:	4b26      	ldr	r3, [pc, #152]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4013      	ands	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a22:	4b1c      	ldr	r3, [pc, #112]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a46:	4a13      	ldr	r2, [pc, #76]	@ (8002a94 <HAL_GPIO_Init+0x320>)
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f47f ae91 	bne.w	8002784 <HAL_GPIO_Init+0x10>
  }
}
 8002a62:	bf00      	nop
 8002a64:	bf00      	nop
 8002a66:	371c      	adds	r7, #28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40010000 	.word	0x40010000
 8002a78:	48000400 	.word	0x48000400
 8002a7c:	48000800 	.word	0x48000800
 8002a80:	48000c00 	.word	0x48000c00
 8002a84:	48001000 	.word	0x48001000
 8002a88:	48001400 	.word	0x48001400
 8002a8c:	48001800 	.word	0x48001800
 8002a90:	48001c00 	.word	0x48001c00
 8002a94:	40010400 	.word	0x40010400

08002a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	807b      	strh	r3, [r7, #2]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aa8:	787b      	ldrb	r3, [r7, #1]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d003      	beq.n	8002ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002aae:	887a      	ldrh	r2, [r7, #2]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ab4:	e002      	b.n	8002abc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ab6:	887a      	ldrh	r2, [r7, #2]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ada:	887a      	ldrh	r2, [r7, #2]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	041a      	lsls	r2, r3, #16
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	43d9      	mvns	r1, r3
 8002ae6:	887b      	ldrh	r3, [r7, #2]
 8002ae8:	400b      	ands	r3, r1
 8002aea:	431a      	orrs	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	619a      	str	r2, [r3, #24]
}
 8002af0:	bf00      	nop
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002afe:	b08f      	sub	sp, #60	@ 0x3c
 8002b00:	af0a      	add	r7, sp, #40	@ 0x28
 8002b02:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e116      	b.n	8002d3c <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d106      	bne.n	8002b2e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7ff f9eb 	bl	8001f04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2203      	movs	r2, #3
 8002b32:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d102      	bne.n	8002b48 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f003 f925 	bl	8005d9c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	603b      	str	r3, [r7, #0]
 8002b58:	687e      	ldr	r6, [r7, #4]
 8002b5a:	466d      	mov	r5, sp
 8002b5c:	f106 0410 	add.w	r4, r6, #16
 8002b60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b68:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b6c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b70:	1d33      	adds	r3, r6, #4
 8002b72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b74:	6838      	ldr	r0, [r7, #0]
 8002b76:	f003 f8e5 	bl	8005d44 <USB_CoreInit>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2202      	movs	r2, #2
 8002b84:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e0d7      	b.n	8002d3c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2100      	movs	r1, #0
 8002b92:	4618      	mov	r0, r3
 8002b94:	f003 f913 	bl	8005dbe <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b98:	2300      	movs	r3, #0
 8002b9a:	73fb      	strb	r3, [r7, #15]
 8002b9c:	e04a      	b.n	8002c34 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b9e:	7bfa      	ldrb	r2, [r7, #15]
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	4413      	add	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	440b      	add	r3, r1
 8002bac:	333d      	adds	r3, #61	@ 0x3d
 8002bae:	2201      	movs	r2, #1
 8002bb0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002bb2:	7bfa      	ldrb	r2, [r7, #15]
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	4413      	add	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	333c      	adds	r3, #60	@ 0x3c
 8002bc2:	7bfa      	ldrb	r2, [r7, #15]
 8002bc4:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002bc6:	7bfa      	ldrb	r2, [r7, #15]
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
 8002bca:	b298      	uxth	r0, r3
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	3356      	adds	r3, #86	@ 0x56
 8002bda:	4602      	mov	r2, r0
 8002bdc:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002bde:	7bfa      	ldrb	r2, [r7, #15]
 8002be0:	6879      	ldr	r1, [r7, #4]
 8002be2:	4613      	mov	r3, r2
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	4413      	add	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	440b      	add	r3, r1
 8002bec:	3340      	adds	r3, #64	@ 0x40
 8002bee:	2200      	movs	r2, #0
 8002bf0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002bf2:	7bfa      	ldrb	r2, [r7, #15]
 8002bf4:	6879      	ldr	r1, [r7, #4]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	440b      	add	r3, r1
 8002c00:	3344      	adds	r3, #68	@ 0x44
 8002c02:	2200      	movs	r2, #0
 8002c04:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002c06:	7bfa      	ldrb	r2, [r7, #15]
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	4413      	add	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	3348      	adds	r3, #72	@ 0x48
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c1a:	7bfa      	ldrb	r2, [r7, #15]
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	4413      	add	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	440b      	add	r3, r1
 8002c28:	334c      	adds	r3, #76	@ 0x4c
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	3301      	adds	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
 8002c34:	7bfa      	ldrb	r2, [r7, #15]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d3af      	bcc.n	8002b9e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	73fb      	strb	r3, [r7, #15]
 8002c42:	e044      	b.n	8002cce <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c44:	7bfa      	ldrb	r2, [r7, #15]
 8002c46:	6879      	ldr	r1, [r7, #4]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	00db      	lsls	r3, r3, #3
 8002c4c:	4413      	add	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	440b      	add	r3, r1
 8002c52:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8002c56:	2200      	movs	r2, #0
 8002c58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002c5a:	7bfa      	ldrb	r2, [r7, #15]
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	4413      	add	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	440b      	add	r3, r1
 8002c68:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8002c6c:	7bfa      	ldrb	r2, [r7, #15]
 8002c6e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c70:	7bfa      	ldrb	r2, [r7, #15]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	4413      	add	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8002c82:	2200      	movs	r2, #0
 8002c84:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c86:	7bfa      	ldrb	r2, [r7, #15]
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	4413      	add	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	440b      	add	r3, r1
 8002c94:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c9c:	7bfa      	ldrb	r2, [r7, #15]
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	00db      	lsls	r3, r3, #3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	440b      	add	r3, r1
 8002caa:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002cb2:	7bfa      	ldrb	r2, [r7, #15]
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	4413      	add	r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	440b      	add	r3, r1
 8002cc0:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	73fb      	strb	r3, [r7, #15]
 8002cce:	7bfa      	ldrb	r2, [r7, #15]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d3b5      	bcc.n	8002c44 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	603b      	str	r3, [r7, #0]
 8002cde:	687e      	ldr	r6, [r7, #4]
 8002ce0:	466d      	mov	r5, sp
 8002ce2:	f106 0410 	add.w	r4, r6, #16
 8002ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cee:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002cf2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cf6:	1d33      	adds	r3, r6, #4
 8002cf8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cfa:	6838      	ldr	r0, [r7, #0]
 8002cfc:	f003 f8ac 	bl	8005e58 <USB_DevInit>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d005      	beq.n	8002d12 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2202      	movs	r2, #2
 8002d0a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e014      	b.n	8002d3c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d102      	bne.n	8002d30 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f80a 	bl	8002d44 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f003 fa4e 	bl	80061d6 <USB_DevDisconnect>

  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3714      	adds	r7, #20
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d44 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d76:	f043 0303 	orr.w	r3, r3, #3
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002d90:	4b04      	ldr	r3, [pc, #16]	@ (8002da4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40007000 	.word	0x40007000

08002da8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002db6:	d130      	bne.n	8002e1a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002db8:	4b23      	ldr	r3, [pc, #140]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dc4:	d038      	beq.n	8002e38 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dc6:	4b20      	ldr	r3, [pc, #128]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002dce:	4a1e      	ldr	r2, [pc, #120]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dd4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002dd6:	4b1d      	ldr	r3, [pc, #116]	@ (8002e4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2232      	movs	r2, #50	@ 0x32
 8002ddc:	fb02 f303 	mul.w	r3, r2, r3
 8002de0:	4a1b      	ldr	r2, [pc, #108]	@ (8002e50 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002de2:	fba2 2303 	umull	r2, r3, r2, r3
 8002de6:	0c9b      	lsrs	r3, r3, #18
 8002de8:	3301      	adds	r3, #1
 8002dea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dec:	e002      	b.n	8002df4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	3b01      	subs	r3, #1
 8002df2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002df4:	4b14      	ldr	r3, [pc, #80]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e00:	d102      	bne.n	8002e08 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1f2      	bne.n	8002dee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e08:	4b0f      	ldr	r3, [pc, #60]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e14:	d110      	bne.n	8002e38 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e00f      	b.n	8002e3a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e26:	d007      	beq.n	8002e38 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e28:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e30:	4a05      	ldr	r2, [pc, #20]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e36:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40007000 	.word	0x40007000
 8002e4c:	200000a0 	.word	0x200000a0
 8002e50:	431bde83 	.word	0x431bde83

08002e54 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002e58:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a04      	ldr	r2, [pc, #16]	@ (8002e70 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002e5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e62:	6053      	str	r3, [r2, #4]
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40007000 	.word	0x40007000

08002e74 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b088      	sub	sp, #32
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d102      	bne.n	8002e88 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	f000 bc08 	b.w	8003698 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e88:	4b96      	ldr	r3, [pc, #600]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 030c 	and.w	r3, r3, #12
 8002e90:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e92:	4b94      	ldr	r3, [pc, #592]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0310 	and.w	r3, r3, #16
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 80e4 	beq.w	8003072 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d007      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x4c>
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	2b0c      	cmp	r3, #12
 8002eb4:	f040 808b 	bne.w	8002fce <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	f040 8087 	bne.w	8002fce <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ec0:	4b88      	ldr	r3, [pc, #544]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x64>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d101      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e3df      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a1a      	ldr	r2, [r3, #32]
 8002edc:	4b81      	ldr	r3, [pc, #516]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d004      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x7e>
 8002ee8:	4b7e      	ldr	r3, [pc, #504]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ef0:	e005      	b.n	8002efe <HAL_RCC_OscConfig+0x8a>
 8002ef2:	4b7c      	ldr	r3, [pc, #496]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d223      	bcs.n	8002f4a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f000 fd92 	bl	8003a30 <RCC_SetFlashLatencyFromMSIRange>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e3c0      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f16:	4b73      	ldr	r3, [pc, #460]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a72      	ldr	r2, [pc, #456]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f1c:	f043 0308 	orr.w	r3, r3, #8
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4b70      	ldr	r3, [pc, #448]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	496d      	ldr	r1, [pc, #436]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f34:	4b6b      	ldr	r3, [pc, #428]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	021b      	lsls	r3, r3, #8
 8002f42:	4968      	ldr	r1, [pc, #416]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	604b      	str	r3, [r1, #4]
 8002f48:	e025      	b.n	8002f96 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f4a:	4b66      	ldr	r3, [pc, #408]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a65      	ldr	r2, [pc, #404]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f50:	f043 0308 	orr.w	r3, r3, #8
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	4b63      	ldr	r3, [pc, #396]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	4960      	ldr	r1, [pc, #384]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f68:	4b5e      	ldr	r3, [pc, #376]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	021b      	lsls	r3, r3, #8
 8002f76:	495b      	ldr	r1, [pc, #364]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d109      	bne.n	8002f96 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 fd52 	bl	8003a30 <RCC_SetFlashLatencyFromMSIRange>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e380      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f96:	f000 fc87 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	4b51      	ldr	r3, [pc, #324]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	091b      	lsrs	r3, r3, #4
 8002fa2:	f003 030f 	and.w	r3, r3, #15
 8002fa6:	4950      	ldr	r1, [pc, #320]	@ (80030e8 <HAL_RCC_OscConfig+0x274>)
 8002fa8:	5ccb      	ldrb	r3, [r1, r3]
 8002faa:	f003 031f 	and.w	r3, r3, #31
 8002fae:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb2:	4a4e      	ldr	r2, [pc, #312]	@ (80030ec <HAL_RCC_OscConfig+0x278>)
 8002fb4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002fb6:	4b4e      	ldr	r3, [pc, #312]	@ (80030f0 <HAL_RCC_OscConfig+0x27c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff f880 	bl	80020c0 <HAL_InitTick>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d052      	beq.n	8003070 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	e364      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d032      	beq.n	800303c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002fd6:	4b43      	ldr	r3, [pc, #268]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a42      	ldr	r2, [pc, #264]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fe2:	f7ff f8bd 	bl	8002160 <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fea:	f7ff f8b9 	bl	8002160 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e34d      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ffc:	4b39      	ldr	r3, [pc, #228]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0f0      	beq.n	8002fea <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003008:	4b36      	ldr	r3, [pc, #216]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a35      	ldr	r2, [pc, #212]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 800300e:	f043 0308 	orr.w	r3, r3, #8
 8003012:	6013      	str	r3, [r2, #0]
 8003014:	4b33      	ldr	r3, [pc, #204]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	4930      	ldr	r1, [pc, #192]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003026:	4b2f      	ldr	r3, [pc, #188]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	021b      	lsls	r3, r3, #8
 8003034:	492b      	ldr	r1, [pc, #172]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8003036:	4313      	orrs	r3, r2
 8003038:	604b      	str	r3, [r1, #4]
 800303a:	e01a      	b.n	8003072 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800303c:	4b29      	ldr	r3, [pc, #164]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a28      	ldr	r2, [pc, #160]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8003042:	f023 0301 	bic.w	r3, r3, #1
 8003046:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003048:	f7ff f88a 	bl	8002160 <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003050:	f7ff f886 	bl	8002160 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e31a      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003062:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0x1dc>
 800306e:	e000      	b.n	8003072 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003070:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d073      	beq.n	8003166 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	2b08      	cmp	r3, #8
 8003082:	d005      	beq.n	8003090 <HAL_RCC_OscConfig+0x21c>
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	2b0c      	cmp	r3, #12
 8003088:	d10e      	bne.n	80030a8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2b03      	cmp	r3, #3
 800308e:	d10b      	bne.n	80030a8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003090:	4b14      	ldr	r3, [pc, #80]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d063      	beq.n	8003164 <HAL_RCC_OscConfig+0x2f0>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d15f      	bne.n	8003164 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e2f7      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030b0:	d106      	bne.n	80030c0 <HAL_RCC_OscConfig+0x24c>
 80030b2:	4b0c      	ldr	r3, [pc, #48]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a0b      	ldr	r2, [pc, #44]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 80030b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030bc:	6013      	str	r3, [r2, #0]
 80030be:	e025      	b.n	800310c <HAL_RCC_OscConfig+0x298>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030c8:	d114      	bne.n	80030f4 <HAL_RCC_OscConfig+0x280>
 80030ca:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a05      	ldr	r2, [pc, #20]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 80030d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	4b03      	ldr	r3, [pc, #12]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a02      	ldr	r2, [pc, #8]	@ (80030e4 <HAL_RCC_OscConfig+0x270>)
 80030dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	e013      	b.n	800310c <HAL_RCC_OscConfig+0x298>
 80030e4:	40021000 	.word	0x40021000
 80030e8:	08009020 	.word	0x08009020
 80030ec:	200000a0 	.word	0x200000a0
 80030f0:	200000a4 	.word	0x200000a4
 80030f4:	4ba0      	ldr	r3, [pc, #640]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a9f      	ldr	r2, [pc, #636]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80030fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	4b9d      	ldr	r3, [pc, #628]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a9c      	ldr	r2, [pc, #624]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003106:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800310a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d013      	beq.n	800313c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003114:	f7ff f824 	bl	8002160 <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800311a:	e008      	b.n	800312e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800311c:	f7ff f820 	bl	8002160 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b64      	cmp	r3, #100	@ 0x64
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e2b4      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800312e:	4b92      	ldr	r3, [pc, #584]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d0f0      	beq.n	800311c <HAL_RCC_OscConfig+0x2a8>
 800313a:	e014      	b.n	8003166 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313c:	f7ff f810 	bl	8002160 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003144:	f7ff f80c 	bl	8002160 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b64      	cmp	r3, #100	@ 0x64
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e2a0      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003156:	4b88      	ldr	r3, [pc, #544]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1f0      	bne.n	8003144 <HAL_RCC_OscConfig+0x2d0>
 8003162:	e000      	b.n	8003166 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003164:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d060      	beq.n	8003234 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	2b04      	cmp	r3, #4
 8003176:	d005      	beq.n	8003184 <HAL_RCC_OscConfig+0x310>
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	2b0c      	cmp	r3, #12
 800317c:	d119      	bne.n	80031b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	2b02      	cmp	r3, #2
 8003182:	d116      	bne.n	80031b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003184:	4b7c      	ldr	r3, [pc, #496]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318c:	2b00      	cmp	r3, #0
 800318e:	d005      	beq.n	800319c <HAL_RCC_OscConfig+0x328>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e27d      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800319c:	4b76      	ldr	r3, [pc, #472]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	061b      	lsls	r3, r3, #24
 80031aa:	4973      	ldr	r1, [pc, #460]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031b0:	e040      	b.n	8003234 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d023      	beq.n	8003202 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a6e      	ldr	r2, [pc, #440]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80031c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c6:	f7fe ffcb 	bl	8002160 <HAL_GetTick>
 80031ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031cc:	e008      	b.n	80031e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ce:	f7fe ffc7 	bl	8002160 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e25b      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031e0:	4b65      	ldr	r3, [pc, #404]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0f0      	beq.n	80031ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ec:	4b62      	ldr	r3, [pc, #392]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	061b      	lsls	r3, r3, #24
 80031fa:	495f      	ldr	r1, [pc, #380]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	604b      	str	r3, [r1, #4]
 8003200:	e018      	b.n	8003234 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003202:	4b5d      	ldr	r3, [pc, #372]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a5c      	ldr	r2, [pc, #368]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800320c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320e:	f7fe ffa7 	bl	8002160 <HAL_GetTick>
 8003212:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003214:	e008      	b.n	8003228 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003216:	f7fe ffa3 	bl	8002160 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d901      	bls.n	8003228 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e237      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003228:	4b53      	ldr	r3, [pc, #332]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1f0      	bne.n	8003216 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b00      	cmp	r3, #0
 800323e:	d03c      	beq.n	80032ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d01c      	beq.n	8003282 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003248:	4b4b      	ldr	r3, [pc, #300]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 800324a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800324e:	4a4a      	ldr	r2, [pc, #296]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003250:	f043 0301 	orr.w	r3, r3, #1
 8003254:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003258:	f7fe ff82 	bl	8002160 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003260:	f7fe ff7e 	bl	8002160 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e212      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003272:	4b41      	ldr	r3, [pc, #260]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003274:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0ef      	beq.n	8003260 <HAL_RCC_OscConfig+0x3ec>
 8003280:	e01b      	b.n	80032ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003282:	4b3d      	ldr	r3, [pc, #244]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003288:	4a3b      	ldr	r2, [pc, #236]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 800328a:	f023 0301 	bic.w	r3, r3, #1
 800328e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003292:	f7fe ff65 	bl	8002160 <HAL_GetTick>
 8003296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003298:	e008      	b.n	80032ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329a:	f7fe ff61 	bl	8002160 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d901      	bls.n	80032ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e1f5      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032ac:	4b32      	ldr	r3, [pc, #200]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80032ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1ef      	bne.n	800329a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 80a6 	beq.w	8003414 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032c8:	2300      	movs	r3, #0
 80032ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80032cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80032ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d10d      	bne.n	80032f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032d8:	4b27      	ldr	r3, [pc, #156]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80032da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032dc:	4a26      	ldr	r2, [pc, #152]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80032de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80032e4:	4b24      	ldr	r3, [pc, #144]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 80032e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032f0:	2301      	movs	r3, #1
 80032f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032f4:	4b21      	ldr	r3, [pc, #132]	@ (800337c <HAL_RCC_OscConfig+0x508>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d118      	bne.n	8003332 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003300:	4b1e      	ldr	r3, [pc, #120]	@ (800337c <HAL_RCC_OscConfig+0x508>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a1d      	ldr	r2, [pc, #116]	@ (800337c <HAL_RCC_OscConfig+0x508>)
 8003306:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800330a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800330c:	f7fe ff28 	bl	8002160 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003314:	f7fe ff24 	bl	8002160 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e1b8      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003326:	4b15      	ldr	r3, [pc, #84]	@ (800337c <HAL_RCC_OscConfig+0x508>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d108      	bne.n	800334c <HAL_RCC_OscConfig+0x4d8>
 800333a:	4b0f      	ldr	r3, [pc, #60]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 800333c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003340:	4a0d      	ldr	r2, [pc, #52]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800334a:	e029      	b.n	80033a0 <HAL_RCC_OscConfig+0x52c>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	2b05      	cmp	r3, #5
 8003352:	d115      	bne.n	8003380 <HAL_RCC_OscConfig+0x50c>
 8003354:	4b08      	ldr	r3, [pc, #32]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800335a:	4a07      	ldr	r2, [pc, #28]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 800335c:	f043 0304 	orr.w	r3, r3, #4
 8003360:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003364:	4b04      	ldr	r3, [pc, #16]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 8003366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800336a:	4a03      	ldr	r2, [pc, #12]	@ (8003378 <HAL_RCC_OscConfig+0x504>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003374:	e014      	b.n	80033a0 <HAL_RCC_OscConfig+0x52c>
 8003376:	bf00      	nop
 8003378:	40021000 	.word	0x40021000
 800337c:	40007000 	.word	0x40007000
 8003380:	4b9d      	ldr	r3, [pc, #628]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003386:	4a9c      	ldr	r2, [pc, #624]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003388:	f023 0301 	bic.w	r3, r3, #1
 800338c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003390:	4b99      	ldr	r3, [pc, #612]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003396:	4a98      	ldr	r2, [pc, #608]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003398:	f023 0304 	bic.w	r3, r3, #4
 800339c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d016      	beq.n	80033d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a8:	f7fe feda 	bl	8002160 <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ae:	e00a      	b.n	80033c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b0:	f7fe fed6 	bl	8002160 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033be:	4293      	cmp	r3, r2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e168      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033c6:	4b8c      	ldr	r3, [pc, #560]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80033c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d0ed      	beq.n	80033b0 <HAL_RCC_OscConfig+0x53c>
 80033d4:	e015      	b.n	8003402 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d6:	f7fe fec3 	bl	8002160 <HAL_GetTick>
 80033da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033dc:	e00a      	b.n	80033f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033de:	f7fe febf 	bl	8002160 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e151      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033f4:	4b80      	ldr	r3, [pc, #512]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80033f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1ed      	bne.n	80033de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003402:	7ffb      	ldrb	r3, [r7, #31]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d105      	bne.n	8003414 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003408:	4b7b      	ldr	r3, [pc, #492]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 800340a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340c:	4a7a      	ldr	r2, [pc, #488]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 800340e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003412:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d03c      	beq.n	800349a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	2b00      	cmp	r3, #0
 8003426:	d01c      	beq.n	8003462 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003428:	4b73      	ldr	r3, [pc, #460]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 800342a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800342e:	4a72      	ldr	r2, [pc, #456]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003438:	f7fe fe92 	bl	8002160 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003440:	f7fe fe8e 	bl	8002160 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e122      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003452:	4b69      	ldr	r3, [pc, #420]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003454:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0ef      	beq.n	8003440 <HAL_RCC_OscConfig+0x5cc>
 8003460:	e01b      	b.n	800349a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003462:	4b65      	ldr	r3, [pc, #404]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003464:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003468:	4a63      	ldr	r2, [pc, #396]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 800346a:	f023 0301 	bic.w	r3, r3, #1
 800346e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003472:	f7fe fe75 	bl	8002160 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800347a:	f7fe fe71 	bl	8002160 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e105      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800348c:	4b5a      	ldr	r3, [pc, #360]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 800348e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1ef      	bne.n	800347a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 80f9 	beq.w	8003696 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	f040 80cf 	bne.w	800364c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034ae:	4b52      	ldr	r3, [pc, #328]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f003 0203 	and.w	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034be:	429a      	cmp	r2, r3
 80034c0:	d12c      	bne.n	800351c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034cc:	3b01      	subs	r3, #1
 80034ce:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d123      	bne.n	800351c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034de:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d11b      	bne.n	800351c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ee:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d113      	bne.n	800351c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034fe:	085b      	lsrs	r3, r3, #1
 8003500:	3b01      	subs	r3, #1
 8003502:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003504:	429a      	cmp	r2, r3
 8003506:	d109      	bne.n	800351c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	085b      	lsrs	r3, r3, #1
 8003514:	3b01      	subs	r3, #1
 8003516:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003518:	429a      	cmp	r2, r3
 800351a:	d071      	beq.n	8003600 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	2b0c      	cmp	r3, #12
 8003520:	d068      	beq.n	80035f4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003522:	4b35      	ldr	r3, [pc, #212]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d105      	bne.n	800353a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800352e:	4b32      	ldr	r3, [pc, #200]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e0ac      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800353e:	4b2e      	ldr	r3, [pc, #184]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a2d      	ldr	r2, [pc, #180]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003544:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003548:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800354a:	f7fe fe09 	bl	8002160 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003552:	f7fe fe05 	bl	8002160 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e099      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003564:	4b24      	ldr	r3, [pc, #144]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1f0      	bne.n	8003552 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003570:	4b21      	ldr	r3, [pc, #132]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	4b21      	ldr	r3, [pc, #132]	@ (80035fc <HAL_RCC_OscConfig+0x788>)
 8003576:	4013      	ands	r3, r2
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003580:	3a01      	subs	r2, #1
 8003582:	0112      	lsls	r2, r2, #4
 8003584:	4311      	orrs	r1, r2
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800358a:	0212      	lsls	r2, r2, #8
 800358c:	4311      	orrs	r1, r2
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003592:	0852      	lsrs	r2, r2, #1
 8003594:	3a01      	subs	r2, #1
 8003596:	0552      	lsls	r2, r2, #21
 8003598:	4311      	orrs	r1, r2
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800359e:	0852      	lsrs	r2, r2, #1
 80035a0:	3a01      	subs	r2, #1
 80035a2:	0652      	lsls	r2, r2, #25
 80035a4:	4311      	orrs	r1, r2
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035aa:	06d2      	lsls	r2, r2, #27
 80035ac:	430a      	orrs	r2, r1
 80035ae:	4912      	ldr	r1, [pc, #72]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035b4:	4b10      	ldr	r3, [pc, #64]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a0f      	ldr	r2, [pc, #60]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80035ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035c0:	4b0d      	ldr	r3, [pc, #52]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	4a0c      	ldr	r2, [pc, #48]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80035c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035cc:	f7fe fdc8 	bl	8002160 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d4:	f7fe fdc4 	bl	8002160 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e058      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035e6:	4b04      	ldr	r3, [pc, #16]	@ (80035f8 <HAL_RCC_OscConfig+0x784>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0f0      	beq.n	80035d4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035f2:	e050      	b.n	8003696 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e04f      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
 80035f8:	40021000 	.word	0x40021000
 80035fc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003600:	4b27      	ldr	r3, [pc, #156]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d144      	bne.n	8003696 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800360c:	4b24      	ldr	r3, [pc, #144]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a23      	ldr	r2, [pc, #140]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 8003612:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003616:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003618:	4b21      	ldr	r3, [pc, #132]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4a20      	ldr	r2, [pc, #128]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 800361e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003622:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003624:	f7fe fd9c 	bl	8002160 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800362c:	f7fe fd98 	bl	8002160 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e02c      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800363e:	4b18      	ldr	r3, [pc, #96]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0f0      	beq.n	800362c <HAL_RCC_OscConfig+0x7b8>
 800364a:	e024      	b.n	8003696 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	2b0c      	cmp	r3, #12
 8003650:	d01f      	beq.n	8003692 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003652:	4b13      	ldr	r3, [pc, #76]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a12      	ldr	r2, [pc, #72]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 8003658:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800365c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365e:	f7fe fd7f 	bl	8002160 <HAL_GetTick>
 8003662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003664:	e008      	b.n	8003678 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003666:	f7fe fd7b 	bl	8002160 <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	2b02      	cmp	r3, #2
 8003672:	d901      	bls.n	8003678 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e00f      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003678:	4b09      	ldr	r3, [pc, #36]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1f0      	bne.n	8003666 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003684:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	4905      	ldr	r1, [pc, #20]	@ (80036a0 <HAL_RCC_OscConfig+0x82c>)
 800368a:	4b06      	ldr	r3, [pc, #24]	@ (80036a4 <HAL_RCC_OscConfig+0x830>)
 800368c:	4013      	ands	r3, r2
 800368e:	60cb      	str	r3, [r1, #12]
 8003690:	e001      	b.n	8003696 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3720      	adds	r7, #32
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000
 80036a4:	feeefffc 	.word	0xfeeefffc

080036a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e0e7      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036bc:	4b75      	ldr	r3, [pc, #468]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d910      	bls.n	80036ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ca:	4b72      	ldr	r3, [pc, #456]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f023 0207 	bic.w	r2, r3, #7
 80036d2:	4970      	ldr	r1, [pc, #448]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b6e      	ldr	r3, [pc, #440]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0cf      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d010      	beq.n	800371a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	4b66      	ldr	r3, [pc, #408]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003704:	429a      	cmp	r2, r3
 8003706:	d908      	bls.n	800371a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003708:	4b63      	ldr	r3, [pc, #396]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	4960      	ldr	r1, [pc, #384]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003716:	4313      	orrs	r3, r2
 8003718:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d04c      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	2b03      	cmp	r3, #3
 800372c:	d107      	bne.n	800373e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800372e:	4b5a      	ldr	r3, [pc, #360]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d121      	bne.n	800377e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e0a6      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b02      	cmp	r3, #2
 8003744:	d107      	bne.n	8003756 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003746:	4b54      	ldr	r3, [pc, #336]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d115      	bne.n	800377e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e09a      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800375e:	4b4e      	ldr	r3, [pc, #312]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e08e      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800376e:	4b4a      	ldr	r3, [pc, #296]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e086      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800377e:	4b46      	ldr	r3, [pc, #280]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f023 0203 	bic.w	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4943      	ldr	r1, [pc, #268]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 800378c:	4313      	orrs	r3, r2
 800378e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003790:	f7fe fce6 	bl	8002160 <HAL_GetTick>
 8003794:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003796:	e00a      	b.n	80037ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003798:	f7fe fce2 	bl	8002160 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e06e      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 020c 	and.w	r2, r3, #12
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	429a      	cmp	r2, r3
 80037be:	d1eb      	bne.n	8003798 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d010      	beq.n	80037ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	4b31      	ldr	r3, [pc, #196]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037d8:	429a      	cmp	r2, r3
 80037da:	d208      	bcs.n	80037ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	492b      	ldr	r1, [pc, #172]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037ee:	4b29      	ldr	r3, [pc, #164]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d210      	bcs.n	800381e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037fc:	4b25      	ldr	r3, [pc, #148]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f023 0207 	bic.w	r2, r3, #7
 8003804:	4923      	ldr	r1, [pc, #140]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	4313      	orrs	r3, r2
 800380a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800380c:	4b21      	ldr	r3, [pc, #132]	@ (8003894 <HAL_RCC_ClockConfig+0x1ec>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0307 	and.w	r3, r3, #7
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d001      	beq.n	800381e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e036      	b.n	800388c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0304 	and.w	r3, r3, #4
 8003826:	2b00      	cmp	r3, #0
 8003828:	d008      	beq.n	800383c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800382a:	4b1b      	ldr	r3, [pc, #108]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	4918      	ldr	r1, [pc, #96]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003838:	4313      	orrs	r3, r2
 800383a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0308 	and.w	r3, r3, #8
 8003844:	2b00      	cmp	r3, #0
 8003846:	d009      	beq.n	800385c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003848:	4b13      	ldr	r3, [pc, #76]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	691b      	ldr	r3, [r3, #16]
 8003854:	00db      	lsls	r3, r3, #3
 8003856:	4910      	ldr	r1, [pc, #64]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003858:	4313      	orrs	r3, r2
 800385a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800385c:	f000 f824 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 8003860:	4602      	mov	r2, r0
 8003862:	4b0d      	ldr	r3, [pc, #52]	@ (8003898 <HAL_RCC_ClockConfig+0x1f0>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	091b      	lsrs	r3, r3, #4
 8003868:	f003 030f 	and.w	r3, r3, #15
 800386c:	490b      	ldr	r1, [pc, #44]	@ (800389c <HAL_RCC_ClockConfig+0x1f4>)
 800386e:	5ccb      	ldrb	r3, [r1, r3]
 8003870:	f003 031f 	and.w	r3, r3, #31
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	4a09      	ldr	r2, [pc, #36]	@ (80038a0 <HAL_RCC_ClockConfig+0x1f8>)
 800387a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800387c:	4b09      	ldr	r3, [pc, #36]	@ (80038a4 <HAL_RCC_ClockConfig+0x1fc>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f7fe fc1d 	bl	80020c0 <HAL_InitTick>
 8003886:	4603      	mov	r3, r0
 8003888:	72fb      	strb	r3, [r7, #11]

  return status;
 800388a:	7afb      	ldrb	r3, [r7, #11]
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40022000 	.word	0x40022000
 8003898:	40021000 	.word	0x40021000
 800389c:	08009020 	.word	0x08009020
 80038a0:	200000a0 	.word	0x200000a0
 80038a4:	200000a4 	.word	0x200000a4

080038a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b089      	sub	sp, #36	@ 0x24
 80038ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	2300      	movs	r3, #0
 80038b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038b6:	4b3e      	ldr	r3, [pc, #248]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038c0:	4b3b      	ldr	r3, [pc, #236]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d005      	beq.n	80038dc <HAL_RCC_GetSysClockFreq+0x34>
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	2b0c      	cmp	r3, #12
 80038d4:	d121      	bne.n	800391a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d11e      	bne.n	800391a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80038dc:	4b34      	ldr	r3, [pc, #208]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0308 	and.w	r3, r3, #8
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d107      	bne.n	80038f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80038e8:	4b31      	ldr	r3, [pc, #196]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038ee:	0a1b      	lsrs	r3, r3, #8
 80038f0:	f003 030f 	and.w	r3, r3, #15
 80038f4:	61fb      	str	r3, [r7, #28]
 80038f6:	e005      	b.n	8003904 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80038f8:	4b2d      	ldr	r3, [pc, #180]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	091b      	lsrs	r3, r3, #4
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003904:	4a2b      	ldr	r2, [pc, #172]	@ (80039b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800390c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d10d      	bne.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003918:	e00a      	b.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2b04      	cmp	r3, #4
 800391e:	d102      	bne.n	8003926 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003920:	4b25      	ldr	r3, [pc, #148]	@ (80039b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003922:	61bb      	str	r3, [r7, #24]
 8003924:	e004      	b.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2b08      	cmp	r3, #8
 800392a:	d101      	bne.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800392c:	4b23      	ldr	r3, [pc, #140]	@ (80039bc <HAL_RCC_GetSysClockFreq+0x114>)
 800392e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	2b0c      	cmp	r3, #12
 8003934:	d134      	bne.n	80039a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003936:	4b1e      	ldr	r3, [pc, #120]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d003      	beq.n	800394e <HAL_RCC_GetSysClockFreq+0xa6>
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b03      	cmp	r3, #3
 800394a:	d003      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0xac>
 800394c:	e005      	b.n	800395a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800394e:	4b1a      	ldr	r3, [pc, #104]	@ (80039b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003950:	617b      	str	r3, [r7, #20]
      break;
 8003952:	e005      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003954:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <HAL_RCC_GetSysClockFreq+0x114>)
 8003956:	617b      	str	r3, [r7, #20]
      break;
 8003958:	e002      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	617b      	str	r3, [r7, #20]
      break;
 800395e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003960:	4b13      	ldr	r3, [pc, #76]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	091b      	lsrs	r3, r3, #4
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	3301      	adds	r3, #1
 800396c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800396e:	4b10      	ldr	r3, [pc, #64]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	0a1b      	lsrs	r3, r3, #8
 8003974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	fb03 f202 	mul.w	r2, r3, r2
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	fbb2 f3f3 	udiv	r3, r2, r3
 8003984:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003986:	4b0a      	ldr	r3, [pc, #40]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	0e5b      	lsrs	r3, r3, #25
 800398c:	f003 0303 	and.w	r3, r3, #3
 8003990:	3301      	adds	r3, #1
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	fbb2 f3f3 	udiv	r3, r2, r3
 800399e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039a0:	69bb      	ldr	r3, [r7, #24]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3724      	adds	r7, #36	@ 0x24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40021000 	.word	0x40021000
 80039b4:	08009038 	.word	0x08009038
 80039b8:	00f42400 	.word	0x00f42400
 80039bc:	01e84800 	.word	0x01e84800

080039c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039c4:	4b03      	ldr	r3, [pc, #12]	@ (80039d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039c6:	681b      	ldr	r3, [r3, #0]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	200000a0 	.word	0x200000a0

080039d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80039dc:	f7ff fff0 	bl	80039c0 <HAL_RCC_GetHCLKFreq>
 80039e0:	4602      	mov	r2, r0
 80039e2:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	0a1b      	lsrs	r3, r3, #8
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	4904      	ldr	r1, [pc, #16]	@ (8003a00 <HAL_RCC_GetPCLK1Freq+0x28>)
 80039ee:	5ccb      	ldrb	r3, [r1, r3]
 80039f0:	f003 031f 	and.w	r3, r3, #31
 80039f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40021000 	.word	0x40021000
 8003a00:	08009030 	.word	0x08009030

08003a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a08:	f7ff ffda 	bl	80039c0 <HAL_RCC_GetHCLKFreq>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	0adb      	lsrs	r3, r3, #11
 8003a14:	f003 0307 	and.w	r3, r3, #7
 8003a18:	4904      	ldr	r1, [pc, #16]	@ (8003a2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a1a:	5ccb      	ldrb	r3, [r1, r3]
 8003a1c:	f003 031f 	and.w	r3, r3, #31
 8003a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	08009030 	.word	0x08009030

08003a30 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a38:	2300      	movs	r3, #0
 8003a3a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a3c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a48:	f7ff f9a0 	bl	8002d8c <HAL_PWREx_GetVoltageRange>
 8003a4c:	6178      	str	r0, [r7, #20]
 8003a4e:	e014      	b.n	8003a7a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a50:	4b25      	ldr	r3, [pc, #148]	@ (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a54:	4a24      	ldr	r2, [pc, #144]	@ (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a5c:	4b22      	ldr	r3, [pc, #136]	@ (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a68:	f7ff f990 	bl	8002d8c <HAL_PWREx_GetVoltageRange>
 8003a6c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a72:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a78:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a80:	d10b      	bne.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b80      	cmp	r3, #128	@ 0x80
 8003a86:	d919      	bls.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a8c:	d902      	bls.n	8003a94 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a8e:	2302      	movs	r3, #2
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	e013      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a94:	2301      	movs	r3, #1
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	e010      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b80      	cmp	r3, #128	@ 0x80
 8003a9e:	d902      	bls.n	8003aa6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	e00a      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b80      	cmp	r3, #128	@ 0x80
 8003aaa:	d102      	bne.n	8003ab2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003aac:	2302      	movs	r3, #2
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	e004      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b70      	cmp	r3, #112	@ 0x70
 8003ab6:	d101      	bne.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ab8:	2301      	movs	r3, #1
 8003aba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003abc:	4b0b      	ldr	r3, [pc, #44]	@ (8003aec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f023 0207 	bic.w	r2, r3, #7
 8003ac4:	4909      	ldr	r1, [pc, #36]	@ (8003aec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003acc:	4b07      	ldr	r3, [pc, #28]	@ (8003aec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d001      	beq.n	8003ade <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3718      	adds	r7, #24
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	40022000 	.word	0x40022000

08003af0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003af8:	2300      	movs	r3, #0
 8003afa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003afc:	2300      	movs	r3, #0
 8003afe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d041      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b10:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b14:	d02a      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b16:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b1a:	d824      	bhi.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b20:	d008      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b26:	d81e      	bhi.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00a      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b30:	d010      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b32:	e018      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b34:	4b86      	ldr	r3, [pc, #536]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	4a85      	ldr	r2, [pc, #532]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b3e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b40:	e015      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3304      	adds	r3, #4
 8003b46:	2100      	movs	r1, #0
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 facd 	bl	80040e8 <RCCEx_PLLSAI1_Config>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b52:	e00c      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3320      	adds	r3, #32
 8003b58:	2100      	movs	r1, #0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fbb6 	bl	80042cc <RCCEx_PLLSAI2_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b64:	e003      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	74fb      	strb	r3, [r7, #19]
      break;
 8003b6a:	e000      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003b6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b6e:	7cfb      	ldrb	r3, [r7, #19]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10b      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b74:	4b76      	ldr	r3, [pc, #472]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b82:	4973      	ldr	r1, [pc, #460]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003b8a:	e001      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8c:	7cfb      	ldrb	r3, [r7, #19]
 8003b8e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d041      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ba0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ba4:	d02a      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003ba6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003baa:	d824      	bhi.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bb0:	d008      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bb6:	d81e      	bhi.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00a      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003bbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bc0:	d010      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003bc2:	e018      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bc4:	4b62      	ldr	r3, [pc, #392]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a61      	ldr	r2, [pc, #388]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bd0:	e015      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f000 fa85 	bl	80040e8 <RCCEx_PLLSAI1_Config>
 8003bde:	4603      	mov	r3, r0
 8003be0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003be2:	e00c      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	3320      	adds	r3, #32
 8003be8:	2100      	movs	r1, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fb6e 	bl	80042cc <RCCEx_PLLSAI2_Config>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bf4:	e003      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	74fb      	strb	r3, [r7, #19]
      break;
 8003bfa:	e000      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003bfc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bfe:	7cfb      	ldrb	r3, [r7, #19]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10b      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c04:	4b52      	ldr	r3, [pc, #328]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c0a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c12:	494f      	ldr	r1, [pc, #316]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c1a:	e001      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1c:	7cfb      	ldrb	r3, [r7, #19]
 8003c1e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80a0 	beq.w	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c32:	4b47      	ldr	r3, [pc, #284]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e000      	b.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c42:	2300      	movs	r3, #0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00d      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c48:	4b41      	ldr	r3, [pc, #260]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4c:	4a40      	ldr	r2, [pc, #256]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c52:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c54:	4b3e      	ldr	r3, [pc, #248]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c5c:	60bb      	str	r3, [r7, #8]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c60:	2301      	movs	r3, #1
 8003c62:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c64:	4b3b      	ldr	r3, [pc, #236]	@ (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a3a      	ldr	r2, [pc, #232]	@ (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c70:	f7fe fa76 	bl	8002160 <HAL_GetTick>
 8003c74:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c76:	e009      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c78:	f7fe fa72 	bl	8002160 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d902      	bls.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	74fb      	strb	r3, [r7, #19]
        break;
 8003c8a:	e005      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c8c:	4b31      	ldr	r3, [pc, #196]	@ (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0ef      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003c98:	7cfb      	ldrb	r3, [r7, #19]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d15c      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ca8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d01f      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d019      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cbc:	4b24      	ldr	r3, [pc, #144]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cc6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cc8:	4b21      	ldr	r3, [pc, #132]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cce:	4a20      	ldr	r2, [pc, #128]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cde:	4a1c      	ldr	r2, [pc, #112]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ce8:	4a19      	ldr	r2, [pc, #100]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d016      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfa:	f7fe fa31 	bl	8002160 <HAL_GetTick>
 8003cfe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d00:	e00b      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d02:	f7fe fa2d 	bl	8002160 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d902      	bls.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	74fb      	strb	r3, [r7, #19]
            break;
 8003d18:	e006      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0ec      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10c      	bne.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d2e:	4b08      	ldr	r3, [pc, #32]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3e:	4904      	ldr	r1, [pc, #16]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d46:	e009      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d48:	7cfb      	ldrb	r3, [r7, #19]
 8003d4a:	74bb      	strb	r3, [r7, #18]
 8003d4c:	e006      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d4e:	bf00      	nop
 8003d50:	40021000 	.word	0x40021000
 8003d54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d58:	7cfb      	ldrb	r3, [r7, #19]
 8003d5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d5c:	7c7b      	ldrb	r3, [r7, #17]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d105      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d62:	4ba6      	ldr	r3, [pc, #664]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d66:	4aa5      	ldr	r2, [pc, #660]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d6c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00a      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d7a:	4ba0      	ldr	r3, [pc, #640]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d80:	f023 0203 	bic.w	r2, r3, #3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d88:	499c      	ldr	r1, [pc, #624]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00a      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d9c:	4b97      	ldr	r3, [pc, #604]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da2:	f023 020c 	bic.w	r2, r3, #12
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003daa:	4994      	ldr	r1, [pc, #592]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dbe:	4b8f      	ldr	r3, [pc, #572]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	498b      	ldr	r1, [pc, #556]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00a      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003de0:	4b86      	ldr	r3, [pc, #536]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dee:	4983      	ldr	r1, [pc, #524]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e02:	4b7e      	ldr	r3, [pc, #504]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e10:	497a      	ldr	r1, [pc, #488]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0320 	and.w	r3, r3, #32
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e24:	4b75      	ldr	r3, [pc, #468]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e32:	4972      	ldr	r1, [pc, #456]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e46:	4b6d      	ldr	r3, [pc, #436]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e54:	4969      	ldr	r1, [pc, #420]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00a      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e68:	4b64      	ldr	r3, [pc, #400]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e76:	4961      	ldr	r1, [pc, #388]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e8a:	4b5c      	ldr	r3, [pc, #368]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e90:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e98:	4958      	ldr	r1, [pc, #352]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003eac:	4b53      	ldr	r3, [pc, #332]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eba:	4950      	ldr	r1, [pc, #320]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ece:	4b4b      	ldr	r3, [pc, #300]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003edc:	4947      	ldr	r1, [pc, #284]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00a      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ef0:	4b42      	ldr	r3, [pc, #264]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ef2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ef6:	f023 0203 	bic.w	r2, r3, #3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efe:	493f      	ldr	r1, [pc, #252]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d028      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f12:	4b3a      	ldr	r3, [pc, #232]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f18:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f20:	4936      	ldr	r1, [pc, #216]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f30:	d106      	bne.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f32:	4b32      	ldr	r3, [pc, #200]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	4a31      	ldr	r2, [pc, #196]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f3c:	60d3      	str	r3, [r2, #12]
 8003f3e:	e011      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f44:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f48:	d10c      	bne.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	2101      	movs	r1, #1
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 f8c9 	bl	80040e8 <RCCEx_PLLSAI1_Config>
 8003f56:	4603      	mov	r3, r0
 8003f58:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f5a:	7cfb      	ldrb	r3, [r7, #19]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d001      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8003f60:	7cfb      	ldrb	r3, [r7, #19]
 8003f62:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d028      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f70:	4b22      	ldr	r3, [pc, #136]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f76:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f7e:	491f      	ldr	r1, [pc, #124]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f8e:	d106      	bne.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f90:	4b1a      	ldr	r3, [pc, #104]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	4a19      	ldr	r2, [pc, #100]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003f96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f9a:	60d3      	str	r3, [r2, #12]
 8003f9c:	e011      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fa2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003fa6:	d10c      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	3304      	adds	r3, #4
 8003fac:	2101      	movs	r1, #1
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 f89a 	bl	80040e8 <RCCEx_PLLSAI1_Config>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fb8:	7cfb      	ldrb	r3, [r7, #19]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8003fbe:	7cfb      	ldrb	r3, [r7, #19]
 8003fc0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d02a      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fce:	4b0b      	ldr	r3, [pc, #44]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003fdc:	4907      	ldr	r1, [pc, #28]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003fe8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fec:	d108      	bne.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fee:	4b03      	ldr	r3, [pc, #12]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	4a02      	ldr	r2, [pc, #8]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ff4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ff8:	60d3      	str	r3, [r2, #12]
 8003ffa:	e013      	b.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003ffc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004004:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004008:	d10c      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	3304      	adds	r3, #4
 800400e:	2101      	movs	r1, #1
 8004010:	4618      	mov	r0, r3
 8004012:	f000 f869 	bl	80040e8 <RCCEx_PLLSAI1_Config>
 8004016:	4603      	mov	r3, r0
 8004018:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800401a:	7cfb      	ldrb	r3, [r7, #19]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8004020:	7cfb      	ldrb	r3, [r7, #19]
 8004022:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d02f      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004030:	4b2c      	ldr	r3, [pc, #176]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004036:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800403e:	4929      	ldr	r1, [pc, #164]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004040:	4313      	orrs	r3, r2
 8004042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800404a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800404e:	d10d      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3304      	adds	r3, #4
 8004054:	2102      	movs	r1, #2
 8004056:	4618      	mov	r0, r3
 8004058:	f000 f846 	bl	80040e8 <RCCEx_PLLSAI1_Config>
 800405c:	4603      	mov	r3, r0
 800405e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004060:	7cfb      	ldrb	r3, [r7, #19]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d014      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004066:	7cfb      	ldrb	r3, [r7, #19]
 8004068:	74bb      	strb	r3, [r7, #18]
 800406a:	e011      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004070:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004074:	d10c      	bne.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3320      	adds	r3, #32
 800407a:	2102      	movs	r1, #2
 800407c:	4618      	mov	r0, r3
 800407e:	f000 f925 	bl	80042cc <RCCEx_PLLSAI2_Config>
 8004082:	4603      	mov	r3, r0
 8004084:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004086:	7cfb      	ldrb	r3, [r7, #19]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800408c:	7cfb      	ldrb	r3, [r7, #19]
 800408e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00b      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800409c:	4b11      	ldr	r3, [pc, #68]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ac:	490d      	ldr	r1, [pc, #52]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d00b      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040c0:	4b08      	ldr	r3, [pc, #32]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80040c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040d0:	4904      	ldr	r1, [pc, #16]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80040d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40021000 	.word	0x40021000

080040e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040f2:	2300      	movs	r3, #0
 80040f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040f6:	4b74      	ldr	r3, [pc, #464]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d018      	beq.n	8004134 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004102:	4b71      	ldr	r3, [pc, #452]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	f003 0203 	and.w	r2, r3, #3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	429a      	cmp	r2, r3
 8004110:	d10d      	bne.n	800412e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
       ||
 8004116:	2b00      	cmp	r3, #0
 8004118:	d009      	beq.n	800412e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800411a:	4b6b      	ldr	r3, [pc, #428]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	091b      	lsrs	r3, r3, #4
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	1c5a      	adds	r2, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
       ||
 800412a:	429a      	cmp	r2, r3
 800412c:	d047      	beq.n	80041be <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	73fb      	strb	r3, [r7, #15]
 8004132:	e044      	b.n	80041be <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2b03      	cmp	r3, #3
 800413a:	d018      	beq.n	800416e <RCCEx_PLLSAI1_Config+0x86>
 800413c:	2b03      	cmp	r3, #3
 800413e:	d825      	bhi.n	800418c <RCCEx_PLLSAI1_Config+0xa4>
 8004140:	2b01      	cmp	r3, #1
 8004142:	d002      	beq.n	800414a <RCCEx_PLLSAI1_Config+0x62>
 8004144:	2b02      	cmp	r3, #2
 8004146:	d009      	beq.n	800415c <RCCEx_PLLSAI1_Config+0x74>
 8004148:	e020      	b.n	800418c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800414a:	4b5f      	ldr	r3, [pc, #380]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d11d      	bne.n	8004192 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800415a:	e01a      	b.n	8004192 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800415c:	4b5a      	ldr	r3, [pc, #360]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004164:	2b00      	cmp	r3, #0
 8004166:	d116      	bne.n	8004196 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800416c:	e013      	b.n	8004196 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800416e:	4b56      	ldr	r3, [pc, #344]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10f      	bne.n	800419a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800417a:	4b53      	ldr	r3, [pc, #332]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d109      	bne.n	800419a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800418a:	e006      	b.n	800419a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	73fb      	strb	r3, [r7, #15]
      break;
 8004190:	e004      	b.n	800419c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004192:	bf00      	nop
 8004194:	e002      	b.n	800419c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004196:	bf00      	nop
 8004198:	e000      	b.n	800419c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800419a:	bf00      	nop
    }

    if(status == HAL_OK)
 800419c:	7bfb      	ldrb	r3, [r7, #15]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10d      	bne.n	80041be <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041a2:	4b49      	ldr	r3, [pc, #292]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6819      	ldr	r1, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	011b      	lsls	r3, r3, #4
 80041b6:	430b      	orrs	r3, r1
 80041b8:	4943      	ldr	r1, [pc, #268]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041be:	7bfb      	ldrb	r3, [r7, #15]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d17c      	bne.n	80042be <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041c4:	4b40      	ldr	r3, [pc, #256]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a3f      	ldr	r2, [pc, #252]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041d0:	f7fd ffc6 	bl	8002160 <HAL_GetTick>
 80041d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041d6:	e009      	b.n	80041ec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041d8:	f7fd ffc2 	bl	8002160 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d902      	bls.n	80041ec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	73fb      	strb	r3, [r7, #15]
        break;
 80041ea:	e005      	b.n	80041f8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041ec:	4b36      	ldr	r3, [pc, #216]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1ef      	bne.n	80041d8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80041f8:	7bfb      	ldrb	r3, [r7, #15]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d15f      	bne.n	80042be <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d110      	bne.n	8004226 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004204:	4b30      	ldr	r3, [pc, #192]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800420c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6892      	ldr	r2, [r2, #8]
 8004214:	0211      	lsls	r1, r2, #8
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68d2      	ldr	r2, [r2, #12]
 800421a:	06d2      	lsls	r2, r2, #27
 800421c:	430a      	orrs	r2, r1
 800421e:	492a      	ldr	r1, [pc, #168]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004220:	4313      	orrs	r3, r2
 8004222:	610b      	str	r3, [r1, #16]
 8004224:	e027      	b.n	8004276 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d112      	bne.n	8004252 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800422c:	4b26      	ldr	r3, [pc, #152]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004234:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6892      	ldr	r2, [r2, #8]
 800423c:	0211      	lsls	r1, r2, #8
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	6912      	ldr	r2, [r2, #16]
 8004242:	0852      	lsrs	r2, r2, #1
 8004244:	3a01      	subs	r2, #1
 8004246:	0552      	lsls	r2, r2, #21
 8004248:	430a      	orrs	r2, r1
 800424a:	491f      	ldr	r1, [pc, #124]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800424c:	4313      	orrs	r3, r2
 800424e:	610b      	str	r3, [r1, #16]
 8004250:	e011      	b.n	8004276 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004252:	4b1d      	ldr	r3, [pc, #116]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800425a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6892      	ldr	r2, [r2, #8]
 8004262:	0211      	lsls	r1, r2, #8
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6952      	ldr	r2, [r2, #20]
 8004268:	0852      	lsrs	r2, r2, #1
 800426a:	3a01      	subs	r2, #1
 800426c:	0652      	lsls	r2, r2, #25
 800426e:	430a      	orrs	r2, r1
 8004270:	4915      	ldr	r1, [pc, #84]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004272:	4313      	orrs	r3, r2
 8004274:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004276:	4b14      	ldr	r3, [pc, #80]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a13      	ldr	r2, [pc, #76]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800427c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004280:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004282:	f7fd ff6d 	bl	8002160 <HAL_GetTick>
 8004286:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004288:	e009      	b.n	800429e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800428a:	f7fd ff69 	bl	8002160 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b02      	cmp	r3, #2
 8004296:	d902      	bls.n	800429e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	73fb      	strb	r3, [r7, #15]
          break;
 800429c:	e005      	b.n	80042aa <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800429e:	4b0a      	ldr	r3, [pc, #40]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0ef      	beq.n	800428a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d106      	bne.n	80042be <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042b0:	4b05      	ldr	r3, [pc, #20]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042b2:	691a      	ldr	r2, [r3, #16]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	4903      	ldr	r1, [pc, #12]	@ (80042c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042be:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40021000 	.word	0x40021000

080042cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042d6:	2300      	movs	r3, #0
 80042d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042da:	4b69      	ldr	r3, [pc, #420]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f003 0303 	and.w	r3, r3, #3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d018      	beq.n	8004318 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80042e6:	4b66      	ldr	r3, [pc, #408]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f003 0203 	and.w	r2, r3, #3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d10d      	bne.n	8004312 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
       ||
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d009      	beq.n	8004312 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80042fe:	4b60      	ldr	r3, [pc, #384]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	091b      	lsrs	r3, r3, #4
 8004304:	f003 0307 	and.w	r3, r3, #7
 8004308:	1c5a      	adds	r2, r3, #1
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
       ||
 800430e:	429a      	cmp	r2, r3
 8004310:	d047      	beq.n	80043a2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	73fb      	strb	r3, [r7, #15]
 8004316:	e044      	b.n	80043a2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b03      	cmp	r3, #3
 800431e:	d018      	beq.n	8004352 <RCCEx_PLLSAI2_Config+0x86>
 8004320:	2b03      	cmp	r3, #3
 8004322:	d825      	bhi.n	8004370 <RCCEx_PLLSAI2_Config+0xa4>
 8004324:	2b01      	cmp	r3, #1
 8004326:	d002      	beq.n	800432e <RCCEx_PLLSAI2_Config+0x62>
 8004328:	2b02      	cmp	r3, #2
 800432a:	d009      	beq.n	8004340 <RCCEx_PLLSAI2_Config+0x74>
 800432c:	e020      	b.n	8004370 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800432e:	4b54      	ldr	r3, [pc, #336]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d11d      	bne.n	8004376 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800433e:	e01a      	b.n	8004376 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004340:	4b4f      	ldr	r3, [pc, #316]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004348:	2b00      	cmp	r3, #0
 800434a:	d116      	bne.n	800437a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004350:	e013      	b.n	800437a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004352:	4b4b      	ldr	r3, [pc, #300]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10f      	bne.n	800437e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800435e:	4b48      	ldr	r3, [pc, #288]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d109      	bne.n	800437e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800436e:	e006      	b.n	800437e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	73fb      	strb	r3, [r7, #15]
      break;
 8004374:	e004      	b.n	8004380 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004376:	bf00      	nop
 8004378:	e002      	b.n	8004380 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800437a:	bf00      	nop
 800437c:	e000      	b.n	8004380 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800437e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004380:	7bfb      	ldrb	r3, [r7, #15]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10d      	bne.n	80043a2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004386:	4b3e      	ldr	r3, [pc, #248]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6819      	ldr	r1, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	3b01      	subs	r3, #1
 8004398:	011b      	lsls	r3, r3, #4
 800439a:	430b      	orrs	r3, r1
 800439c:	4938      	ldr	r1, [pc, #224]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043a2:	7bfb      	ldrb	r3, [r7, #15]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d166      	bne.n	8004476 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80043a8:	4b35      	ldr	r3, [pc, #212]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a34      	ldr	r2, [pc, #208]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043b4:	f7fd fed4 	bl	8002160 <HAL_GetTick>
 80043b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043ba:	e009      	b.n	80043d0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043bc:	f7fd fed0 	bl	8002160 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d902      	bls.n	80043d0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	73fb      	strb	r3, [r7, #15]
        break;
 80043ce:	e005      	b.n	80043dc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1ef      	bne.n	80043bc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043dc:	7bfb      	ldrb	r3, [r7, #15]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d149      	bne.n	8004476 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d110      	bne.n	800440a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043e8:	4b25      	ldr	r3, [pc, #148]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80043f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6892      	ldr	r2, [r2, #8]
 80043f8:	0211      	lsls	r1, r2, #8
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	68d2      	ldr	r2, [r2, #12]
 80043fe:	06d2      	lsls	r2, r2, #27
 8004400:	430a      	orrs	r2, r1
 8004402:	491f      	ldr	r1, [pc, #124]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004404:	4313      	orrs	r3, r2
 8004406:	614b      	str	r3, [r1, #20]
 8004408:	e011      	b.n	800442e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800440a:	4b1d      	ldr	r3, [pc, #116]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004412:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6892      	ldr	r2, [r2, #8]
 800441a:	0211      	lsls	r1, r2, #8
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6912      	ldr	r2, [r2, #16]
 8004420:	0852      	lsrs	r2, r2, #1
 8004422:	3a01      	subs	r2, #1
 8004424:	0652      	lsls	r2, r2, #25
 8004426:	430a      	orrs	r2, r1
 8004428:	4915      	ldr	r1, [pc, #84]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 800442a:	4313      	orrs	r3, r2
 800442c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800442e:	4b14      	ldr	r3, [pc, #80]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a13      	ldr	r2, [pc, #76]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004438:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800443a:	f7fd fe91 	bl	8002160 <HAL_GetTick>
 800443e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004440:	e009      	b.n	8004456 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004442:	f7fd fe8d 	bl	8002160 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d902      	bls.n	8004456 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	73fb      	strb	r3, [r7, #15]
          break;
 8004454:	e005      	b.n	8004462 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004456:	4b0a      	ldr	r3, [pc, #40]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d0ef      	beq.n	8004442 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004462:	7bfb      	ldrb	r3, [r7, #15]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d106      	bne.n	8004476 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004468:	4b05      	ldr	r3, [pc, #20]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 800446a:	695a      	ldr	r2, [r3, #20]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	695b      	ldr	r3, [r3, #20]
 8004470:	4903      	ldr	r1, [pc, #12]	@ (8004480 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004472:	4313      	orrs	r3, r2
 8004474:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004476:	7bfb      	ldrb	r3, [r7, #15]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	40021000 	.word	0x40021000

08004484 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e095      	b.n	80045c2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	2b00      	cmp	r3, #0
 800449c:	d108      	bne.n	80044b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044a6:	d009      	beq.n	80044bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	61da      	str	r2, [r3, #28]
 80044ae:	e005      	b.n	80044bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d106      	bne.n	80044dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fd f932 	bl	8001740 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2202      	movs	r2, #2
 80044e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044fc:	d902      	bls.n	8004504 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80044fe:	2300      	movs	r3, #0
 8004500:	60fb      	str	r3, [r7, #12]
 8004502:	e002      	b.n	800450a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004504:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004508:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004512:	d007      	beq.n	8004524 <HAL_SPI_Init+0xa0>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800451c:	d002      	beq.n	8004524 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	431a      	orrs	r2, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	69db      	ldr	r3, [r3, #28]
 8004558:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800455c:	431a      	orrs	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004566:	ea42 0103 	orr.w	r1, r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	430a      	orrs	r2, r1
 8004578:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	0c1b      	lsrs	r3, r3, #16
 8004580:	f003 0204 	and.w	r2, r3, #4
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004588:	f003 0310 	and.w	r3, r3, #16
 800458c:	431a      	orrs	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004592:	f003 0308 	and.w	r3, r3, #8
 8004596:	431a      	orrs	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80045a0:	ea42 0103 	orr.w	r1, r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b082      	sub	sp, #8
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e040      	b.n	800465e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d106      	bne.n	80045f2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f7fd fafb 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2224      	movs	r2, #36	@ 0x24
 80045f6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f022 0201 	bic.w	r2, r2, #1
 8004606:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460c:	2b00      	cmp	r3, #0
 800460e:	d002      	beq.n	8004616 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 feb5 	bl	8005380 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 fbfa 	bl	8004e10 <UART_SetConfig>
 800461c:	4603      	mov	r3, r0
 800461e:	2b01      	cmp	r3, #1
 8004620:	d101      	bne.n	8004626 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e01b      	b.n	800465e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004634:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004644:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f042 0201 	orr.w	r2, r2, #1
 8004654:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 ff34 	bl	80054c4 <UART_CheckIdleState>
 800465c:	4603      	mov	r3, r0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b08a      	sub	sp, #40	@ 0x28
 800466a:	af02      	add	r7, sp, #8
 800466c:	60f8      	str	r0, [r7, #12]
 800466e:	60b9      	str	r1, [r7, #8]
 8004670:	603b      	str	r3, [r7, #0]
 8004672:	4613      	mov	r3, r2
 8004674:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800467a:	2b20      	cmp	r3, #32
 800467c:	d177      	bne.n	800476e <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d002      	beq.n	800468a <HAL_UART_Transmit+0x24>
 8004684:	88fb      	ldrh	r3, [r7, #6]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e070      	b.n	8004770 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2221      	movs	r2, #33	@ 0x21
 800469a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800469c:	f7fd fd60 	bl	8002160 <HAL_GetTick>
 80046a0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	88fa      	ldrh	r2, [r7, #6]
 80046a6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	88fa      	ldrh	r2, [r7, #6]
 80046ae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046ba:	d108      	bne.n	80046ce <HAL_UART_Transmit+0x68>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d104      	bne.n	80046ce <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80046c4:	2300      	movs	r3, #0
 80046c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	61bb      	str	r3, [r7, #24]
 80046cc:	e003      	b.n	80046d6 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046d2:	2300      	movs	r3, #0
 80046d4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046d6:	e02f      	b.n	8004738 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	2200      	movs	r2, #0
 80046e0:	2180      	movs	r1, #128	@ 0x80
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f000 ff96 	bl	8005614 <UART_WaitOnFlagUntilTimeout>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d004      	beq.n	80046f8 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2220      	movs	r2, #32
 80046f2:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e03b      	b.n	8004770 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10b      	bne.n	8004716 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	881a      	ldrh	r2, [r3, #0]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800470a:	b292      	uxth	r2, r2
 800470c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	3302      	adds	r3, #2
 8004712:	61bb      	str	r3, [r7, #24]
 8004714:	e007      	b.n	8004726 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	781a      	ldrb	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	3301      	adds	r3, #1
 8004724:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800472c:	b29b      	uxth	r3, r3
 800472e:	3b01      	subs	r3, #1
 8004730:	b29a      	uxth	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1c9      	bne.n	80046d8 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	2200      	movs	r2, #0
 800474c:	2140      	movs	r1, #64	@ 0x40
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 ff60 	bl	8005614 <UART_WaitOnFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d004      	beq.n	8004764 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2220      	movs	r2, #32
 800475e:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e005      	b.n	8004770 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2220      	movs	r2, #32
 8004768:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800476a:	2300      	movs	r3, #0
 800476c:	e000      	b.n	8004770 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800476e:	2302      	movs	r3, #2
  }
}
 8004770:	4618      	mov	r0, r3
 8004772:	3720      	adds	r7, #32
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b08a      	sub	sp, #40	@ 0x28
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	4613      	mov	r3, r2
 8004784:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800478c:	2b20      	cmp	r3, #32
 800478e:	d137      	bne.n	8004800 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <HAL_UART_Receive_IT+0x24>
 8004796:	88fb      	ldrh	r3, [r7, #6]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e030      	b.n	8004802 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a18      	ldr	r2, [pc, #96]	@ (800480c <HAL_UART_Receive_IT+0x94>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d01f      	beq.n	80047f0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d018      	beq.n	80047f0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	e853 3f00 	ldrex	r3, [r3]
 80047ca:	613b      	str	r3, [r7, #16]
   return(result);
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	461a      	mov	r2, r3
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	623b      	str	r3, [r7, #32]
 80047de:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e0:	69f9      	ldr	r1, [r7, #28]
 80047e2:	6a3a      	ldr	r2, [r7, #32]
 80047e4:	e841 2300 	strex	r3, r2, [r1]
 80047e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1e6      	bne.n	80047be <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047f0:	88fb      	ldrh	r3, [r7, #6]
 80047f2:	461a      	mov	r2, r3
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 ff74 	bl	80056e4 <UART_Start_Receive_IT>
 80047fc:	4603      	mov	r3, r0
 80047fe:	e000      	b.n	8004802 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004800:	2302      	movs	r3, #2
  }
}
 8004802:	4618      	mov	r0, r3
 8004804:	3728      	adds	r7, #40	@ 0x28
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	40008000 	.word	0x40008000

08004810 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b0ba      	sub	sp, #232	@ 0xe8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004836:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800483a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800483e:	4013      	ands	r3, r2
 8004840:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004844:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004848:	2b00      	cmp	r3, #0
 800484a:	d115      	bne.n	8004878 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800484c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004850:	f003 0320 	and.w	r3, r3, #32
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00f      	beq.n	8004878 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800485c:	f003 0320 	and.w	r3, r3, #32
 8004860:	2b00      	cmp	r3, #0
 8004862:	d009      	beq.n	8004878 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004868:	2b00      	cmp	r3, #0
 800486a:	f000 82ae 	beq.w	8004dca <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	4798      	blx	r3
      }
      return;
 8004876:	e2a8      	b.n	8004dca <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004878:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 8117 	beq.w	8004ab0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004882:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d106      	bne.n	800489c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800488e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004892:	4b85      	ldr	r3, [pc, #532]	@ (8004aa8 <HAL_UART_IRQHandler+0x298>)
 8004894:	4013      	ands	r3, r2
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 810a 	beq.w	8004ab0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800489c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d011      	beq.n	80048cc <HAL_UART_IRQHandler+0xbc>
 80048a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00b      	beq.n	80048cc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2201      	movs	r2, #1
 80048ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048c2:	f043 0201 	orr.w	r2, r3, #1
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d011      	beq.n	80048fc <HAL_UART_IRQHandler+0xec>
 80048d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00b      	beq.n	80048fc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2202      	movs	r2, #2
 80048ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f2:	f043 0204 	orr.w	r2, r3, #4
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d011      	beq.n	800492c <HAL_UART_IRQHandler+0x11c>
 8004908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00b      	beq.n	800492c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2204      	movs	r2, #4
 800491a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004922:	f043 0202 	orr.w	r2, r3, #2
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800492c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004930:	f003 0308 	and.w	r3, r3, #8
 8004934:	2b00      	cmp	r3, #0
 8004936:	d017      	beq.n	8004968 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800493c:	f003 0320 	and.w	r3, r3, #32
 8004940:	2b00      	cmp	r3, #0
 8004942:	d105      	bne.n	8004950 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004944:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004948:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00b      	beq.n	8004968 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2208      	movs	r2, #8
 8004956:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800495e:	f043 0208 	orr.w	r2, r3, #8
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800496c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004970:	2b00      	cmp	r3, #0
 8004972:	d012      	beq.n	800499a <HAL_UART_IRQHandler+0x18a>
 8004974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004978:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00c      	beq.n	800499a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004988:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004990:	f043 0220 	orr.w	r2, r3, #32
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 8214 	beq.w	8004dce <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80049a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049aa:	f003 0320 	and.w	r3, r3, #32
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00d      	beq.n	80049ce <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049b6:	f003 0320 	and.w	r3, r3, #32
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d007      	beq.n	80049ce <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e2:	2b40      	cmp	r3, #64	@ 0x40
 80049e4:	d005      	beq.n	80049f2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049ea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d04f      	beq.n	8004a92 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 ff3c 	bl	8005870 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a02:	2b40      	cmp	r3, #64	@ 0x40
 8004a04:	d141      	bne.n	8004a8a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	3308      	adds	r3, #8
 8004a0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a14:	e853 3f00 	ldrex	r3, [r3]
 8004a18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3308      	adds	r3, #8
 8004a2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a32:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a42:	e841 2300 	strex	r3, r2, [r1]
 8004a46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1d9      	bne.n	8004a06 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d013      	beq.n	8004a82 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a5e:	4a13      	ldr	r2, [pc, #76]	@ (8004aac <HAL_UART_IRQHandler+0x29c>)
 8004a60:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7fd fe42 	bl	80026f0 <HAL_DMA_Abort_IT>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d017      	beq.n	8004aa2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a7c:	4610      	mov	r0, r2
 8004a7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a80:	e00f      	b.n	8004aa2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7fd f9f4 	bl	8001e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a88:	e00b      	b.n	8004aa2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7fd f9f0 	bl	8001e70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a90:	e007      	b.n	8004aa2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7fd f9ec 	bl	8001e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004aa0:	e195      	b.n	8004dce <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa2:	bf00      	nop
    return;
 8004aa4:	e193      	b.n	8004dce <HAL_UART_IRQHandler+0x5be>
 8004aa6:	bf00      	nop
 8004aa8:	04000120 	.word	0x04000120
 8004aac:	08005939 	.word	0x08005939

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	f040 814e 	bne.w	8004d56 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004abe:	f003 0310 	and.w	r3, r3, #16
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	f000 8147 	beq.w	8004d56 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004ac8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004acc:	f003 0310 	and.w	r3, r3, #16
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 8140 	beq.w	8004d56 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2210      	movs	r2, #16
 8004adc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae8:	2b40      	cmp	r3, #64	@ 0x40
 8004aea:	f040 80b8 	bne.w	8004c5e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004afa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f000 8167 	beq.w	8004dd2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	f080 815f 	bcs.w	8004dd2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b1a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0320 	and.w	r3, r3, #32
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f040 8086 	bne.w	8004c3c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	461a      	mov	r2, r3
 8004b56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b5e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b62:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b6a:	e841 2300 	strex	r3, r2, [r1]
 8004b6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1da      	bne.n	8004b30 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3308      	adds	r3, #8
 8004b80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b84:	e853 3f00 	ldrex	r3, [r3]
 8004b88:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b8c:	f023 0301 	bic.w	r3, r3, #1
 8004b90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	3308      	adds	r3, #8
 8004b9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b9e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ba2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004ba6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004baa:	e841 2300 	strex	r3, r2, [r1]
 8004bae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1e1      	bne.n	8004b7a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	3308      	adds	r3, #8
 8004bbc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	3308      	adds	r3, #8
 8004bd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004be0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004be2:	e841 2300 	strex	r3, r2, [r1]
 8004be6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004be8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1e3      	bne.n	8004bb6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2220      	movs	r2, #32
 8004bf2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c04:	e853 3f00 	ldrex	r3, [r3]
 8004c08:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c0c:	f023 0310 	bic.w	r3, r3, #16
 8004c10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	461a      	mov	r2, r3
 8004c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c26:	e841 2300 	strex	r3, r2, [r1]
 8004c2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1e4      	bne.n	8004bfc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7fd fd1c 	bl	8002674 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	4619      	mov	r1, r3
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 f8ce 	bl	8004df8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c5c:	e0b9      	b.n	8004dd2 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 80ab 	beq.w	8004dd6 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8004c80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f000 80a6 	beq.w	8004dd6 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c92:	e853 3f00 	ldrex	r3, [r3]
 8004c96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004cac:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cb4:	e841 2300 	strex	r3, r2, [r1]
 8004cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1e4      	bne.n	8004c8a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	3308      	adds	r3, #8
 8004cc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cca:	e853 3f00 	ldrex	r3, [r3]
 8004cce:	623b      	str	r3, [r7, #32]
   return(result);
 8004cd0:	6a3b      	ldr	r3, [r7, #32]
 8004cd2:	f023 0301 	bic.w	r3, r3, #1
 8004cd6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	3308      	adds	r3, #8
 8004ce0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ce4:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cec:	e841 2300 	strex	r3, r2, [r1]
 8004cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1e3      	bne.n	8004cc0 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	e853 3f00 	ldrex	r3, [r3]
 8004d18:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f023 0310 	bic.w	r3, r3, #16
 8004d20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	461a      	mov	r2, r3
 8004d2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d2e:	61fb      	str	r3, [r7, #28]
 8004d30:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	69b9      	ldr	r1, [r7, #24]
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	e841 2300 	strex	r3, r2, [r1]
 8004d3a:	617b      	str	r3, [r7, #20]
   return(result);
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1e4      	bne.n	8004d0c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2202      	movs	r2, #2
 8004d46:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f852 	bl	8004df8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d54:	e03f      	b.n	8004dd6 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00e      	beq.n	8004d80 <HAL_UART_IRQHandler+0x570>
 8004d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d008      	beq.n	8004d80 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004d76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 ffd9 	bl	8005d30 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d7e:	e02d      	b.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00e      	beq.n	8004daa <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d008      	beq.n	8004daa <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d01c      	beq.n	8004dda <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	4798      	blx	r3
    }
    return;
 8004da8:	e017      	b.n	8004dda <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d012      	beq.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
 8004db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00c      	beq.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 fdce 	bl	8005964 <UART_EndTransmit_IT>
    return;
 8004dc8:	e008      	b.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
      return;
 8004dca:	bf00      	nop
 8004dcc:	e006      	b.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
    return;
 8004dce:	bf00      	nop
 8004dd0:	e004      	b.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
      return;
 8004dd2:	bf00      	nop
 8004dd4:	e002      	b.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
      return;
 8004dd6:	bf00      	nop
 8004dd8:	e000      	b.n	8004ddc <HAL_UART_IRQHandler+0x5cc>
    return;
 8004dda:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004ddc:	37e8      	adds	r7, #232	@ 0xe8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop

08004de4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	460b      	mov	r3, r1
 8004e02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e14:	b08a      	sub	sp, #40	@ 0x28
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	69db      	ldr	r3, [r3, #28]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4ba4      	ldr	r3, [pc, #656]	@ (80050d0 <UART_SetConfig+0x2c0>)
 8004e40:	4013      	ands	r3, r2
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	6812      	ldr	r2, [r2, #0]
 8004e46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a99      	ldr	r2, [pc, #612]	@ (80050d4 <UART_SetConfig+0x2c4>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d004      	beq.n	8004e7c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a90      	ldr	r2, [pc, #576]	@ (80050d8 <UART_SetConfig+0x2c8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d126      	bne.n	8004ee8 <UART_SetConfig+0xd8>
 8004e9a:	4b90      	ldr	r3, [pc, #576]	@ (80050dc <UART_SetConfig+0x2cc>)
 8004e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea0:	f003 0303 	and.w	r3, r3, #3
 8004ea4:	2b03      	cmp	r3, #3
 8004ea6:	d81b      	bhi.n	8004ee0 <UART_SetConfig+0xd0>
 8004ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb0 <UART_SetConfig+0xa0>)
 8004eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eae:	bf00      	nop
 8004eb0:	08004ec1 	.word	0x08004ec1
 8004eb4:	08004ed1 	.word	0x08004ed1
 8004eb8:	08004ec9 	.word	0x08004ec9
 8004ebc:	08004ed9 	.word	0x08004ed9
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ec6:	e116      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ece:	e112      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004ed0:	2304      	movs	r3, #4
 8004ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ed6:	e10e      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004ed8:	2308      	movs	r3, #8
 8004eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ede:	e10a      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ee6:	e106      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a7c      	ldr	r2, [pc, #496]	@ (80050e0 <UART_SetConfig+0x2d0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d138      	bne.n	8004f64 <UART_SetConfig+0x154>
 8004ef2:	4b7a      	ldr	r3, [pc, #488]	@ (80050dc <UART_SetConfig+0x2cc>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef8:	f003 030c 	and.w	r3, r3, #12
 8004efc:	2b0c      	cmp	r3, #12
 8004efe:	d82d      	bhi.n	8004f5c <UART_SetConfig+0x14c>
 8004f00:	a201      	add	r2, pc, #4	@ (adr r2, 8004f08 <UART_SetConfig+0xf8>)
 8004f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f06:	bf00      	nop
 8004f08:	08004f3d 	.word	0x08004f3d
 8004f0c:	08004f5d 	.word	0x08004f5d
 8004f10:	08004f5d 	.word	0x08004f5d
 8004f14:	08004f5d 	.word	0x08004f5d
 8004f18:	08004f4d 	.word	0x08004f4d
 8004f1c:	08004f5d 	.word	0x08004f5d
 8004f20:	08004f5d 	.word	0x08004f5d
 8004f24:	08004f5d 	.word	0x08004f5d
 8004f28:	08004f45 	.word	0x08004f45
 8004f2c:	08004f5d 	.word	0x08004f5d
 8004f30:	08004f5d 	.word	0x08004f5d
 8004f34:	08004f5d 	.word	0x08004f5d
 8004f38:	08004f55 	.word	0x08004f55
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f42:	e0d8      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004f44:	2302      	movs	r3, #2
 8004f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4a:	e0d4      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004f4c:	2304      	movs	r3, #4
 8004f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f52:	e0d0      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004f54:	2308      	movs	r3, #8
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f5a:	e0cc      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004f5c:	2310      	movs	r3, #16
 8004f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f62:	e0c8      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a5e      	ldr	r2, [pc, #376]	@ (80050e4 <UART_SetConfig+0x2d4>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d125      	bne.n	8004fba <UART_SetConfig+0x1aa>
 8004f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80050dc <UART_SetConfig+0x2cc>)
 8004f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f74:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f78:	2b30      	cmp	r3, #48	@ 0x30
 8004f7a:	d016      	beq.n	8004faa <UART_SetConfig+0x19a>
 8004f7c:	2b30      	cmp	r3, #48	@ 0x30
 8004f7e:	d818      	bhi.n	8004fb2 <UART_SetConfig+0x1a2>
 8004f80:	2b20      	cmp	r3, #32
 8004f82:	d00a      	beq.n	8004f9a <UART_SetConfig+0x18a>
 8004f84:	2b20      	cmp	r3, #32
 8004f86:	d814      	bhi.n	8004fb2 <UART_SetConfig+0x1a2>
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d002      	beq.n	8004f92 <UART_SetConfig+0x182>
 8004f8c:	2b10      	cmp	r3, #16
 8004f8e:	d008      	beq.n	8004fa2 <UART_SetConfig+0x192>
 8004f90:	e00f      	b.n	8004fb2 <UART_SetConfig+0x1a2>
 8004f92:	2300      	movs	r3, #0
 8004f94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f98:	e0ad      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004f9a:	2302      	movs	r3, #2
 8004f9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa0:	e0a9      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004fa2:	2304      	movs	r3, #4
 8004fa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa8:	e0a5      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004faa:	2308      	movs	r3, #8
 8004fac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb0:	e0a1      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004fb2:	2310      	movs	r3, #16
 8004fb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb8:	e09d      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a4a      	ldr	r2, [pc, #296]	@ (80050e8 <UART_SetConfig+0x2d8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d125      	bne.n	8005010 <UART_SetConfig+0x200>
 8004fc4:	4b45      	ldr	r3, [pc, #276]	@ (80050dc <UART_SetConfig+0x2cc>)
 8004fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004fce:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fd0:	d016      	beq.n	8005000 <UART_SetConfig+0x1f0>
 8004fd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fd4:	d818      	bhi.n	8005008 <UART_SetConfig+0x1f8>
 8004fd6:	2b80      	cmp	r3, #128	@ 0x80
 8004fd8:	d00a      	beq.n	8004ff0 <UART_SetConfig+0x1e0>
 8004fda:	2b80      	cmp	r3, #128	@ 0x80
 8004fdc:	d814      	bhi.n	8005008 <UART_SetConfig+0x1f8>
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <UART_SetConfig+0x1d8>
 8004fe2:	2b40      	cmp	r3, #64	@ 0x40
 8004fe4:	d008      	beq.n	8004ff8 <UART_SetConfig+0x1e8>
 8004fe6:	e00f      	b.n	8005008 <UART_SetConfig+0x1f8>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fee:	e082      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff6:	e07e      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8004ff8:	2304      	movs	r3, #4
 8004ffa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffe:	e07a      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005000:	2308      	movs	r3, #8
 8005002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005006:	e076      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005008:	2310      	movs	r3, #16
 800500a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800500e:	e072      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a35      	ldr	r2, [pc, #212]	@ (80050ec <UART_SetConfig+0x2dc>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d12a      	bne.n	8005070 <UART_SetConfig+0x260>
 800501a:	4b30      	ldr	r3, [pc, #192]	@ (80050dc <UART_SetConfig+0x2cc>)
 800501c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005020:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005024:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005028:	d01a      	beq.n	8005060 <UART_SetConfig+0x250>
 800502a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800502e:	d81b      	bhi.n	8005068 <UART_SetConfig+0x258>
 8005030:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005034:	d00c      	beq.n	8005050 <UART_SetConfig+0x240>
 8005036:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800503a:	d815      	bhi.n	8005068 <UART_SetConfig+0x258>
 800503c:	2b00      	cmp	r3, #0
 800503e:	d003      	beq.n	8005048 <UART_SetConfig+0x238>
 8005040:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005044:	d008      	beq.n	8005058 <UART_SetConfig+0x248>
 8005046:	e00f      	b.n	8005068 <UART_SetConfig+0x258>
 8005048:	2300      	movs	r3, #0
 800504a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800504e:	e052      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005050:	2302      	movs	r3, #2
 8005052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005056:	e04e      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005058:	2304      	movs	r3, #4
 800505a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505e:	e04a      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005060:	2308      	movs	r3, #8
 8005062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005066:	e046      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005068:	2310      	movs	r3, #16
 800506a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506e:	e042      	b.n	80050f6 <UART_SetConfig+0x2e6>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a17      	ldr	r2, [pc, #92]	@ (80050d4 <UART_SetConfig+0x2c4>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d13a      	bne.n	80050f0 <UART_SetConfig+0x2e0>
 800507a:	4b18      	ldr	r3, [pc, #96]	@ (80050dc <UART_SetConfig+0x2cc>)
 800507c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005080:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005084:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005088:	d01a      	beq.n	80050c0 <UART_SetConfig+0x2b0>
 800508a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800508e:	d81b      	bhi.n	80050c8 <UART_SetConfig+0x2b8>
 8005090:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005094:	d00c      	beq.n	80050b0 <UART_SetConfig+0x2a0>
 8005096:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800509a:	d815      	bhi.n	80050c8 <UART_SetConfig+0x2b8>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d003      	beq.n	80050a8 <UART_SetConfig+0x298>
 80050a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050a4:	d008      	beq.n	80050b8 <UART_SetConfig+0x2a8>
 80050a6:	e00f      	b.n	80050c8 <UART_SetConfig+0x2b8>
 80050a8:	2300      	movs	r3, #0
 80050aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ae:	e022      	b.n	80050f6 <UART_SetConfig+0x2e6>
 80050b0:	2302      	movs	r3, #2
 80050b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b6:	e01e      	b.n	80050f6 <UART_SetConfig+0x2e6>
 80050b8:	2304      	movs	r3, #4
 80050ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050be:	e01a      	b.n	80050f6 <UART_SetConfig+0x2e6>
 80050c0:	2308      	movs	r3, #8
 80050c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c6:	e016      	b.n	80050f6 <UART_SetConfig+0x2e6>
 80050c8:	2310      	movs	r3, #16
 80050ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ce:	e012      	b.n	80050f6 <UART_SetConfig+0x2e6>
 80050d0:	efff69f3 	.word	0xefff69f3
 80050d4:	40008000 	.word	0x40008000
 80050d8:	40013800 	.word	0x40013800
 80050dc:	40021000 	.word	0x40021000
 80050e0:	40004400 	.word	0x40004400
 80050e4:	40004800 	.word	0x40004800
 80050e8:	40004c00 	.word	0x40004c00
 80050ec:	40005000 	.word	0x40005000
 80050f0:	2310      	movs	r3, #16
 80050f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a9f      	ldr	r2, [pc, #636]	@ (8005378 <UART_SetConfig+0x568>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d17a      	bne.n	80051f6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005100:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005104:	2b08      	cmp	r3, #8
 8005106:	d824      	bhi.n	8005152 <UART_SetConfig+0x342>
 8005108:	a201      	add	r2, pc, #4	@ (adr r2, 8005110 <UART_SetConfig+0x300>)
 800510a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510e:	bf00      	nop
 8005110:	08005135 	.word	0x08005135
 8005114:	08005153 	.word	0x08005153
 8005118:	0800513d 	.word	0x0800513d
 800511c:	08005153 	.word	0x08005153
 8005120:	08005143 	.word	0x08005143
 8005124:	08005153 	.word	0x08005153
 8005128:	08005153 	.word	0x08005153
 800512c:	08005153 	.word	0x08005153
 8005130:	0800514b 	.word	0x0800514b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005134:	f7fe fc50 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005138:	61f8      	str	r0, [r7, #28]
        break;
 800513a:	e010      	b.n	800515e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800513c:	4b8f      	ldr	r3, [pc, #572]	@ (800537c <UART_SetConfig+0x56c>)
 800513e:	61fb      	str	r3, [r7, #28]
        break;
 8005140:	e00d      	b.n	800515e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005142:	f7fe fbb1 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 8005146:	61f8      	str	r0, [r7, #28]
        break;
 8005148:	e009      	b.n	800515e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800514a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800514e:	61fb      	str	r3, [r7, #28]
        break;
 8005150:	e005      	b.n	800515e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005152:	2300      	movs	r3, #0
 8005154:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800515c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 80fb 	beq.w	800535c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	685a      	ldr	r2, [r3, #4]
 800516a:	4613      	mov	r3, r2
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	4413      	add	r3, r2
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	429a      	cmp	r2, r3
 8005174:	d305      	bcc.n	8005182 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800517c:	69fa      	ldr	r2, [r7, #28]
 800517e:	429a      	cmp	r2, r3
 8005180:	d903      	bls.n	800518a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005188:	e0e8      	b.n	800535c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	2200      	movs	r2, #0
 800518e:	461c      	mov	r4, r3
 8005190:	4615      	mov	r5, r2
 8005192:	f04f 0200 	mov.w	r2, #0
 8005196:	f04f 0300 	mov.w	r3, #0
 800519a:	022b      	lsls	r3, r5, #8
 800519c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80051a0:	0222      	lsls	r2, r4, #8
 80051a2:	68f9      	ldr	r1, [r7, #12]
 80051a4:	6849      	ldr	r1, [r1, #4]
 80051a6:	0849      	lsrs	r1, r1, #1
 80051a8:	2000      	movs	r0, #0
 80051aa:	4688      	mov	r8, r1
 80051ac:	4681      	mov	r9, r0
 80051ae:	eb12 0a08 	adds.w	sl, r2, r8
 80051b2:	eb43 0b09 	adc.w	fp, r3, r9
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	603b      	str	r3, [r7, #0]
 80051be:	607a      	str	r2, [r7, #4]
 80051c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051c4:	4650      	mov	r0, sl
 80051c6:	4659      	mov	r1, fp
 80051c8:	f7fb fcfe 	bl	8000bc8 <__aeabi_uldivmod>
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	4613      	mov	r3, r2
 80051d2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051da:	d308      	bcc.n	80051ee <UART_SetConfig+0x3de>
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051e2:	d204      	bcs.n	80051ee <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	69ba      	ldr	r2, [r7, #24]
 80051ea:	60da      	str	r2, [r3, #12]
 80051ec:	e0b6      	b.n	800535c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051f4:	e0b2      	b.n	800535c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051fe:	d15e      	bne.n	80052be <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005200:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005204:	2b08      	cmp	r3, #8
 8005206:	d828      	bhi.n	800525a <UART_SetConfig+0x44a>
 8005208:	a201      	add	r2, pc, #4	@ (adr r2, 8005210 <UART_SetConfig+0x400>)
 800520a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800520e:	bf00      	nop
 8005210:	08005235 	.word	0x08005235
 8005214:	0800523d 	.word	0x0800523d
 8005218:	08005245 	.word	0x08005245
 800521c:	0800525b 	.word	0x0800525b
 8005220:	0800524b 	.word	0x0800524b
 8005224:	0800525b 	.word	0x0800525b
 8005228:	0800525b 	.word	0x0800525b
 800522c:	0800525b 	.word	0x0800525b
 8005230:	08005253 	.word	0x08005253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005234:	f7fe fbd0 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005238:	61f8      	str	r0, [r7, #28]
        break;
 800523a:	e014      	b.n	8005266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800523c:	f7fe fbe2 	bl	8003a04 <HAL_RCC_GetPCLK2Freq>
 8005240:	61f8      	str	r0, [r7, #28]
        break;
 8005242:	e010      	b.n	8005266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005244:	4b4d      	ldr	r3, [pc, #308]	@ (800537c <UART_SetConfig+0x56c>)
 8005246:	61fb      	str	r3, [r7, #28]
        break;
 8005248:	e00d      	b.n	8005266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800524a:	f7fe fb2d 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 800524e:	61f8      	str	r0, [r7, #28]
        break;
 8005250:	e009      	b.n	8005266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005256:	61fb      	str	r3, [r7, #28]
        break;
 8005258:	e005      	b.n	8005266 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800525a:	2300      	movs	r3, #0
 800525c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005264:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d077      	beq.n	800535c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	005a      	lsls	r2, r3, #1
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	085b      	lsrs	r3, r3, #1
 8005276:	441a      	add	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005280:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	2b0f      	cmp	r3, #15
 8005286:	d916      	bls.n	80052b6 <UART_SetConfig+0x4a6>
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800528e:	d212      	bcs.n	80052b6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	b29b      	uxth	r3, r3
 8005294:	f023 030f 	bic.w	r3, r3, #15
 8005298:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	085b      	lsrs	r3, r3, #1
 800529e:	b29b      	uxth	r3, r3
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	8afb      	ldrh	r3, [r7, #22]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	8afa      	ldrh	r2, [r7, #22]
 80052b2:	60da      	str	r2, [r3, #12]
 80052b4:	e052      	b.n	800535c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052bc:	e04e      	b.n	800535c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d827      	bhi.n	8005316 <UART_SetConfig+0x506>
 80052c6:	a201      	add	r2, pc, #4	@ (adr r2, 80052cc <UART_SetConfig+0x4bc>)
 80052c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052cc:	080052f1 	.word	0x080052f1
 80052d0:	080052f9 	.word	0x080052f9
 80052d4:	08005301 	.word	0x08005301
 80052d8:	08005317 	.word	0x08005317
 80052dc:	08005307 	.word	0x08005307
 80052e0:	08005317 	.word	0x08005317
 80052e4:	08005317 	.word	0x08005317
 80052e8:	08005317 	.word	0x08005317
 80052ec:	0800530f 	.word	0x0800530f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052f0:	f7fe fb72 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 80052f4:	61f8      	str	r0, [r7, #28]
        break;
 80052f6:	e014      	b.n	8005322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052f8:	f7fe fb84 	bl	8003a04 <HAL_RCC_GetPCLK2Freq>
 80052fc:	61f8      	str	r0, [r7, #28]
        break;
 80052fe:	e010      	b.n	8005322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005300:	4b1e      	ldr	r3, [pc, #120]	@ (800537c <UART_SetConfig+0x56c>)
 8005302:	61fb      	str	r3, [r7, #28]
        break;
 8005304:	e00d      	b.n	8005322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005306:	f7fe facf 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 800530a:	61f8      	str	r0, [r7, #28]
        break;
 800530c:	e009      	b.n	8005322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800530e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005312:	61fb      	str	r3, [r7, #28]
        break;
 8005314:	e005      	b.n	8005322 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005320:	bf00      	nop
    }

    if (pclk != 0U)
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d019      	beq.n	800535c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	085a      	lsrs	r2, r3, #1
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	441a      	add	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	fbb2 f3f3 	udiv	r3, r2, r3
 800533a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	2b0f      	cmp	r3, #15
 8005340:	d909      	bls.n	8005356 <UART_SetConfig+0x546>
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005348:	d205      	bcs.n	8005356 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	60da      	str	r2, [r3, #12]
 8005354:	e002      	b.n	800535c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005368:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800536c:	4618      	mov	r0, r3
 800536e:	3728      	adds	r7, #40	@ 0x28
 8005370:	46bd      	mov	sp, r7
 8005372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005376:	bf00      	nop
 8005378:	40008000 	.word	0x40008000
 800537c:	00f42400 	.word	0x00f42400

08005380 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538c:	f003 0308 	and.w	r3, r3, #8
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00a      	beq.n	80053ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f2:	f003 0304 	and.w	r3, r3, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00a      	beq.n	8005410 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	430a      	orrs	r2, r1
 800540e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00a      	beq.n	8005432 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	f003 0320 	and.w	r3, r3, #32
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00a      	beq.n	8005454 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545c:	2b00      	cmp	r3, #0
 800545e:	d01a      	beq.n	8005496 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	430a      	orrs	r2, r1
 8005474:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800547e:	d10a      	bne.n	8005496 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	605a      	str	r2, [r3, #4]
  }
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b098      	sub	sp, #96	@ 0x60
 80054c8:	af02      	add	r7, sp, #8
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054d4:	f7fc fe44 	bl	8002160 <HAL_GetTick>
 80054d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0308 	and.w	r3, r3, #8
 80054e4:	2b08      	cmp	r3, #8
 80054e6:	d12e      	bne.n	8005546 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054f0:	2200      	movs	r2, #0
 80054f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f88c 	bl	8005614 <UART_WaitOnFlagUntilTimeout>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d021      	beq.n	8005546 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800550a:	e853 3f00 	ldrex	r3, [r3]
 800550e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005512:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005516:	653b      	str	r3, [r7, #80]	@ 0x50
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	461a      	mov	r2, r3
 800551e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005520:	647b      	str	r3, [r7, #68]	@ 0x44
 8005522:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005524:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005526:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005528:	e841 2300 	strex	r3, r2, [r1]
 800552c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800552e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1e6      	bne.n	8005502 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e062      	b.n	800560c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0304 	and.w	r3, r3, #4
 8005550:	2b04      	cmp	r3, #4
 8005552:	d149      	bne.n	80055e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005554:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800555c:	2200      	movs	r2, #0
 800555e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f856 	bl	8005614 <UART_WaitOnFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d03c      	beq.n	80055e8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	623b      	str	r3, [r7, #32]
   return(result);
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	461a      	mov	r2, r3
 800558a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800558c:	633b      	str	r3, [r7, #48]	@ 0x30
 800558e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005592:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e6      	bne.n	800556e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3308      	adds	r3, #8
 80055a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0301 	bic.w	r3, r3, #1
 80055b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3308      	adds	r3, #8
 80055be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055c0:	61fa      	str	r2, [r7, #28]
 80055c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c4:	69b9      	ldr	r1, [r7, #24]
 80055c6:	69fa      	ldr	r2, [r7, #28]
 80055c8:	e841 2300 	strex	r3, r2, [r1]
 80055cc:	617b      	str	r3, [r7, #20]
   return(result);
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1e5      	bne.n	80055a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2220      	movs	r2, #32
 80055d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e011      	b.n	800560c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2220      	movs	r2, #32
 80055ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2220      	movs	r2, #32
 80055f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3758      	adds	r7, #88	@ 0x58
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	603b      	str	r3, [r7, #0]
 8005620:	4613      	mov	r3, r2
 8005622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005624:	e049      	b.n	80056ba <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562c:	d045      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800562e:	f7fc fd97 	bl	8002160 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	429a      	cmp	r2, r3
 800563c:	d302      	bcc.n	8005644 <UART_WaitOnFlagUntilTimeout+0x30>
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d101      	bne.n	8005648 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e048      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0304 	and.w	r3, r3, #4
 8005652:	2b00      	cmp	r3, #0
 8005654:	d031      	beq.n	80056ba <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	69db      	ldr	r3, [r3, #28]
 800565c:	f003 0308 	and.w	r3, r3, #8
 8005660:	2b08      	cmp	r3, #8
 8005662:	d110      	bne.n	8005686 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2208      	movs	r2, #8
 800566a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 f8ff 	bl	8005870 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2208      	movs	r2, #8
 8005676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e029      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005694:	d111      	bne.n	80056ba <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800569e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f000 f8e5 	bl	8005870 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2220      	movs	r2, #32
 80056aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e00f      	b.n	80056da <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	69da      	ldr	r2, [r3, #28]
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	4013      	ands	r3, r2
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	bf0c      	ite	eq
 80056ca:	2301      	moveq	r3, #1
 80056cc:	2300      	movne	r3, #0
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	461a      	mov	r2, r3
 80056d2:	79fb      	ldrb	r3, [r7, #7]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d0a6      	beq.n	8005626 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
	...

080056e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b097      	sub	sp, #92	@ 0x5c
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	4613      	mov	r3, r2
 80056f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	88fa      	ldrh	r2, [r7, #6]
 80056fc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	88fa      	ldrh	r2, [r7, #6]
 8005704:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005716:	d10e      	bne.n	8005736 <UART_Start_Receive_IT+0x52>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d105      	bne.n	800572c <UART_Start_Receive_IT+0x48>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005726:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800572a:	e02d      	b.n	8005788 <UART_Start_Receive_IT+0xa4>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	22ff      	movs	r2, #255	@ 0xff
 8005730:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005734:	e028      	b.n	8005788 <UART_Start_Receive_IT+0xa4>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d10d      	bne.n	800575a <UART_Start_Receive_IT+0x76>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d104      	bne.n	8005750 <UART_Start_Receive_IT+0x6c>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	22ff      	movs	r2, #255	@ 0xff
 800574a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800574e:	e01b      	b.n	8005788 <UART_Start_Receive_IT+0xa4>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	227f      	movs	r2, #127	@ 0x7f
 8005754:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005758:	e016      	b.n	8005788 <UART_Start_Receive_IT+0xa4>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005762:	d10d      	bne.n	8005780 <UART_Start_Receive_IT+0x9c>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d104      	bne.n	8005776 <UART_Start_Receive_IT+0x92>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	227f      	movs	r2, #127	@ 0x7f
 8005770:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005774:	e008      	b.n	8005788 <UART_Start_Receive_IT+0xa4>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	223f      	movs	r2, #63	@ 0x3f
 800577a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800577e:	e003      	b.n	8005788 <UART_Start_Receive_IT+0xa4>
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2222      	movs	r2, #34	@ 0x22
 8005794:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3308      	adds	r3, #8
 800579e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057a2:	e853 3f00 	ldrex	r3, [r3]
 80057a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057aa:	f043 0301 	orr.w	r3, r3, #1
 80057ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	3308      	adds	r3, #8
 80057b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80057ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80057be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057c0:	e841 2300 	strex	r3, r2, [r1]
 80057c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80057c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1e5      	bne.n	8005798 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057d4:	d107      	bne.n	80057e6 <UART_Start_Receive_IT+0x102>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d103      	bne.n	80057e6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	4a21      	ldr	r2, [pc, #132]	@ (8005868 <UART_Start_Receive_IT+0x184>)
 80057e2:	669a      	str	r2, [r3, #104]	@ 0x68
 80057e4:	e002      	b.n	80057ec <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4a20      	ldr	r2, [pc, #128]	@ (800586c <UART_Start_Receive_IT+0x188>)
 80057ea:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d019      	beq.n	8005828 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fc:	e853 3f00 	ldrex	r3, [r3]
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005804:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005808:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	461a      	mov	r2, r3
 8005810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005812:	637b      	str	r3, [r7, #52]	@ 0x34
 8005814:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005818:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800581a:	e841 2300 	strex	r3, r2, [r1]
 800581e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1e6      	bne.n	80057f4 <UART_Start_Receive_IT+0x110>
 8005826:	e018      	b.n	800585a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	e853 3f00 	ldrex	r3, [r3]
 8005834:	613b      	str	r3, [r7, #16]
   return(result);
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	f043 0320 	orr.w	r3, r3, #32
 800583c:	653b      	str	r3, [r7, #80]	@ 0x50
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	461a      	mov	r2, r3
 8005844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005846:	623b      	str	r3, [r7, #32]
 8005848:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584a:	69f9      	ldr	r1, [r7, #28]
 800584c:	6a3a      	ldr	r2, [r7, #32]
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	61bb      	str	r3, [r7, #24]
   return(result);
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e6      	bne.n	8005828 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	375c      	adds	r7, #92	@ 0x5c
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	08005b75 	.word	0x08005b75
 800586c:	080059b9 	.word	0x080059b9

08005870 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005870:	b480      	push	{r7}
 8005872:	b095      	sub	sp, #84	@ 0x54
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005880:	e853 3f00 	ldrex	r3, [r3]
 8005884:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005888:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800588c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	461a      	mov	r2, r3
 8005894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005896:	643b      	str	r3, [r7, #64]	@ 0x40
 8005898:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800589c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800589e:	e841 2300 	strex	r3, r2, [r1]
 80058a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1e6      	bne.n	8005878 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3308      	adds	r3, #8
 80058b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	e853 3f00 	ldrex	r3, [r3]
 80058b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	f023 0301 	bic.w	r3, r3, #1
 80058c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	3308      	adds	r3, #8
 80058c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058d2:	e841 2300 	strex	r3, r2, [r1]
 80058d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1e5      	bne.n	80058aa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d118      	bne.n	8005918 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	f023 0310 	bic.w	r3, r3, #16
 80058fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	461a      	mov	r2, r3
 8005902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005904:	61bb      	str	r3, [r7, #24]
 8005906:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005908:	6979      	ldr	r1, [r7, #20]
 800590a:	69ba      	ldr	r2, [r7, #24]
 800590c:	e841 2300 	strex	r3, r2, [r1]
 8005910:	613b      	str	r3, [r7, #16]
   return(result);
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e6      	bne.n	80058e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2220      	movs	r2, #32
 800591c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800592c:	bf00      	nop
 800592e:	3754      	adds	r7, #84	@ 0x54
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005944:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f7fc fa8a 	bl	8001e70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800595c:	bf00      	nop
 800595e:	3710      	adds	r7, #16
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b088      	sub	sp, #32
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	e853 3f00 	ldrex	r3, [r3]
 8005978:	60bb      	str	r3, [r7, #8]
   return(result);
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005980:	61fb      	str	r3, [r7, #28]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	461a      	mov	r2, r3
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	61bb      	str	r3, [r7, #24]
 800598c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598e:	6979      	ldr	r1, [r7, #20]
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	e841 2300 	strex	r3, r2, [r1]
 8005996:	613b      	str	r3, [r7, #16]
   return(result);
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1e6      	bne.n	800596c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2220      	movs	r2, #32
 80059a2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7ff fa1a 	bl	8004de4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059b0:	bf00      	nop
 80059b2:	3720      	adds	r7, #32
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b09c      	sub	sp, #112	@ 0x70
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80059c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059d0:	2b22      	cmp	r3, #34	@ 0x22
 80059d2:	f040 80be 	bne.w	8005b52 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80059dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80059e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80059e4:	b2d9      	uxtb	r1, r3
 80059e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f0:	400a      	ands	r2, r1
 80059f2:	b2d2      	uxtb	r2, r2
 80059f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fa:	1c5a      	adds	r2, r3, #1
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f040 80a3 	bne.w	8005b66 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a28:	e853 3f00 	ldrex	r3, [r3]
 8005a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e6      	bne.n	8005a20 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3308      	adds	r3, #8
 8005a58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a5c:	e853 3f00 	ldrex	r3, [r3]
 8005a60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a64:	f023 0301 	bic.w	r3, r3, #1
 8005a68:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3308      	adds	r3, #8
 8005a70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005a72:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a7a:	e841 2300 	strex	r3, r2, [r1]
 8005a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1e5      	bne.n	8005a52 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a34      	ldr	r2, [pc, #208]	@ (8005b70 <UART_RxISR_8BIT+0x1b8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d01f      	beq.n	8005ae4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d018      	beq.n	8005ae4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aba:	e853 3f00 	ldrex	r3, [r3]
 8005abe:	623b      	str	r3, [r7, #32]
   return(result);
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ac6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	461a      	mov	r2, r3
 8005ace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ad0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ad2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ad8:	e841 2300 	strex	r3, r2, [r1]
 8005adc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1e6      	bne.n	8005ab2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d12e      	bne.n	8005b4a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	e853 3f00 	ldrex	r3, [r3]
 8005afe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0310 	bic.w	r3, r3, #16
 8005b06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b10:	61fb      	str	r3, [r7, #28]
 8005b12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	69b9      	ldr	r1, [r7, #24]
 8005b16:	69fa      	ldr	r2, [r7, #28]
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e6      	bne.n	8005af2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	f003 0310 	and.w	r3, r3, #16
 8005b2e:	2b10      	cmp	r3, #16
 8005b30:	d103      	bne.n	8005b3a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2210      	movs	r2, #16
 8005b38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005b40:	4619      	mov	r1, r3
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f7ff f958 	bl	8004df8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005b48:	e00d      	b.n	8005b66 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f7fc f96e 	bl	8001e2c <HAL_UART_RxCpltCallback>
}
 8005b50:	e009      	b.n	8005b66 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	8b1b      	ldrh	r3, [r3, #24]
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0208 	orr.w	r2, r2, #8
 8005b62:	b292      	uxth	r2, r2
 8005b64:	831a      	strh	r2, [r3, #24]
}
 8005b66:	bf00      	nop
 8005b68:	3770      	adds	r7, #112	@ 0x70
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	40008000 	.word	0x40008000

08005b74 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b09c      	sub	sp, #112	@ 0x70
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005b82:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b8c:	2b22      	cmp	r3, #34	@ 0x22
 8005b8e:	f040 80be 	bne.w	8005d0e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005b98:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ba0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005ba2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005ba6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005baa:	4013      	ands	r3, r2
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bb0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb6:	1c9a      	adds	r2, r3, #2
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	b29a      	uxth	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f040 80a3 	bne.w	8005d22 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005be4:	e853 3f00 	ldrex	r3, [r3]
 8005be8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005bea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bf0:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bfa:	657b      	str	r3, [r7, #84]	@ 0x54
 8005bfc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005c00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005c02:	e841 2300 	strex	r3, r2, [r1]
 8005c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1e6      	bne.n	8005bdc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	3308      	adds	r3, #8
 8005c14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c18:	e853 3f00 	ldrex	r3, [r3]
 8005c1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c20:	f023 0301 	bic.w	r3, r3, #1
 8005c24:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	3308      	adds	r3, #8
 8005c2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005c2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c36:	e841 2300 	strex	r3, r2, [r1]
 8005c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1e5      	bne.n	8005c0e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2220      	movs	r2, #32
 8005c46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a34      	ldr	r2, [pc, #208]	@ (8005d2c <UART_RxISR_16BIT+0x1b8>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d01f      	beq.n	8005ca0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d018      	beq.n	8005ca0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c74:	6a3b      	ldr	r3, [r7, #32]
 8005c76:	e853 3f00 	ldrex	r3, [r3]
 8005c7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	461a      	mov	r2, r3
 8005c8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c8e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c94:	e841 2300 	strex	r3, r2, [r1]
 8005c98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1e6      	bne.n	8005c6e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d12e      	bne.n	8005d06 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	e853 3f00 	ldrex	r3, [r3]
 8005cba:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	f023 0310 	bic.w	r3, r3, #16
 8005cc2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	461a      	mov	r2, r3
 8005cca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ccc:	61bb      	str	r3, [r7, #24]
 8005cce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd0:	6979      	ldr	r1, [r7, #20]
 8005cd2:	69ba      	ldr	r2, [r7, #24]
 8005cd4:	e841 2300 	strex	r3, r2, [r1]
 8005cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1e6      	bne.n	8005cae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	f003 0310 	and.w	r3, r3, #16
 8005cea:	2b10      	cmp	r3, #16
 8005cec:	d103      	bne.n	8005cf6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2210      	movs	r2, #16
 8005cf4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7ff f87a 	bl	8004df8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d04:	e00d      	b.n	8005d22 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f7fc f890 	bl	8001e2c <HAL_UART_RxCpltCallback>
}
 8005d0c:	e009      	b.n	8005d22 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	8b1b      	ldrh	r3, [r3, #24]
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f042 0208 	orr.w	r2, r2, #8
 8005d1e:	b292      	uxth	r2, r2
 8005d20:	831a      	strh	r2, [r3, #24]
}
 8005d22:	bf00      	nop
 8005d24:	3770      	adds	r7, #112	@ 0x70
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	40008000 	.word	0x40008000

08005d30 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005d38:	bf00      	nop
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d44:	b084      	sub	sp, #16
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b084      	sub	sp, #16
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
 8005d4e:	f107 001c 	add.w	r0, r7, #28
 8005d52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 fa66 	bl	8006234 <USB_CoreReset>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8005d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d106      	bne.n	8005d80 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d76:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d7e:	e005      	b.n	8005d8c <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d98:	b004      	add	sp, #16
 8005d9a:	4770      	bx	lr

08005d9c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f023 0201 	bic.w	r2, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b084      	sub	sp, #16
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005dda:	78fb      	ldrb	r3, [r7, #3]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d115      	bne.n	8005e0c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005dec:	2001      	movs	r0, #1
 8005dee:	f7fc f9c3 	bl	8002178 <HAL_Delay>
      ms++;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	3301      	adds	r3, #1
 8005df6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 fa0d 	bl	8006218 <USB_GetMode>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d01e      	beq.n	8005e42 <USB_SetCurrentMode+0x84>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2b31      	cmp	r3, #49	@ 0x31
 8005e08:	d9f0      	bls.n	8005dec <USB_SetCurrentMode+0x2e>
 8005e0a:	e01a      	b.n	8005e42 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005e0c:	78fb      	ldrb	r3, [r7, #3]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d115      	bne.n	8005e3e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005e1e:	2001      	movs	r0, #1
 8005e20:	f7fc f9aa 	bl	8002178 <HAL_Delay>
      ms++;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	3301      	adds	r3, #1
 8005e28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f9f4 	bl	8006218 <USB_GetMode>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <USB_SetCurrentMode+0x84>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2b31      	cmp	r3, #49	@ 0x31
 8005e3a:	d9f0      	bls.n	8005e1e <USB_SetCurrentMode+0x60>
 8005e3c:	e001      	b.n	8005e42 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e005      	b.n	8005e4e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2b32      	cmp	r3, #50	@ 0x32
 8005e46:	d101      	bne.n	8005e4c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e000      	b.n	8005e4e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
	...

08005e58 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e58:	b084      	sub	sp, #16
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b086      	sub	sp, #24
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
 8005e62:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005e66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005e72:	2300      	movs	r3, #0
 8005e74:	613b      	str	r3, [r7, #16]
 8005e76:	e009      	b.n	8005e8c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	3340      	adds	r3, #64	@ 0x40
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4413      	add	r3, r2
 8005e82:	2200      	movs	r2, #0
 8005e84:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	613b      	str	r3, [r7, #16]
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	2b0e      	cmp	r3, #14
 8005e90:	d9f2      	bls.n	8005e78 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005e92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d11c      	bne.n	8005ed2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ea6:	f043 0302 	orr.w	r3, r3, #2
 8005eaa:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	e005      	b.n	8005ede <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005eea:	2103      	movs	r1, #3
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 f959 	bl	80061a4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ef2:	2110      	movs	r1, #16
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f000 f8f1 	bl	80060dc <USB_FlushTxFifo>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d001      	beq.n	8005f04 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 f91d 	bl	8006144 <USB_FlushRxFifo>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f26:	461a      	mov	r2, r3
 8005f28:	2300      	movs	r3, #0
 8005f2a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f32:	461a      	mov	r2, r3
 8005f34:	2300      	movs	r3, #0
 8005f36:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f38:	2300      	movs	r3, #0
 8005f3a:	613b      	str	r3, [r7, #16]
 8005f3c:	e043      	b.n	8005fc6 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	015a      	lsls	r2, r3, #5
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	4413      	add	r3, r2
 8005f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f54:	d118      	bne.n	8005f88 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10a      	bne.n	8005f72 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	015a      	lsls	r2, r3, #5
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	4413      	add	r3, r2
 8005f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f68:	461a      	mov	r2, r3
 8005f6a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	e013      	b.n	8005f9a <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	015a      	lsls	r2, r3, #5
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	4413      	add	r3, r2
 8005f7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f7e:	461a      	mov	r2, r3
 8005f80:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005f84:	6013      	str	r3, [r2, #0]
 8005f86:	e008      	b.n	8005f9a <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f94:	461a      	mov	r2, r3
 8005f96:	2300      	movs	r3, #0
 8005f98:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	015a      	lsls	r2, r3, #5
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	2300      	movs	r3, #0
 8005faa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	015a      	lsls	r2, r3, #5
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fb8:	461a      	mov	r2, r3
 8005fba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005fbe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	613b      	str	r3, [r7, #16]
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc8:	693a      	ldr	r2, [r7, #16]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d3b7      	bcc.n	8005f3e <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005fce:	2300      	movs	r3, #0
 8005fd0:	613b      	str	r3, [r7, #16]
 8005fd2:	e043      	b.n	800605c <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	015a      	lsls	r2, r3, #5
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	4413      	add	r3, r2
 8005fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fe6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fea:	d118      	bne.n	800601e <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10a      	bne.n	8006008 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	015a      	lsls	r2, r3, #5
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ffe:	461a      	mov	r2, r3
 8006000:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	e013      	b.n	8006030 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	015a      	lsls	r2, r3, #5
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	4413      	add	r3, r2
 8006010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006014:	461a      	mov	r2, r3
 8006016:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800601a:	6013      	str	r3, [r2, #0]
 800601c:	e008      	b.n	8006030 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	015a      	lsls	r2, r3, #5
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	4413      	add	r3, r2
 8006026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800602a:	461a      	mov	r2, r3
 800602c:	2300      	movs	r3, #0
 800602e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	4413      	add	r3, r2
 8006038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800603c:	461a      	mov	r2, r3
 800603e:	2300      	movs	r3, #0
 8006040:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800604e:	461a      	mov	r2, r3
 8006050:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006054:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	3301      	adds	r3, #1
 800605a:	613b      	str	r3, [r7, #16]
 800605c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	429a      	cmp	r2, r3
 8006062:	d3b7      	bcc.n	8005fd4 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006072:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006076:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006084:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	f043 0210 	orr.w	r2, r3, #16
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	699a      	ldr	r2, [r3, #24]
 8006096:	4b10      	ldr	r3, [pc, #64]	@ (80060d8 <USB_DevInit+0x280>)
 8006098:	4313      	orrs	r3, r2
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800609e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d005      	beq.n	80060b0 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	f043 0208 	orr.w	r2, r3, #8
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80060b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d107      	bne.n	80060c6 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060be:	f043 0304 	orr.w	r3, r3, #4
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80060c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3718      	adds	r7, #24
 80060cc:	46bd      	mov	sp, r7
 80060ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060d2:	b004      	add	sp, #16
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	803c3800 	.word	0x803c3800

080060dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	3301      	adds	r3, #1
 80060ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	4a13      	ldr	r2, [pc, #76]	@ (8006140 <USB_FlushTxFifo+0x64>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d901      	bls.n	80060fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e01b      	b.n	8006134 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	691b      	ldr	r3, [r3, #16]
 8006100:	2b00      	cmp	r3, #0
 8006102:	daf2      	bge.n	80060ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	019b      	lsls	r3, r3, #6
 800610c:	f043 0220 	orr.w	r2, r3, #32
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	3301      	adds	r3, #1
 8006118:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	4a08      	ldr	r2, [pc, #32]	@ (8006140 <USB_FlushTxFifo+0x64>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d901      	bls.n	8006126 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e006      	b.n	8006134 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	f003 0320 	and.w	r3, r3, #32
 800612e:	2b20      	cmp	r3, #32
 8006130:	d0f0      	beq.n	8006114 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3714      	adds	r7, #20
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	00030d40 	.word	0x00030d40

08006144 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800614c:	2300      	movs	r3, #0
 800614e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	3301      	adds	r3, #1
 8006154:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	4a11      	ldr	r2, [pc, #68]	@ (80061a0 <USB_FlushRxFifo+0x5c>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d901      	bls.n	8006162 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800615e:	2303      	movs	r3, #3
 8006160:	e018      	b.n	8006194 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	2b00      	cmp	r3, #0
 8006168:	daf2      	bge.n	8006150 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800616a:	2300      	movs	r3, #0
 800616c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2210      	movs	r2, #16
 8006172:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	3301      	adds	r3, #1
 8006178:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4a08      	ldr	r2, [pc, #32]	@ (80061a0 <USB_FlushRxFifo+0x5c>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d901      	bls.n	8006186 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e006      	b.n	8006194 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	f003 0310 	and.w	r3, r3, #16
 800618e:	2b10      	cmp	r3, #16
 8006190:	d0f0      	beq.n	8006174 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr
 80061a0:	00030d40 	.word	0x00030d40

080061a4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	78fb      	ldrb	r3, [r7, #3]
 80061be:	68f9      	ldr	r1, [r7, #12]
 80061c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061c4:	4313      	orrs	r3, r2
 80061c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b085      	sub	sp, #20
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80061f0:	f023 0303 	bic.w	r3, r3, #3
 80061f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006204:	f043 0302 	orr.w	r3, r3, #2
 8006208:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3714      	adds	r7, #20
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	695b      	ldr	r3, [r3, #20]
 8006224:	f003 0301 	and.w	r3, r3, #1
}
 8006228:	4618      	mov	r0, r3
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800623c:	2300      	movs	r3, #0
 800623e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	3301      	adds	r3, #1
 8006244:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	4a13      	ldr	r2, [pc, #76]	@ (8006298 <USB_CoreReset+0x64>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d901      	bls.n	8006252 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800624e:	2303      	movs	r3, #3
 8006250:	e01b      	b.n	800628a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	691b      	ldr	r3, [r3, #16]
 8006256:	2b00      	cmp	r3, #0
 8006258:	daf2      	bge.n	8006240 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	f043 0201 	orr.w	r2, r3, #1
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3301      	adds	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	4a09      	ldr	r2, [pc, #36]	@ (8006298 <USB_CoreReset+0x64>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d901      	bls.n	800627c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e006      	b.n	800628a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b01      	cmp	r3, #1
 8006286:	d0f0      	beq.n	800626a <USB_CoreReset+0x36>

  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3714      	adds	r7, #20
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	00030d40 	.word	0x00030d40

0800629c <__cvt>:
 800629c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062a0:	ec57 6b10 	vmov	r6, r7, d0
 80062a4:	2f00      	cmp	r7, #0
 80062a6:	460c      	mov	r4, r1
 80062a8:	4619      	mov	r1, r3
 80062aa:	463b      	mov	r3, r7
 80062ac:	bfbb      	ittet	lt
 80062ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80062b2:	461f      	movlt	r7, r3
 80062b4:	2300      	movge	r3, #0
 80062b6:	232d      	movlt	r3, #45	@ 0x2d
 80062b8:	700b      	strb	r3, [r1, #0]
 80062ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80062c0:	4691      	mov	r9, r2
 80062c2:	f023 0820 	bic.w	r8, r3, #32
 80062c6:	bfbc      	itt	lt
 80062c8:	4632      	movlt	r2, r6
 80062ca:	4616      	movlt	r6, r2
 80062cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062d0:	d005      	beq.n	80062de <__cvt+0x42>
 80062d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80062d6:	d100      	bne.n	80062da <__cvt+0x3e>
 80062d8:	3401      	adds	r4, #1
 80062da:	2102      	movs	r1, #2
 80062dc:	e000      	b.n	80062e0 <__cvt+0x44>
 80062de:	2103      	movs	r1, #3
 80062e0:	ab03      	add	r3, sp, #12
 80062e2:	9301      	str	r3, [sp, #4]
 80062e4:	ab02      	add	r3, sp, #8
 80062e6:	9300      	str	r3, [sp, #0]
 80062e8:	ec47 6b10 	vmov	d0, r6, r7
 80062ec:	4653      	mov	r3, sl
 80062ee:	4622      	mov	r2, r4
 80062f0:	f000 fe8e 	bl	8007010 <_dtoa_r>
 80062f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80062f8:	4605      	mov	r5, r0
 80062fa:	d119      	bne.n	8006330 <__cvt+0x94>
 80062fc:	f019 0f01 	tst.w	r9, #1
 8006300:	d00e      	beq.n	8006320 <__cvt+0x84>
 8006302:	eb00 0904 	add.w	r9, r0, r4
 8006306:	2200      	movs	r2, #0
 8006308:	2300      	movs	r3, #0
 800630a:	4630      	mov	r0, r6
 800630c:	4639      	mov	r1, r7
 800630e:	f7fa fbeb 	bl	8000ae8 <__aeabi_dcmpeq>
 8006312:	b108      	cbz	r0, 8006318 <__cvt+0x7c>
 8006314:	f8cd 900c 	str.w	r9, [sp, #12]
 8006318:	2230      	movs	r2, #48	@ 0x30
 800631a:	9b03      	ldr	r3, [sp, #12]
 800631c:	454b      	cmp	r3, r9
 800631e:	d31e      	bcc.n	800635e <__cvt+0xc2>
 8006320:	9b03      	ldr	r3, [sp, #12]
 8006322:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006324:	1b5b      	subs	r3, r3, r5
 8006326:	4628      	mov	r0, r5
 8006328:	6013      	str	r3, [r2, #0]
 800632a:	b004      	add	sp, #16
 800632c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006330:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006334:	eb00 0904 	add.w	r9, r0, r4
 8006338:	d1e5      	bne.n	8006306 <__cvt+0x6a>
 800633a:	7803      	ldrb	r3, [r0, #0]
 800633c:	2b30      	cmp	r3, #48	@ 0x30
 800633e:	d10a      	bne.n	8006356 <__cvt+0xba>
 8006340:	2200      	movs	r2, #0
 8006342:	2300      	movs	r3, #0
 8006344:	4630      	mov	r0, r6
 8006346:	4639      	mov	r1, r7
 8006348:	f7fa fbce 	bl	8000ae8 <__aeabi_dcmpeq>
 800634c:	b918      	cbnz	r0, 8006356 <__cvt+0xba>
 800634e:	f1c4 0401 	rsb	r4, r4, #1
 8006352:	f8ca 4000 	str.w	r4, [sl]
 8006356:	f8da 3000 	ldr.w	r3, [sl]
 800635a:	4499      	add	r9, r3
 800635c:	e7d3      	b.n	8006306 <__cvt+0x6a>
 800635e:	1c59      	adds	r1, r3, #1
 8006360:	9103      	str	r1, [sp, #12]
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e7d9      	b.n	800631a <__cvt+0x7e>

08006366 <__exponent>:
 8006366:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006368:	2900      	cmp	r1, #0
 800636a:	bfba      	itte	lt
 800636c:	4249      	neglt	r1, r1
 800636e:	232d      	movlt	r3, #45	@ 0x2d
 8006370:	232b      	movge	r3, #43	@ 0x2b
 8006372:	2909      	cmp	r1, #9
 8006374:	7002      	strb	r2, [r0, #0]
 8006376:	7043      	strb	r3, [r0, #1]
 8006378:	dd29      	ble.n	80063ce <__exponent+0x68>
 800637a:	f10d 0307 	add.w	r3, sp, #7
 800637e:	461d      	mov	r5, r3
 8006380:	270a      	movs	r7, #10
 8006382:	461a      	mov	r2, r3
 8006384:	fbb1 f6f7 	udiv	r6, r1, r7
 8006388:	fb07 1416 	mls	r4, r7, r6, r1
 800638c:	3430      	adds	r4, #48	@ 0x30
 800638e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006392:	460c      	mov	r4, r1
 8006394:	2c63      	cmp	r4, #99	@ 0x63
 8006396:	f103 33ff 	add.w	r3, r3, #4294967295
 800639a:	4631      	mov	r1, r6
 800639c:	dcf1      	bgt.n	8006382 <__exponent+0x1c>
 800639e:	3130      	adds	r1, #48	@ 0x30
 80063a0:	1e94      	subs	r4, r2, #2
 80063a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80063a6:	1c41      	adds	r1, r0, #1
 80063a8:	4623      	mov	r3, r4
 80063aa:	42ab      	cmp	r3, r5
 80063ac:	d30a      	bcc.n	80063c4 <__exponent+0x5e>
 80063ae:	f10d 0309 	add.w	r3, sp, #9
 80063b2:	1a9b      	subs	r3, r3, r2
 80063b4:	42ac      	cmp	r4, r5
 80063b6:	bf88      	it	hi
 80063b8:	2300      	movhi	r3, #0
 80063ba:	3302      	adds	r3, #2
 80063bc:	4403      	add	r3, r0
 80063be:	1a18      	subs	r0, r3, r0
 80063c0:	b003      	add	sp, #12
 80063c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80063c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80063cc:	e7ed      	b.n	80063aa <__exponent+0x44>
 80063ce:	2330      	movs	r3, #48	@ 0x30
 80063d0:	3130      	adds	r1, #48	@ 0x30
 80063d2:	7083      	strb	r3, [r0, #2]
 80063d4:	70c1      	strb	r1, [r0, #3]
 80063d6:	1d03      	adds	r3, r0, #4
 80063d8:	e7f1      	b.n	80063be <__exponent+0x58>
	...

080063dc <_printf_float>:
 80063dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e0:	b08d      	sub	sp, #52	@ 0x34
 80063e2:	460c      	mov	r4, r1
 80063e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80063e8:	4616      	mov	r6, r2
 80063ea:	461f      	mov	r7, r3
 80063ec:	4605      	mov	r5, r0
 80063ee:	f000 fd01 	bl	8006df4 <_localeconv_r>
 80063f2:	6803      	ldr	r3, [r0, #0]
 80063f4:	9304      	str	r3, [sp, #16]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7f9 ff4a 	bl	8000290 <strlen>
 80063fc:	2300      	movs	r3, #0
 80063fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006400:	f8d8 3000 	ldr.w	r3, [r8]
 8006404:	9005      	str	r0, [sp, #20]
 8006406:	3307      	adds	r3, #7
 8006408:	f023 0307 	bic.w	r3, r3, #7
 800640c:	f103 0208 	add.w	r2, r3, #8
 8006410:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006414:	f8d4 b000 	ldr.w	fp, [r4]
 8006418:	f8c8 2000 	str.w	r2, [r8]
 800641c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006420:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006424:	9307      	str	r3, [sp, #28]
 8006426:	f8cd 8018 	str.w	r8, [sp, #24]
 800642a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800642e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006432:	4b9c      	ldr	r3, [pc, #624]	@ (80066a4 <_printf_float+0x2c8>)
 8006434:	f04f 32ff 	mov.w	r2, #4294967295
 8006438:	f7fa fb88 	bl	8000b4c <__aeabi_dcmpun>
 800643c:	bb70      	cbnz	r0, 800649c <_printf_float+0xc0>
 800643e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006442:	4b98      	ldr	r3, [pc, #608]	@ (80066a4 <_printf_float+0x2c8>)
 8006444:	f04f 32ff 	mov.w	r2, #4294967295
 8006448:	f7fa fb62 	bl	8000b10 <__aeabi_dcmple>
 800644c:	bb30      	cbnz	r0, 800649c <_printf_float+0xc0>
 800644e:	2200      	movs	r2, #0
 8006450:	2300      	movs	r3, #0
 8006452:	4640      	mov	r0, r8
 8006454:	4649      	mov	r1, r9
 8006456:	f7fa fb51 	bl	8000afc <__aeabi_dcmplt>
 800645a:	b110      	cbz	r0, 8006462 <_printf_float+0x86>
 800645c:	232d      	movs	r3, #45	@ 0x2d
 800645e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006462:	4a91      	ldr	r2, [pc, #580]	@ (80066a8 <_printf_float+0x2cc>)
 8006464:	4b91      	ldr	r3, [pc, #580]	@ (80066ac <_printf_float+0x2d0>)
 8006466:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800646a:	bf94      	ite	ls
 800646c:	4690      	movls	r8, r2
 800646e:	4698      	movhi	r8, r3
 8006470:	2303      	movs	r3, #3
 8006472:	6123      	str	r3, [r4, #16]
 8006474:	f02b 0304 	bic.w	r3, fp, #4
 8006478:	6023      	str	r3, [r4, #0]
 800647a:	f04f 0900 	mov.w	r9, #0
 800647e:	9700      	str	r7, [sp, #0]
 8006480:	4633      	mov	r3, r6
 8006482:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006484:	4621      	mov	r1, r4
 8006486:	4628      	mov	r0, r5
 8006488:	f000 f9d2 	bl	8006830 <_printf_common>
 800648c:	3001      	adds	r0, #1
 800648e:	f040 808d 	bne.w	80065ac <_printf_float+0x1d0>
 8006492:	f04f 30ff 	mov.w	r0, #4294967295
 8006496:	b00d      	add	sp, #52	@ 0x34
 8006498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649c:	4642      	mov	r2, r8
 800649e:	464b      	mov	r3, r9
 80064a0:	4640      	mov	r0, r8
 80064a2:	4649      	mov	r1, r9
 80064a4:	f7fa fb52 	bl	8000b4c <__aeabi_dcmpun>
 80064a8:	b140      	cbz	r0, 80064bc <_printf_float+0xe0>
 80064aa:	464b      	mov	r3, r9
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	bfbc      	itt	lt
 80064b0:	232d      	movlt	r3, #45	@ 0x2d
 80064b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80064b6:	4a7e      	ldr	r2, [pc, #504]	@ (80066b0 <_printf_float+0x2d4>)
 80064b8:	4b7e      	ldr	r3, [pc, #504]	@ (80066b4 <_printf_float+0x2d8>)
 80064ba:	e7d4      	b.n	8006466 <_printf_float+0x8a>
 80064bc:	6863      	ldr	r3, [r4, #4]
 80064be:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80064c2:	9206      	str	r2, [sp, #24]
 80064c4:	1c5a      	adds	r2, r3, #1
 80064c6:	d13b      	bne.n	8006540 <_printf_float+0x164>
 80064c8:	2306      	movs	r3, #6
 80064ca:	6063      	str	r3, [r4, #4]
 80064cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80064d0:	2300      	movs	r3, #0
 80064d2:	6022      	str	r2, [r4, #0]
 80064d4:	9303      	str	r3, [sp, #12]
 80064d6:	ab0a      	add	r3, sp, #40	@ 0x28
 80064d8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80064dc:	ab09      	add	r3, sp, #36	@ 0x24
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	6861      	ldr	r1, [r4, #4]
 80064e2:	ec49 8b10 	vmov	d0, r8, r9
 80064e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80064ea:	4628      	mov	r0, r5
 80064ec:	f7ff fed6 	bl	800629c <__cvt>
 80064f0:	9b06      	ldr	r3, [sp, #24]
 80064f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064f4:	2b47      	cmp	r3, #71	@ 0x47
 80064f6:	4680      	mov	r8, r0
 80064f8:	d129      	bne.n	800654e <_printf_float+0x172>
 80064fa:	1cc8      	adds	r0, r1, #3
 80064fc:	db02      	blt.n	8006504 <_printf_float+0x128>
 80064fe:	6863      	ldr	r3, [r4, #4]
 8006500:	4299      	cmp	r1, r3
 8006502:	dd41      	ble.n	8006588 <_printf_float+0x1ac>
 8006504:	f1aa 0a02 	sub.w	sl, sl, #2
 8006508:	fa5f fa8a 	uxtb.w	sl, sl
 800650c:	3901      	subs	r1, #1
 800650e:	4652      	mov	r2, sl
 8006510:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006514:	9109      	str	r1, [sp, #36]	@ 0x24
 8006516:	f7ff ff26 	bl	8006366 <__exponent>
 800651a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800651c:	1813      	adds	r3, r2, r0
 800651e:	2a01      	cmp	r2, #1
 8006520:	4681      	mov	r9, r0
 8006522:	6123      	str	r3, [r4, #16]
 8006524:	dc02      	bgt.n	800652c <_printf_float+0x150>
 8006526:	6822      	ldr	r2, [r4, #0]
 8006528:	07d2      	lsls	r2, r2, #31
 800652a:	d501      	bpl.n	8006530 <_printf_float+0x154>
 800652c:	3301      	adds	r3, #1
 800652e:	6123      	str	r3, [r4, #16]
 8006530:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0a2      	beq.n	800647e <_printf_float+0xa2>
 8006538:	232d      	movs	r3, #45	@ 0x2d
 800653a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800653e:	e79e      	b.n	800647e <_printf_float+0xa2>
 8006540:	9a06      	ldr	r2, [sp, #24]
 8006542:	2a47      	cmp	r2, #71	@ 0x47
 8006544:	d1c2      	bne.n	80064cc <_printf_float+0xf0>
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1c0      	bne.n	80064cc <_printf_float+0xf0>
 800654a:	2301      	movs	r3, #1
 800654c:	e7bd      	b.n	80064ca <_printf_float+0xee>
 800654e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006552:	d9db      	bls.n	800650c <_printf_float+0x130>
 8006554:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006558:	d118      	bne.n	800658c <_printf_float+0x1b0>
 800655a:	2900      	cmp	r1, #0
 800655c:	6863      	ldr	r3, [r4, #4]
 800655e:	dd0b      	ble.n	8006578 <_printf_float+0x19c>
 8006560:	6121      	str	r1, [r4, #16]
 8006562:	b913      	cbnz	r3, 800656a <_printf_float+0x18e>
 8006564:	6822      	ldr	r2, [r4, #0]
 8006566:	07d0      	lsls	r0, r2, #31
 8006568:	d502      	bpl.n	8006570 <_printf_float+0x194>
 800656a:	3301      	adds	r3, #1
 800656c:	440b      	add	r3, r1
 800656e:	6123      	str	r3, [r4, #16]
 8006570:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006572:	f04f 0900 	mov.w	r9, #0
 8006576:	e7db      	b.n	8006530 <_printf_float+0x154>
 8006578:	b913      	cbnz	r3, 8006580 <_printf_float+0x1a4>
 800657a:	6822      	ldr	r2, [r4, #0]
 800657c:	07d2      	lsls	r2, r2, #31
 800657e:	d501      	bpl.n	8006584 <_printf_float+0x1a8>
 8006580:	3302      	adds	r3, #2
 8006582:	e7f4      	b.n	800656e <_printf_float+0x192>
 8006584:	2301      	movs	r3, #1
 8006586:	e7f2      	b.n	800656e <_printf_float+0x192>
 8006588:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800658c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800658e:	4299      	cmp	r1, r3
 8006590:	db05      	blt.n	800659e <_printf_float+0x1c2>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	6121      	str	r1, [r4, #16]
 8006596:	07d8      	lsls	r0, r3, #31
 8006598:	d5ea      	bpl.n	8006570 <_printf_float+0x194>
 800659a:	1c4b      	adds	r3, r1, #1
 800659c:	e7e7      	b.n	800656e <_printf_float+0x192>
 800659e:	2900      	cmp	r1, #0
 80065a0:	bfd4      	ite	le
 80065a2:	f1c1 0202 	rsble	r2, r1, #2
 80065a6:	2201      	movgt	r2, #1
 80065a8:	4413      	add	r3, r2
 80065aa:	e7e0      	b.n	800656e <_printf_float+0x192>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	055a      	lsls	r2, r3, #21
 80065b0:	d407      	bmi.n	80065c2 <_printf_float+0x1e6>
 80065b2:	6923      	ldr	r3, [r4, #16]
 80065b4:	4642      	mov	r2, r8
 80065b6:	4631      	mov	r1, r6
 80065b8:	4628      	mov	r0, r5
 80065ba:	47b8      	blx	r7
 80065bc:	3001      	adds	r0, #1
 80065be:	d12b      	bne.n	8006618 <_printf_float+0x23c>
 80065c0:	e767      	b.n	8006492 <_printf_float+0xb6>
 80065c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80065c6:	f240 80dd 	bls.w	8006784 <_printf_float+0x3a8>
 80065ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80065ce:	2200      	movs	r2, #0
 80065d0:	2300      	movs	r3, #0
 80065d2:	f7fa fa89 	bl	8000ae8 <__aeabi_dcmpeq>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d033      	beq.n	8006642 <_printf_float+0x266>
 80065da:	4a37      	ldr	r2, [pc, #220]	@ (80066b8 <_printf_float+0x2dc>)
 80065dc:	2301      	movs	r3, #1
 80065de:	4631      	mov	r1, r6
 80065e0:	4628      	mov	r0, r5
 80065e2:	47b8      	blx	r7
 80065e4:	3001      	adds	r0, #1
 80065e6:	f43f af54 	beq.w	8006492 <_printf_float+0xb6>
 80065ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80065ee:	4543      	cmp	r3, r8
 80065f0:	db02      	blt.n	80065f8 <_printf_float+0x21c>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	07d8      	lsls	r0, r3, #31
 80065f6:	d50f      	bpl.n	8006618 <_printf_float+0x23c>
 80065f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065fc:	4631      	mov	r1, r6
 80065fe:	4628      	mov	r0, r5
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	f43f af45 	beq.w	8006492 <_printf_float+0xb6>
 8006608:	f04f 0900 	mov.w	r9, #0
 800660c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006610:	f104 0a1a 	add.w	sl, r4, #26
 8006614:	45c8      	cmp	r8, r9
 8006616:	dc09      	bgt.n	800662c <_printf_float+0x250>
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	079b      	lsls	r3, r3, #30
 800661c:	f100 8103 	bmi.w	8006826 <_printf_float+0x44a>
 8006620:	68e0      	ldr	r0, [r4, #12]
 8006622:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006624:	4298      	cmp	r0, r3
 8006626:	bfb8      	it	lt
 8006628:	4618      	movlt	r0, r3
 800662a:	e734      	b.n	8006496 <_printf_float+0xba>
 800662c:	2301      	movs	r3, #1
 800662e:	4652      	mov	r2, sl
 8006630:	4631      	mov	r1, r6
 8006632:	4628      	mov	r0, r5
 8006634:	47b8      	blx	r7
 8006636:	3001      	adds	r0, #1
 8006638:	f43f af2b 	beq.w	8006492 <_printf_float+0xb6>
 800663c:	f109 0901 	add.w	r9, r9, #1
 8006640:	e7e8      	b.n	8006614 <_printf_float+0x238>
 8006642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006644:	2b00      	cmp	r3, #0
 8006646:	dc39      	bgt.n	80066bc <_printf_float+0x2e0>
 8006648:	4a1b      	ldr	r2, [pc, #108]	@ (80066b8 <_printf_float+0x2dc>)
 800664a:	2301      	movs	r3, #1
 800664c:	4631      	mov	r1, r6
 800664e:	4628      	mov	r0, r5
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	f43f af1d 	beq.w	8006492 <_printf_float+0xb6>
 8006658:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800665c:	ea59 0303 	orrs.w	r3, r9, r3
 8006660:	d102      	bne.n	8006668 <_printf_float+0x28c>
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	07d9      	lsls	r1, r3, #31
 8006666:	d5d7      	bpl.n	8006618 <_printf_float+0x23c>
 8006668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800666c:	4631      	mov	r1, r6
 800666e:	4628      	mov	r0, r5
 8006670:	47b8      	blx	r7
 8006672:	3001      	adds	r0, #1
 8006674:	f43f af0d 	beq.w	8006492 <_printf_float+0xb6>
 8006678:	f04f 0a00 	mov.w	sl, #0
 800667c:	f104 0b1a 	add.w	fp, r4, #26
 8006680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006682:	425b      	negs	r3, r3
 8006684:	4553      	cmp	r3, sl
 8006686:	dc01      	bgt.n	800668c <_printf_float+0x2b0>
 8006688:	464b      	mov	r3, r9
 800668a:	e793      	b.n	80065b4 <_printf_float+0x1d8>
 800668c:	2301      	movs	r3, #1
 800668e:	465a      	mov	r2, fp
 8006690:	4631      	mov	r1, r6
 8006692:	4628      	mov	r0, r5
 8006694:	47b8      	blx	r7
 8006696:	3001      	adds	r0, #1
 8006698:	f43f aefb 	beq.w	8006492 <_printf_float+0xb6>
 800669c:	f10a 0a01 	add.w	sl, sl, #1
 80066a0:	e7ee      	b.n	8006680 <_printf_float+0x2a4>
 80066a2:	bf00      	nop
 80066a4:	7fefffff 	.word	0x7fefffff
 80066a8:	08009068 	.word	0x08009068
 80066ac:	0800906c 	.word	0x0800906c
 80066b0:	08009070 	.word	0x08009070
 80066b4:	08009074 	.word	0x08009074
 80066b8:	08009078 	.word	0x08009078
 80066bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80066c2:	4553      	cmp	r3, sl
 80066c4:	bfa8      	it	ge
 80066c6:	4653      	movge	r3, sl
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	4699      	mov	r9, r3
 80066cc:	dc36      	bgt.n	800673c <_printf_float+0x360>
 80066ce:	f04f 0b00 	mov.w	fp, #0
 80066d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066d6:	f104 021a 	add.w	r2, r4, #26
 80066da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066dc:	9306      	str	r3, [sp, #24]
 80066de:	eba3 0309 	sub.w	r3, r3, r9
 80066e2:	455b      	cmp	r3, fp
 80066e4:	dc31      	bgt.n	800674a <_printf_float+0x36e>
 80066e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e8:	459a      	cmp	sl, r3
 80066ea:	dc3a      	bgt.n	8006762 <_printf_float+0x386>
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	07da      	lsls	r2, r3, #31
 80066f0:	d437      	bmi.n	8006762 <_printf_float+0x386>
 80066f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066f4:	ebaa 0903 	sub.w	r9, sl, r3
 80066f8:	9b06      	ldr	r3, [sp, #24]
 80066fa:	ebaa 0303 	sub.w	r3, sl, r3
 80066fe:	4599      	cmp	r9, r3
 8006700:	bfa8      	it	ge
 8006702:	4699      	movge	r9, r3
 8006704:	f1b9 0f00 	cmp.w	r9, #0
 8006708:	dc33      	bgt.n	8006772 <_printf_float+0x396>
 800670a:	f04f 0800 	mov.w	r8, #0
 800670e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006712:	f104 0b1a 	add.w	fp, r4, #26
 8006716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006718:	ebaa 0303 	sub.w	r3, sl, r3
 800671c:	eba3 0309 	sub.w	r3, r3, r9
 8006720:	4543      	cmp	r3, r8
 8006722:	f77f af79 	ble.w	8006618 <_printf_float+0x23c>
 8006726:	2301      	movs	r3, #1
 8006728:	465a      	mov	r2, fp
 800672a:	4631      	mov	r1, r6
 800672c:	4628      	mov	r0, r5
 800672e:	47b8      	blx	r7
 8006730:	3001      	adds	r0, #1
 8006732:	f43f aeae 	beq.w	8006492 <_printf_float+0xb6>
 8006736:	f108 0801 	add.w	r8, r8, #1
 800673a:	e7ec      	b.n	8006716 <_printf_float+0x33a>
 800673c:	4642      	mov	r2, r8
 800673e:	4631      	mov	r1, r6
 8006740:	4628      	mov	r0, r5
 8006742:	47b8      	blx	r7
 8006744:	3001      	adds	r0, #1
 8006746:	d1c2      	bne.n	80066ce <_printf_float+0x2f2>
 8006748:	e6a3      	b.n	8006492 <_printf_float+0xb6>
 800674a:	2301      	movs	r3, #1
 800674c:	4631      	mov	r1, r6
 800674e:	4628      	mov	r0, r5
 8006750:	9206      	str	r2, [sp, #24]
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f ae9c 	beq.w	8006492 <_printf_float+0xb6>
 800675a:	9a06      	ldr	r2, [sp, #24]
 800675c:	f10b 0b01 	add.w	fp, fp, #1
 8006760:	e7bb      	b.n	80066da <_printf_float+0x2fe>
 8006762:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006766:	4631      	mov	r1, r6
 8006768:	4628      	mov	r0, r5
 800676a:	47b8      	blx	r7
 800676c:	3001      	adds	r0, #1
 800676e:	d1c0      	bne.n	80066f2 <_printf_float+0x316>
 8006770:	e68f      	b.n	8006492 <_printf_float+0xb6>
 8006772:	9a06      	ldr	r2, [sp, #24]
 8006774:	464b      	mov	r3, r9
 8006776:	4442      	add	r2, r8
 8006778:	4631      	mov	r1, r6
 800677a:	4628      	mov	r0, r5
 800677c:	47b8      	blx	r7
 800677e:	3001      	adds	r0, #1
 8006780:	d1c3      	bne.n	800670a <_printf_float+0x32e>
 8006782:	e686      	b.n	8006492 <_printf_float+0xb6>
 8006784:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006788:	f1ba 0f01 	cmp.w	sl, #1
 800678c:	dc01      	bgt.n	8006792 <_printf_float+0x3b6>
 800678e:	07db      	lsls	r3, r3, #31
 8006790:	d536      	bpl.n	8006800 <_printf_float+0x424>
 8006792:	2301      	movs	r3, #1
 8006794:	4642      	mov	r2, r8
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	f43f ae78 	beq.w	8006492 <_printf_float+0xb6>
 80067a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067a6:	4631      	mov	r1, r6
 80067a8:	4628      	mov	r0, r5
 80067aa:	47b8      	blx	r7
 80067ac:	3001      	adds	r0, #1
 80067ae:	f43f ae70 	beq.w	8006492 <_printf_float+0xb6>
 80067b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80067b6:	2200      	movs	r2, #0
 80067b8:	2300      	movs	r3, #0
 80067ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067be:	f7fa f993 	bl	8000ae8 <__aeabi_dcmpeq>
 80067c2:	b9c0      	cbnz	r0, 80067f6 <_printf_float+0x41a>
 80067c4:	4653      	mov	r3, sl
 80067c6:	f108 0201 	add.w	r2, r8, #1
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	d10c      	bne.n	80067ee <_printf_float+0x412>
 80067d4:	e65d      	b.n	8006492 <_printf_float+0xb6>
 80067d6:	2301      	movs	r3, #1
 80067d8:	465a      	mov	r2, fp
 80067da:	4631      	mov	r1, r6
 80067dc:	4628      	mov	r0, r5
 80067de:	47b8      	blx	r7
 80067e0:	3001      	adds	r0, #1
 80067e2:	f43f ae56 	beq.w	8006492 <_printf_float+0xb6>
 80067e6:	f108 0801 	add.w	r8, r8, #1
 80067ea:	45d0      	cmp	r8, sl
 80067ec:	dbf3      	blt.n	80067d6 <_printf_float+0x3fa>
 80067ee:	464b      	mov	r3, r9
 80067f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80067f4:	e6df      	b.n	80065b6 <_printf_float+0x1da>
 80067f6:	f04f 0800 	mov.w	r8, #0
 80067fa:	f104 0b1a 	add.w	fp, r4, #26
 80067fe:	e7f4      	b.n	80067ea <_printf_float+0x40e>
 8006800:	2301      	movs	r3, #1
 8006802:	4642      	mov	r2, r8
 8006804:	e7e1      	b.n	80067ca <_printf_float+0x3ee>
 8006806:	2301      	movs	r3, #1
 8006808:	464a      	mov	r2, r9
 800680a:	4631      	mov	r1, r6
 800680c:	4628      	mov	r0, r5
 800680e:	47b8      	blx	r7
 8006810:	3001      	adds	r0, #1
 8006812:	f43f ae3e 	beq.w	8006492 <_printf_float+0xb6>
 8006816:	f108 0801 	add.w	r8, r8, #1
 800681a:	68e3      	ldr	r3, [r4, #12]
 800681c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800681e:	1a5b      	subs	r3, r3, r1
 8006820:	4543      	cmp	r3, r8
 8006822:	dcf0      	bgt.n	8006806 <_printf_float+0x42a>
 8006824:	e6fc      	b.n	8006620 <_printf_float+0x244>
 8006826:	f04f 0800 	mov.w	r8, #0
 800682a:	f104 0919 	add.w	r9, r4, #25
 800682e:	e7f4      	b.n	800681a <_printf_float+0x43e>

08006830 <_printf_common>:
 8006830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006834:	4616      	mov	r6, r2
 8006836:	4698      	mov	r8, r3
 8006838:	688a      	ldr	r2, [r1, #8]
 800683a:	690b      	ldr	r3, [r1, #16]
 800683c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006840:	4293      	cmp	r3, r2
 8006842:	bfb8      	it	lt
 8006844:	4613      	movlt	r3, r2
 8006846:	6033      	str	r3, [r6, #0]
 8006848:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800684c:	4607      	mov	r7, r0
 800684e:	460c      	mov	r4, r1
 8006850:	b10a      	cbz	r2, 8006856 <_printf_common+0x26>
 8006852:	3301      	adds	r3, #1
 8006854:	6033      	str	r3, [r6, #0]
 8006856:	6823      	ldr	r3, [r4, #0]
 8006858:	0699      	lsls	r1, r3, #26
 800685a:	bf42      	ittt	mi
 800685c:	6833      	ldrmi	r3, [r6, #0]
 800685e:	3302      	addmi	r3, #2
 8006860:	6033      	strmi	r3, [r6, #0]
 8006862:	6825      	ldr	r5, [r4, #0]
 8006864:	f015 0506 	ands.w	r5, r5, #6
 8006868:	d106      	bne.n	8006878 <_printf_common+0x48>
 800686a:	f104 0a19 	add.w	sl, r4, #25
 800686e:	68e3      	ldr	r3, [r4, #12]
 8006870:	6832      	ldr	r2, [r6, #0]
 8006872:	1a9b      	subs	r3, r3, r2
 8006874:	42ab      	cmp	r3, r5
 8006876:	dc26      	bgt.n	80068c6 <_printf_common+0x96>
 8006878:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800687c:	6822      	ldr	r2, [r4, #0]
 800687e:	3b00      	subs	r3, #0
 8006880:	bf18      	it	ne
 8006882:	2301      	movne	r3, #1
 8006884:	0692      	lsls	r2, r2, #26
 8006886:	d42b      	bmi.n	80068e0 <_printf_common+0xb0>
 8006888:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800688c:	4641      	mov	r1, r8
 800688e:	4638      	mov	r0, r7
 8006890:	47c8      	blx	r9
 8006892:	3001      	adds	r0, #1
 8006894:	d01e      	beq.n	80068d4 <_printf_common+0xa4>
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	6922      	ldr	r2, [r4, #16]
 800689a:	f003 0306 	and.w	r3, r3, #6
 800689e:	2b04      	cmp	r3, #4
 80068a0:	bf02      	ittt	eq
 80068a2:	68e5      	ldreq	r5, [r4, #12]
 80068a4:	6833      	ldreq	r3, [r6, #0]
 80068a6:	1aed      	subeq	r5, r5, r3
 80068a8:	68a3      	ldr	r3, [r4, #8]
 80068aa:	bf0c      	ite	eq
 80068ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068b0:	2500      	movne	r5, #0
 80068b2:	4293      	cmp	r3, r2
 80068b4:	bfc4      	itt	gt
 80068b6:	1a9b      	subgt	r3, r3, r2
 80068b8:	18ed      	addgt	r5, r5, r3
 80068ba:	2600      	movs	r6, #0
 80068bc:	341a      	adds	r4, #26
 80068be:	42b5      	cmp	r5, r6
 80068c0:	d11a      	bne.n	80068f8 <_printf_common+0xc8>
 80068c2:	2000      	movs	r0, #0
 80068c4:	e008      	b.n	80068d8 <_printf_common+0xa8>
 80068c6:	2301      	movs	r3, #1
 80068c8:	4652      	mov	r2, sl
 80068ca:	4641      	mov	r1, r8
 80068cc:	4638      	mov	r0, r7
 80068ce:	47c8      	blx	r9
 80068d0:	3001      	adds	r0, #1
 80068d2:	d103      	bne.n	80068dc <_printf_common+0xac>
 80068d4:	f04f 30ff 	mov.w	r0, #4294967295
 80068d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068dc:	3501      	adds	r5, #1
 80068de:	e7c6      	b.n	800686e <_printf_common+0x3e>
 80068e0:	18e1      	adds	r1, r4, r3
 80068e2:	1c5a      	adds	r2, r3, #1
 80068e4:	2030      	movs	r0, #48	@ 0x30
 80068e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068ea:	4422      	add	r2, r4
 80068ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068f4:	3302      	adds	r3, #2
 80068f6:	e7c7      	b.n	8006888 <_printf_common+0x58>
 80068f8:	2301      	movs	r3, #1
 80068fa:	4622      	mov	r2, r4
 80068fc:	4641      	mov	r1, r8
 80068fe:	4638      	mov	r0, r7
 8006900:	47c8      	blx	r9
 8006902:	3001      	adds	r0, #1
 8006904:	d0e6      	beq.n	80068d4 <_printf_common+0xa4>
 8006906:	3601      	adds	r6, #1
 8006908:	e7d9      	b.n	80068be <_printf_common+0x8e>
	...

0800690c <_printf_i>:
 800690c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006910:	7e0f      	ldrb	r7, [r1, #24]
 8006912:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006914:	2f78      	cmp	r7, #120	@ 0x78
 8006916:	4691      	mov	r9, r2
 8006918:	4680      	mov	r8, r0
 800691a:	460c      	mov	r4, r1
 800691c:	469a      	mov	sl, r3
 800691e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006922:	d807      	bhi.n	8006934 <_printf_i+0x28>
 8006924:	2f62      	cmp	r7, #98	@ 0x62
 8006926:	d80a      	bhi.n	800693e <_printf_i+0x32>
 8006928:	2f00      	cmp	r7, #0
 800692a:	f000 80d2 	beq.w	8006ad2 <_printf_i+0x1c6>
 800692e:	2f58      	cmp	r7, #88	@ 0x58
 8006930:	f000 80b9 	beq.w	8006aa6 <_printf_i+0x19a>
 8006934:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006938:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800693c:	e03a      	b.n	80069b4 <_printf_i+0xa8>
 800693e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006942:	2b15      	cmp	r3, #21
 8006944:	d8f6      	bhi.n	8006934 <_printf_i+0x28>
 8006946:	a101      	add	r1, pc, #4	@ (adr r1, 800694c <_printf_i+0x40>)
 8006948:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800694c:	080069a5 	.word	0x080069a5
 8006950:	080069b9 	.word	0x080069b9
 8006954:	08006935 	.word	0x08006935
 8006958:	08006935 	.word	0x08006935
 800695c:	08006935 	.word	0x08006935
 8006960:	08006935 	.word	0x08006935
 8006964:	080069b9 	.word	0x080069b9
 8006968:	08006935 	.word	0x08006935
 800696c:	08006935 	.word	0x08006935
 8006970:	08006935 	.word	0x08006935
 8006974:	08006935 	.word	0x08006935
 8006978:	08006ab9 	.word	0x08006ab9
 800697c:	080069e3 	.word	0x080069e3
 8006980:	08006a73 	.word	0x08006a73
 8006984:	08006935 	.word	0x08006935
 8006988:	08006935 	.word	0x08006935
 800698c:	08006adb 	.word	0x08006adb
 8006990:	08006935 	.word	0x08006935
 8006994:	080069e3 	.word	0x080069e3
 8006998:	08006935 	.word	0x08006935
 800699c:	08006935 	.word	0x08006935
 80069a0:	08006a7b 	.word	0x08006a7b
 80069a4:	6833      	ldr	r3, [r6, #0]
 80069a6:	1d1a      	adds	r2, r3, #4
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	6032      	str	r2, [r6, #0]
 80069ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069b4:	2301      	movs	r3, #1
 80069b6:	e09d      	b.n	8006af4 <_printf_i+0x1e8>
 80069b8:	6833      	ldr	r3, [r6, #0]
 80069ba:	6820      	ldr	r0, [r4, #0]
 80069bc:	1d19      	adds	r1, r3, #4
 80069be:	6031      	str	r1, [r6, #0]
 80069c0:	0606      	lsls	r6, r0, #24
 80069c2:	d501      	bpl.n	80069c8 <_printf_i+0xbc>
 80069c4:	681d      	ldr	r5, [r3, #0]
 80069c6:	e003      	b.n	80069d0 <_printf_i+0xc4>
 80069c8:	0645      	lsls	r5, r0, #25
 80069ca:	d5fb      	bpl.n	80069c4 <_printf_i+0xb8>
 80069cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069d0:	2d00      	cmp	r5, #0
 80069d2:	da03      	bge.n	80069dc <_printf_i+0xd0>
 80069d4:	232d      	movs	r3, #45	@ 0x2d
 80069d6:	426d      	negs	r5, r5
 80069d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069dc:	4859      	ldr	r0, [pc, #356]	@ (8006b44 <_printf_i+0x238>)
 80069de:	230a      	movs	r3, #10
 80069e0:	e011      	b.n	8006a06 <_printf_i+0xfa>
 80069e2:	6821      	ldr	r1, [r4, #0]
 80069e4:	6833      	ldr	r3, [r6, #0]
 80069e6:	0608      	lsls	r0, r1, #24
 80069e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80069ec:	d402      	bmi.n	80069f4 <_printf_i+0xe8>
 80069ee:	0649      	lsls	r1, r1, #25
 80069f0:	bf48      	it	mi
 80069f2:	b2ad      	uxthmi	r5, r5
 80069f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80069f6:	4853      	ldr	r0, [pc, #332]	@ (8006b44 <_printf_i+0x238>)
 80069f8:	6033      	str	r3, [r6, #0]
 80069fa:	bf14      	ite	ne
 80069fc:	230a      	movne	r3, #10
 80069fe:	2308      	moveq	r3, #8
 8006a00:	2100      	movs	r1, #0
 8006a02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a06:	6866      	ldr	r6, [r4, #4]
 8006a08:	60a6      	str	r6, [r4, #8]
 8006a0a:	2e00      	cmp	r6, #0
 8006a0c:	bfa2      	ittt	ge
 8006a0e:	6821      	ldrge	r1, [r4, #0]
 8006a10:	f021 0104 	bicge.w	r1, r1, #4
 8006a14:	6021      	strge	r1, [r4, #0]
 8006a16:	b90d      	cbnz	r5, 8006a1c <_printf_i+0x110>
 8006a18:	2e00      	cmp	r6, #0
 8006a1a:	d04b      	beq.n	8006ab4 <_printf_i+0x1a8>
 8006a1c:	4616      	mov	r6, r2
 8006a1e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a22:	fb03 5711 	mls	r7, r3, r1, r5
 8006a26:	5dc7      	ldrb	r7, [r0, r7]
 8006a28:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a2c:	462f      	mov	r7, r5
 8006a2e:	42bb      	cmp	r3, r7
 8006a30:	460d      	mov	r5, r1
 8006a32:	d9f4      	bls.n	8006a1e <_printf_i+0x112>
 8006a34:	2b08      	cmp	r3, #8
 8006a36:	d10b      	bne.n	8006a50 <_printf_i+0x144>
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	07df      	lsls	r7, r3, #31
 8006a3c:	d508      	bpl.n	8006a50 <_printf_i+0x144>
 8006a3e:	6923      	ldr	r3, [r4, #16]
 8006a40:	6861      	ldr	r1, [r4, #4]
 8006a42:	4299      	cmp	r1, r3
 8006a44:	bfde      	ittt	le
 8006a46:	2330      	movle	r3, #48	@ 0x30
 8006a48:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a4c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a50:	1b92      	subs	r2, r2, r6
 8006a52:	6122      	str	r2, [r4, #16]
 8006a54:	f8cd a000 	str.w	sl, [sp]
 8006a58:	464b      	mov	r3, r9
 8006a5a:	aa03      	add	r2, sp, #12
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	4640      	mov	r0, r8
 8006a60:	f7ff fee6 	bl	8006830 <_printf_common>
 8006a64:	3001      	adds	r0, #1
 8006a66:	d14a      	bne.n	8006afe <_printf_i+0x1f2>
 8006a68:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6c:	b004      	add	sp, #16
 8006a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	f043 0320 	orr.w	r3, r3, #32
 8006a78:	6023      	str	r3, [r4, #0]
 8006a7a:	4833      	ldr	r0, [pc, #204]	@ (8006b48 <_printf_i+0x23c>)
 8006a7c:	2778      	movs	r7, #120	@ 0x78
 8006a7e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	6831      	ldr	r1, [r6, #0]
 8006a86:	061f      	lsls	r7, r3, #24
 8006a88:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a8c:	d402      	bmi.n	8006a94 <_printf_i+0x188>
 8006a8e:	065f      	lsls	r7, r3, #25
 8006a90:	bf48      	it	mi
 8006a92:	b2ad      	uxthmi	r5, r5
 8006a94:	6031      	str	r1, [r6, #0]
 8006a96:	07d9      	lsls	r1, r3, #31
 8006a98:	bf44      	itt	mi
 8006a9a:	f043 0320 	orrmi.w	r3, r3, #32
 8006a9e:	6023      	strmi	r3, [r4, #0]
 8006aa0:	b11d      	cbz	r5, 8006aaa <_printf_i+0x19e>
 8006aa2:	2310      	movs	r3, #16
 8006aa4:	e7ac      	b.n	8006a00 <_printf_i+0xf4>
 8006aa6:	4827      	ldr	r0, [pc, #156]	@ (8006b44 <_printf_i+0x238>)
 8006aa8:	e7e9      	b.n	8006a7e <_printf_i+0x172>
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	f023 0320 	bic.w	r3, r3, #32
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	e7f6      	b.n	8006aa2 <_printf_i+0x196>
 8006ab4:	4616      	mov	r6, r2
 8006ab6:	e7bd      	b.n	8006a34 <_printf_i+0x128>
 8006ab8:	6833      	ldr	r3, [r6, #0]
 8006aba:	6825      	ldr	r5, [r4, #0]
 8006abc:	6961      	ldr	r1, [r4, #20]
 8006abe:	1d18      	adds	r0, r3, #4
 8006ac0:	6030      	str	r0, [r6, #0]
 8006ac2:	062e      	lsls	r6, r5, #24
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	d501      	bpl.n	8006acc <_printf_i+0x1c0>
 8006ac8:	6019      	str	r1, [r3, #0]
 8006aca:	e002      	b.n	8006ad2 <_printf_i+0x1c6>
 8006acc:	0668      	lsls	r0, r5, #25
 8006ace:	d5fb      	bpl.n	8006ac8 <_printf_i+0x1bc>
 8006ad0:	8019      	strh	r1, [r3, #0]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	6123      	str	r3, [r4, #16]
 8006ad6:	4616      	mov	r6, r2
 8006ad8:	e7bc      	b.n	8006a54 <_printf_i+0x148>
 8006ada:	6833      	ldr	r3, [r6, #0]
 8006adc:	1d1a      	adds	r2, r3, #4
 8006ade:	6032      	str	r2, [r6, #0]
 8006ae0:	681e      	ldr	r6, [r3, #0]
 8006ae2:	6862      	ldr	r2, [r4, #4]
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	4630      	mov	r0, r6
 8006ae8:	f7f9 fb82 	bl	80001f0 <memchr>
 8006aec:	b108      	cbz	r0, 8006af2 <_printf_i+0x1e6>
 8006aee:	1b80      	subs	r0, r0, r6
 8006af0:	6060      	str	r0, [r4, #4]
 8006af2:	6863      	ldr	r3, [r4, #4]
 8006af4:	6123      	str	r3, [r4, #16]
 8006af6:	2300      	movs	r3, #0
 8006af8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006afc:	e7aa      	b.n	8006a54 <_printf_i+0x148>
 8006afe:	6923      	ldr	r3, [r4, #16]
 8006b00:	4632      	mov	r2, r6
 8006b02:	4649      	mov	r1, r9
 8006b04:	4640      	mov	r0, r8
 8006b06:	47d0      	blx	sl
 8006b08:	3001      	adds	r0, #1
 8006b0a:	d0ad      	beq.n	8006a68 <_printf_i+0x15c>
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	079b      	lsls	r3, r3, #30
 8006b10:	d413      	bmi.n	8006b3a <_printf_i+0x22e>
 8006b12:	68e0      	ldr	r0, [r4, #12]
 8006b14:	9b03      	ldr	r3, [sp, #12]
 8006b16:	4298      	cmp	r0, r3
 8006b18:	bfb8      	it	lt
 8006b1a:	4618      	movlt	r0, r3
 8006b1c:	e7a6      	b.n	8006a6c <_printf_i+0x160>
 8006b1e:	2301      	movs	r3, #1
 8006b20:	4632      	mov	r2, r6
 8006b22:	4649      	mov	r1, r9
 8006b24:	4640      	mov	r0, r8
 8006b26:	47d0      	blx	sl
 8006b28:	3001      	adds	r0, #1
 8006b2a:	d09d      	beq.n	8006a68 <_printf_i+0x15c>
 8006b2c:	3501      	adds	r5, #1
 8006b2e:	68e3      	ldr	r3, [r4, #12]
 8006b30:	9903      	ldr	r1, [sp, #12]
 8006b32:	1a5b      	subs	r3, r3, r1
 8006b34:	42ab      	cmp	r3, r5
 8006b36:	dcf2      	bgt.n	8006b1e <_printf_i+0x212>
 8006b38:	e7eb      	b.n	8006b12 <_printf_i+0x206>
 8006b3a:	2500      	movs	r5, #0
 8006b3c:	f104 0619 	add.w	r6, r4, #25
 8006b40:	e7f5      	b.n	8006b2e <_printf_i+0x222>
 8006b42:	bf00      	nop
 8006b44:	0800907a 	.word	0x0800907a
 8006b48:	0800908b 	.word	0x0800908b

08006b4c <std>:
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	b510      	push	{r4, lr}
 8006b50:	4604      	mov	r4, r0
 8006b52:	e9c0 3300 	strd	r3, r3, [r0]
 8006b56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b5a:	6083      	str	r3, [r0, #8]
 8006b5c:	8181      	strh	r1, [r0, #12]
 8006b5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b60:	81c2      	strh	r2, [r0, #14]
 8006b62:	6183      	str	r3, [r0, #24]
 8006b64:	4619      	mov	r1, r3
 8006b66:	2208      	movs	r2, #8
 8006b68:	305c      	adds	r0, #92	@ 0x5c
 8006b6a:	f000 f928 	bl	8006dbe <memset>
 8006b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba4 <std+0x58>)
 8006b70:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba8 <std+0x5c>)
 8006b74:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b76:	4b0d      	ldr	r3, [pc, #52]	@ (8006bac <std+0x60>)
 8006b78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb0 <std+0x64>)
 8006b7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb4 <std+0x68>)
 8006b80:	6224      	str	r4, [r4, #32]
 8006b82:	429c      	cmp	r4, r3
 8006b84:	d006      	beq.n	8006b94 <std+0x48>
 8006b86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b8a:	4294      	cmp	r4, r2
 8006b8c:	d002      	beq.n	8006b94 <std+0x48>
 8006b8e:	33d0      	adds	r3, #208	@ 0xd0
 8006b90:	429c      	cmp	r4, r3
 8006b92:	d105      	bne.n	8006ba0 <std+0x54>
 8006b94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b9c:	f000 b99e 	b.w	8006edc <__retarget_lock_init_recursive>
 8006ba0:	bd10      	pop	{r4, pc}
 8006ba2:	bf00      	nop
 8006ba4:	08006d39 	.word	0x08006d39
 8006ba8:	08006d5b 	.word	0x08006d5b
 8006bac:	08006d93 	.word	0x08006d93
 8006bb0:	08006db7 	.word	0x08006db7
 8006bb4:	20001094 	.word	0x20001094

08006bb8 <stdio_exit_handler>:
 8006bb8:	4a02      	ldr	r2, [pc, #8]	@ (8006bc4 <stdio_exit_handler+0xc>)
 8006bba:	4903      	ldr	r1, [pc, #12]	@ (8006bc8 <stdio_exit_handler+0x10>)
 8006bbc:	4803      	ldr	r0, [pc, #12]	@ (8006bcc <stdio_exit_handler+0x14>)
 8006bbe:	f000 b869 	b.w	8006c94 <_fwalk_sglue>
 8006bc2:	bf00      	nop
 8006bc4:	200000ac 	.word	0x200000ac
 8006bc8:	08008855 	.word	0x08008855
 8006bcc:	200000bc 	.word	0x200000bc

08006bd0 <cleanup_stdio>:
 8006bd0:	6841      	ldr	r1, [r0, #4]
 8006bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8006c04 <cleanup_stdio+0x34>)
 8006bd4:	4299      	cmp	r1, r3
 8006bd6:	b510      	push	{r4, lr}
 8006bd8:	4604      	mov	r4, r0
 8006bda:	d001      	beq.n	8006be0 <cleanup_stdio+0x10>
 8006bdc:	f001 fe3a 	bl	8008854 <_fflush_r>
 8006be0:	68a1      	ldr	r1, [r4, #8]
 8006be2:	4b09      	ldr	r3, [pc, #36]	@ (8006c08 <cleanup_stdio+0x38>)
 8006be4:	4299      	cmp	r1, r3
 8006be6:	d002      	beq.n	8006bee <cleanup_stdio+0x1e>
 8006be8:	4620      	mov	r0, r4
 8006bea:	f001 fe33 	bl	8008854 <_fflush_r>
 8006bee:	68e1      	ldr	r1, [r4, #12]
 8006bf0:	4b06      	ldr	r3, [pc, #24]	@ (8006c0c <cleanup_stdio+0x3c>)
 8006bf2:	4299      	cmp	r1, r3
 8006bf4:	d004      	beq.n	8006c00 <cleanup_stdio+0x30>
 8006bf6:	4620      	mov	r0, r4
 8006bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bfc:	f001 be2a 	b.w	8008854 <_fflush_r>
 8006c00:	bd10      	pop	{r4, pc}
 8006c02:	bf00      	nop
 8006c04:	20001094 	.word	0x20001094
 8006c08:	200010fc 	.word	0x200010fc
 8006c0c:	20001164 	.word	0x20001164

08006c10 <global_stdio_init.part.0>:
 8006c10:	b510      	push	{r4, lr}
 8006c12:	4b0b      	ldr	r3, [pc, #44]	@ (8006c40 <global_stdio_init.part.0+0x30>)
 8006c14:	4c0b      	ldr	r4, [pc, #44]	@ (8006c44 <global_stdio_init.part.0+0x34>)
 8006c16:	4a0c      	ldr	r2, [pc, #48]	@ (8006c48 <global_stdio_init.part.0+0x38>)
 8006c18:	601a      	str	r2, [r3, #0]
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	2104      	movs	r1, #4
 8006c20:	f7ff ff94 	bl	8006b4c <std>
 8006c24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c28:	2201      	movs	r2, #1
 8006c2a:	2109      	movs	r1, #9
 8006c2c:	f7ff ff8e 	bl	8006b4c <std>
 8006c30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c34:	2202      	movs	r2, #2
 8006c36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c3a:	2112      	movs	r1, #18
 8006c3c:	f7ff bf86 	b.w	8006b4c <std>
 8006c40:	200011cc 	.word	0x200011cc
 8006c44:	20001094 	.word	0x20001094
 8006c48:	08006bb9 	.word	0x08006bb9

08006c4c <__sfp_lock_acquire>:
 8006c4c:	4801      	ldr	r0, [pc, #4]	@ (8006c54 <__sfp_lock_acquire+0x8>)
 8006c4e:	f000 b946 	b.w	8006ede <__retarget_lock_acquire_recursive>
 8006c52:	bf00      	nop
 8006c54:	200011d5 	.word	0x200011d5

08006c58 <__sfp_lock_release>:
 8006c58:	4801      	ldr	r0, [pc, #4]	@ (8006c60 <__sfp_lock_release+0x8>)
 8006c5a:	f000 b941 	b.w	8006ee0 <__retarget_lock_release_recursive>
 8006c5e:	bf00      	nop
 8006c60:	200011d5 	.word	0x200011d5

08006c64 <__sinit>:
 8006c64:	b510      	push	{r4, lr}
 8006c66:	4604      	mov	r4, r0
 8006c68:	f7ff fff0 	bl	8006c4c <__sfp_lock_acquire>
 8006c6c:	6a23      	ldr	r3, [r4, #32]
 8006c6e:	b11b      	cbz	r3, 8006c78 <__sinit+0x14>
 8006c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c74:	f7ff bff0 	b.w	8006c58 <__sfp_lock_release>
 8006c78:	4b04      	ldr	r3, [pc, #16]	@ (8006c8c <__sinit+0x28>)
 8006c7a:	6223      	str	r3, [r4, #32]
 8006c7c:	4b04      	ldr	r3, [pc, #16]	@ (8006c90 <__sinit+0x2c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1f5      	bne.n	8006c70 <__sinit+0xc>
 8006c84:	f7ff ffc4 	bl	8006c10 <global_stdio_init.part.0>
 8006c88:	e7f2      	b.n	8006c70 <__sinit+0xc>
 8006c8a:	bf00      	nop
 8006c8c:	08006bd1 	.word	0x08006bd1
 8006c90:	200011cc 	.word	0x200011cc

08006c94 <_fwalk_sglue>:
 8006c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c98:	4607      	mov	r7, r0
 8006c9a:	4688      	mov	r8, r1
 8006c9c:	4614      	mov	r4, r2
 8006c9e:	2600      	movs	r6, #0
 8006ca0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ca4:	f1b9 0901 	subs.w	r9, r9, #1
 8006ca8:	d505      	bpl.n	8006cb6 <_fwalk_sglue+0x22>
 8006caa:	6824      	ldr	r4, [r4, #0]
 8006cac:	2c00      	cmp	r4, #0
 8006cae:	d1f7      	bne.n	8006ca0 <_fwalk_sglue+0xc>
 8006cb0:	4630      	mov	r0, r6
 8006cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cb6:	89ab      	ldrh	r3, [r5, #12]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d907      	bls.n	8006ccc <_fwalk_sglue+0x38>
 8006cbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	d003      	beq.n	8006ccc <_fwalk_sglue+0x38>
 8006cc4:	4629      	mov	r1, r5
 8006cc6:	4638      	mov	r0, r7
 8006cc8:	47c0      	blx	r8
 8006cca:	4306      	orrs	r6, r0
 8006ccc:	3568      	adds	r5, #104	@ 0x68
 8006cce:	e7e9      	b.n	8006ca4 <_fwalk_sglue+0x10>

08006cd0 <sniprintf>:
 8006cd0:	b40c      	push	{r2, r3}
 8006cd2:	b530      	push	{r4, r5, lr}
 8006cd4:	4b17      	ldr	r3, [pc, #92]	@ (8006d34 <sniprintf+0x64>)
 8006cd6:	1e0c      	subs	r4, r1, #0
 8006cd8:	681d      	ldr	r5, [r3, #0]
 8006cda:	b09d      	sub	sp, #116	@ 0x74
 8006cdc:	da08      	bge.n	8006cf0 <sniprintf+0x20>
 8006cde:	238b      	movs	r3, #139	@ 0x8b
 8006ce0:	602b      	str	r3, [r5, #0]
 8006ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce6:	b01d      	add	sp, #116	@ 0x74
 8006ce8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cec:	b002      	add	sp, #8
 8006cee:	4770      	bx	lr
 8006cf0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006cf4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006cf8:	bf14      	ite	ne
 8006cfa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006cfe:	4623      	moveq	r3, r4
 8006d00:	9304      	str	r3, [sp, #16]
 8006d02:	9307      	str	r3, [sp, #28]
 8006d04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006d08:	9002      	str	r0, [sp, #8]
 8006d0a:	9006      	str	r0, [sp, #24]
 8006d0c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d10:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006d12:	ab21      	add	r3, sp, #132	@ 0x84
 8006d14:	a902      	add	r1, sp, #8
 8006d16:	4628      	mov	r0, r5
 8006d18:	9301      	str	r3, [sp, #4]
 8006d1a:	f001 fc1b 	bl	8008554 <_svfiprintf_r>
 8006d1e:	1c43      	adds	r3, r0, #1
 8006d20:	bfbc      	itt	lt
 8006d22:	238b      	movlt	r3, #139	@ 0x8b
 8006d24:	602b      	strlt	r3, [r5, #0]
 8006d26:	2c00      	cmp	r4, #0
 8006d28:	d0dd      	beq.n	8006ce6 <sniprintf+0x16>
 8006d2a:	9b02      	ldr	r3, [sp, #8]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	701a      	strb	r2, [r3, #0]
 8006d30:	e7d9      	b.n	8006ce6 <sniprintf+0x16>
 8006d32:	bf00      	nop
 8006d34:	200000b8 	.word	0x200000b8

08006d38 <__sread>:
 8006d38:	b510      	push	{r4, lr}
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d40:	f000 f87e 	bl	8006e40 <_read_r>
 8006d44:	2800      	cmp	r0, #0
 8006d46:	bfab      	itete	ge
 8006d48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d4a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d4c:	181b      	addge	r3, r3, r0
 8006d4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d52:	bfac      	ite	ge
 8006d54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d56:	81a3      	strhlt	r3, [r4, #12]
 8006d58:	bd10      	pop	{r4, pc}

08006d5a <__swrite>:
 8006d5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d5e:	461f      	mov	r7, r3
 8006d60:	898b      	ldrh	r3, [r1, #12]
 8006d62:	05db      	lsls	r3, r3, #23
 8006d64:	4605      	mov	r5, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	4616      	mov	r6, r2
 8006d6a:	d505      	bpl.n	8006d78 <__swrite+0x1e>
 8006d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d70:	2302      	movs	r3, #2
 8006d72:	2200      	movs	r2, #0
 8006d74:	f000 f852 	bl	8006e1c <_lseek_r>
 8006d78:	89a3      	ldrh	r3, [r4, #12]
 8006d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d82:	81a3      	strh	r3, [r4, #12]
 8006d84:	4632      	mov	r2, r6
 8006d86:	463b      	mov	r3, r7
 8006d88:	4628      	mov	r0, r5
 8006d8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d8e:	f000 b869 	b.w	8006e64 <_write_r>

08006d92 <__sseek>:
 8006d92:	b510      	push	{r4, lr}
 8006d94:	460c      	mov	r4, r1
 8006d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d9a:	f000 f83f 	bl	8006e1c <_lseek_r>
 8006d9e:	1c43      	adds	r3, r0, #1
 8006da0:	89a3      	ldrh	r3, [r4, #12]
 8006da2:	bf15      	itete	ne
 8006da4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006da6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006daa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006dae:	81a3      	strheq	r3, [r4, #12]
 8006db0:	bf18      	it	ne
 8006db2:	81a3      	strhne	r3, [r4, #12]
 8006db4:	bd10      	pop	{r4, pc}

08006db6 <__sclose>:
 8006db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dba:	f000 b81f 	b.w	8006dfc <_close_r>

08006dbe <memset>:
 8006dbe:	4402      	add	r2, r0
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d100      	bne.n	8006dc8 <memset+0xa>
 8006dc6:	4770      	bx	lr
 8006dc8:	f803 1b01 	strb.w	r1, [r3], #1
 8006dcc:	e7f9      	b.n	8006dc2 <memset+0x4>

08006dce <strncat>:
 8006dce:	b530      	push	{r4, r5, lr}
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	7825      	ldrb	r5, [r4, #0]
 8006dd4:	4623      	mov	r3, r4
 8006dd6:	3401      	adds	r4, #1
 8006dd8:	2d00      	cmp	r5, #0
 8006dda:	d1fa      	bne.n	8006dd2 <strncat+0x4>
 8006ddc:	3a01      	subs	r2, #1
 8006dde:	d304      	bcc.n	8006dea <strncat+0x1c>
 8006de0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006de4:	f803 4b01 	strb.w	r4, [r3], #1
 8006de8:	b904      	cbnz	r4, 8006dec <strncat+0x1e>
 8006dea:	bd30      	pop	{r4, r5, pc}
 8006dec:	2a00      	cmp	r2, #0
 8006dee:	d1f5      	bne.n	8006ddc <strncat+0xe>
 8006df0:	701a      	strb	r2, [r3, #0]
 8006df2:	e7f3      	b.n	8006ddc <strncat+0xe>

08006df4 <_localeconv_r>:
 8006df4:	4800      	ldr	r0, [pc, #0]	@ (8006df8 <_localeconv_r+0x4>)
 8006df6:	4770      	bx	lr
 8006df8:	200001f8 	.word	0x200001f8

08006dfc <_close_r>:
 8006dfc:	b538      	push	{r3, r4, r5, lr}
 8006dfe:	4d06      	ldr	r5, [pc, #24]	@ (8006e18 <_close_r+0x1c>)
 8006e00:	2300      	movs	r3, #0
 8006e02:	4604      	mov	r4, r0
 8006e04:	4608      	mov	r0, r1
 8006e06:	602b      	str	r3, [r5, #0]
 8006e08:	f7fa fdde 	bl	80019c8 <_close>
 8006e0c:	1c43      	adds	r3, r0, #1
 8006e0e:	d102      	bne.n	8006e16 <_close_r+0x1a>
 8006e10:	682b      	ldr	r3, [r5, #0]
 8006e12:	b103      	cbz	r3, 8006e16 <_close_r+0x1a>
 8006e14:	6023      	str	r3, [r4, #0]
 8006e16:	bd38      	pop	{r3, r4, r5, pc}
 8006e18:	200011d0 	.word	0x200011d0

08006e1c <_lseek_r>:
 8006e1c:	b538      	push	{r3, r4, r5, lr}
 8006e1e:	4d07      	ldr	r5, [pc, #28]	@ (8006e3c <_lseek_r+0x20>)
 8006e20:	4604      	mov	r4, r0
 8006e22:	4608      	mov	r0, r1
 8006e24:	4611      	mov	r1, r2
 8006e26:	2200      	movs	r2, #0
 8006e28:	602a      	str	r2, [r5, #0]
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	f7fa fdf3 	bl	8001a16 <_lseek>
 8006e30:	1c43      	adds	r3, r0, #1
 8006e32:	d102      	bne.n	8006e3a <_lseek_r+0x1e>
 8006e34:	682b      	ldr	r3, [r5, #0]
 8006e36:	b103      	cbz	r3, 8006e3a <_lseek_r+0x1e>
 8006e38:	6023      	str	r3, [r4, #0]
 8006e3a:	bd38      	pop	{r3, r4, r5, pc}
 8006e3c:	200011d0 	.word	0x200011d0

08006e40 <_read_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	4d07      	ldr	r5, [pc, #28]	@ (8006e60 <_read_r+0x20>)
 8006e44:	4604      	mov	r4, r0
 8006e46:	4608      	mov	r0, r1
 8006e48:	4611      	mov	r1, r2
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	602a      	str	r2, [r5, #0]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f7fa fd81 	bl	8001956 <_read>
 8006e54:	1c43      	adds	r3, r0, #1
 8006e56:	d102      	bne.n	8006e5e <_read_r+0x1e>
 8006e58:	682b      	ldr	r3, [r5, #0]
 8006e5a:	b103      	cbz	r3, 8006e5e <_read_r+0x1e>
 8006e5c:	6023      	str	r3, [r4, #0]
 8006e5e:	bd38      	pop	{r3, r4, r5, pc}
 8006e60:	200011d0 	.word	0x200011d0

08006e64 <_write_r>:
 8006e64:	b538      	push	{r3, r4, r5, lr}
 8006e66:	4d07      	ldr	r5, [pc, #28]	@ (8006e84 <_write_r+0x20>)
 8006e68:	4604      	mov	r4, r0
 8006e6a:	4608      	mov	r0, r1
 8006e6c:	4611      	mov	r1, r2
 8006e6e:	2200      	movs	r2, #0
 8006e70:	602a      	str	r2, [r5, #0]
 8006e72:	461a      	mov	r2, r3
 8006e74:	f7fa fd8c 	bl	8001990 <_write>
 8006e78:	1c43      	adds	r3, r0, #1
 8006e7a:	d102      	bne.n	8006e82 <_write_r+0x1e>
 8006e7c:	682b      	ldr	r3, [r5, #0]
 8006e7e:	b103      	cbz	r3, 8006e82 <_write_r+0x1e>
 8006e80:	6023      	str	r3, [r4, #0]
 8006e82:	bd38      	pop	{r3, r4, r5, pc}
 8006e84:	200011d0 	.word	0x200011d0

08006e88 <__errno>:
 8006e88:	4b01      	ldr	r3, [pc, #4]	@ (8006e90 <__errno+0x8>)
 8006e8a:	6818      	ldr	r0, [r3, #0]
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop
 8006e90:	200000b8 	.word	0x200000b8

08006e94 <__libc_init_array>:
 8006e94:	b570      	push	{r4, r5, r6, lr}
 8006e96:	4d0d      	ldr	r5, [pc, #52]	@ (8006ecc <__libc_init_array+0x38>)
 8006e98:	4c0d      	ldr	r4, [pc, #52]	@ (8006ed0 <__libc_init_array+0x3c>)
 8006e9a:	1b64      	subs	r4, r4, r5
 8006e9c:	10a4      	asrs	r4, r4, #2
 8006e9e:	2600      	movs	r6, #0
 8006ea0:	42a6      	cmp	r6, r4
 8006ea2:	d109      	bne.n	8006eb8 <__libc_init_array+0x24>
 8006ea4:	4d0b      	ldr	r5, [pc, #44]	@ (8006ed4 <__libc_init_array+0x40>)
 8006ea6:	4c0c      	ldr	r4, [pc, #48]	@ (8006ed8 <__libc_init_array+0x44>)
 8006ea8:	f002 f864 	bl	8008f74 <_init>
 8006eac:	1b64      	subs	r4, r4, r5
 8006eae:	10a4      	asrs	r4, r4, #2
 8006eb0:	2600      	movs	r6, #0
 8006eb2:	42a6      	cmp	r6, r4
 8006eb4:	d105      	bne.n	8006ec2 <__libc_init_array+0x2e>
 8006eb6:	bd70      	pop	{r4, r5, r6, pc}
 8006eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ebc:	4798      	blx	r3
 8006ebe:	3601      	adds	r6, #1
 8006ec0:	e7ee      	b.n	8006ea0 <__libc_init_array+0xc>
 8006ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ec6:	4798      	blx	r3
 8006ec8:	3601      	adds	r6, #1
 8006eca:	e7f2      	b.n	8006eb2 <__libc_init_array+0x1e>
 8006ecc:	080093e0 	.word	0x080093e0
 8006ed0:	080093e0 	.word	0x080093e0
 8006ed4:	080093e0 	.word	0x080093e0
 8006ed8:	080093e4 	.word	0x080093e4

08006edc <__retarget_lock_init_recursive>:
 8006edc:	4770      	bx	lr

08006ede <__retarget_lock_acquire_recursive>:
 8006ede:	4770      	bx	lr

08006ee0 <__retarget_lock_release_recursive>:
 8006ee0:	4770      	bx	lr

08006ee2 <memcpy>:
 8006ee2:	440a      	add	r2, r1
 8006ee4:	4291      	cmp	r1, r2
 8006ee6:	f100 33ff 	add.w	r3, r0, #4294967295
 8006eea:	d100      	bne.n	8006eee <memcpy+0xc>
 8006eec:	4770      	bx	lr
 8006eee:	b510      	push	{r4, lr}
 8006ef0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ef4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ef8:	4291      	cmp	r1, r2
 8006efa:	d1f9      	bne.n	8006ef0 <memcpy+0xe>
 8006efc:	bd10      	pop	{r4, pc}

08006efe <quorem>:
 8006efe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f02:	6903      	ldr	r3, [r0, #16]
 8006f04:	690c      	ldr	r4, [r1, #16]
 8006f06:	42a3      	cmp	r3, r4
 8006f08:	4607      	mov	r7, r0
 8006f0a:	db7e      	blt.n	800700a <quorem+0x10c>
 8006f0c:	3c01      	subs	r4, #1
 8006f0e:	f101 0814 	add.w	r8, r1, #20
 8006f12:	00a3      	lsls	r3, r4, #2
 8006f14:	f100 0514 	add.w	r5, r0, #20
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f1e:	9301      	str	r3, [sp, #4]
 8006f20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f30:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f34:	d32e      	bcc.n	8006f94 <quorem+0x96>
 8006f36:	f04f 0a00 	mov.w	sl, #0
 8006f3a:	46c4      	mov	ip, r8
 8006f3c:	46ae      	mov	lr, r5
 8006f3e:	46d3      	mov	fp, sl
 8006f40:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006f44:	b298      	uxth	r0, r3
 8006f46:	fb06 a000 	mla	r0, r6, r0, sl
 8006f4a:	0c02      	lsrs	r2, r0, #16
 8006f4c:	0c1b      	lsrs	r3, r3, #16
 8006f4e:	fb06 2303 	mla	r3, r6, r3, r2
 8006f52:	f8de 2000 	ldr.w	r2, [lr]
 8006f56:	b280      	uxth	r0, r0
 8006f58:	b292      	uxth	r2, r2
 8006f5a:	1a12      	subs	r2, r2, r0
 8006f5c:	445a      	add	r2, fp
 8006f5e:	f8de 0000 	ldr.w	r0, [lr]
 8006f62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006f6c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006f70:	b292      	uxth	r2, r2
 8006f72:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f76:	45e1      	cmp	r9, ip
 8006f78:	f84e 2b04 	str.w	r2, [lr], #4
 8006f7c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f80:	d2de      	bcs.n	8006f40 <quorem+0x42>
 8006f82:	9b00      	ldr	r3, [sp, #0]
 8006f84:	58eb      	ldr	r3, [r5, r3]
 8006f86:	b92b      	cbnz	r3, 8006f94 <quorem+0x96>
 8006f88:	9b01      	ldr	r3, [sp, #4]
 8006f8a:	3b04      	subs	r3, #4
 8006f8c:	429d      	cmp	r5, r3
 8006f8e:	461a      	mov	r2, r3
 8006f90:	d32f      	bcc.n	8006ff2 <quorem+0xf4>
 8006f92:	613c      	str	r4, [r7, #16]
 8006f94:	4638      	mov	r0, r7
 8006f96:	f001 f979 	bl	800828c <__mcmp>
 8006f9a:	2800      	cmp	r0, #0
 8006f9c:	db25      	blt.n	8006fea <quorem+0xec>
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	f858 2b04 	ldr.w	r2, [r8], #4
 8006fa6:	f8d1 c000 	ldr.w	ip, [r1]
 8006faa:	fa1f fe82 	uxth.w	lr, r2
 8006fae:	fa1f f38c 	uxth.w	r3, ip
 8006fb2:	eba3 030e 	sub.w	r3, r3, lr
 8006fb6:	4403      	add	r3, r0
 8006fb8:	0c12      	lsrs	r2, r2, #16
 8006fba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006fbe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fc8:	45c1      	cmp	r9, r8
 8006fca:	f841 3b04 	str.w	r3, [r1], #4
 8006fce:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006fd2:	d2e6      	bcs.n	8006fa2 <quorem+0xa4>
 8006fd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fdc:	b922      	cbnz	r2, 8006fe8 <quorem+0xea>
 8006fde:	3b04      	subs	r3, #4
 8006fe0:	429d      	cmp	r5, r3
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	d30b      	bcc.n	8006ffe <quorem+0x100>
 8006fe6:	613c      	str	r4, [r7, #16]
 8006fe8:	3601      	adds	r6, #1
 8006fea:	4630      	mov	r0, r6
 8006fec:	b003      	add	sp, #12
 8006fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff2:	6812      	ldr	r2, [r2, #0]
 8006ff4:	3b04      	subs	r3, #4
 8006ff6:	2a00      	cmp	r2, #0
 8006ff8:	d1cb      	bne.n	8006f92 <quorem+0x94>
 8006ffa:	3c01      	subs	r4, #1
 8006ffc:	e7c6      	b.n	8006f8c <quorem+0x8e>
 8006ffe:	6812      	ldr	r2, [r2, #0]
 8007000:	3b04      	subs	r3, #4
 8007002:	2a00      	cmp	r2, #0
 8007004:	d1ef      	bne.n	8006fe6 <quorem+0xe8>
 8007006:	3c01      	subs	r4, #1
 8007008:	e7ea      	b.n	8006fe0 <quorem+0xe2>
 800700a:	2000      	movs	r0, #0
 800700c:	e7ee      	b.n	8006fec <quorem+0xee>
	...

08007010 <_dtoa_r>:
 8007010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007014:	69c7      	ldr	r7, [r0, #28]
 8007016:	b099      	sub	sp, #100	@ 0x64
 8007018:	ed8d 0b02 	vstr	d0, [sp, #8]
 800701c:	ec55 4b10 	vmov	r4, r5, d0
 8007020:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007022:	9109      	str	r1, [sp, #36]	@ 0x24
 8007024:	4683      	mov	fp, r0
 8007026:	920e      	str	r2, [sp, #56]	@ 0x38
 8007028:	9313      	str	r3, [sp, #76]	@ 0x4c
 800702a:	b97f      	cbnz	r7, 800704c <_dtoa_r+0x3c>
 800702c:	2010      	movs	r0, #16
 800702e:	f000 fdfd 	bl	8007c2c <malloc>
 8007032:	4602      	mov	r2, r0
 8007034:	f8cb 001c 	str.w	r0, [fp, #28]
 8007038:	b920      	cbnz	r0, 8007044 <_dtoa_r+0x34>
 800703a:	4ba7      	ldr	r3, [pc, #668]	@ (80072d8 <_dtoa_r+0x2c8>)
 800703c:	21ef      	movs	r1, #239	@ 0xef
 800703e:	48a7      	ldr	r0, [pc, #668]	@ (80072dc <_dtoa_r+0x2cc>)
 8007040:	f001 fc5a 	bl	80088f8 <__assert_func>
 8007044:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007048:	6007      	str	r7, [r0, #0]
 800704a:	60c7      	str	r7, [r0, #12]
 800704c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007050:	6819      	ldr	r1, [r3, #0]
 8007052:	b159      	cbz	r1, 800706c <_dtoa_r+0x5c>
 8007054:	685a      	ldr	r2, [r3, #4]
 8007056:	604a      	str	r2, [r1, #4]
 8007058:	2301      	movs	r3, #1
 800705a:	4093      	lsls	r3, r2
 800705c:	608b      	str	r3, [r1, #8]
 800705e:	4658      	mov	r0, fp
 8007060:	f000 feda 	bl	8007e18 <_Bfree>
 8007064:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007068:	2200      	movs	r2, #0
 800706a:	601a      	str	r2, [r3, #0]
 800706c:	1e2b      	subs	r3, r5, #0
 800706e:	bfb9      	ittee	lt
 8007070:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007074:	9303      	strlt	r3, [sp, #12]
 8007076:	2300      	movge	r3, #0
 8007078:	6033      	strge	r3, [r6, #0]
 800707a:	9f03      	ldr	r7, [sp, #12]
 800707c:	4b98      	ldr	r3, [pc, #608]	@ (80072e0 <_dtoa_r+0x2d0>)
 800707e:	bfbc      	itt	lt
 8007080:	2201      	movlt	r2, #1
 8007082:	6032      	strlt	r2, [r6, #0]
 8007084:	43bb      	bics	r3, r7
 8007086:	d112      	bne.n	80070ae <_dtoa_r+0x9e>
 8007088:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800708a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800708e:	6013      	str	r3, [r2, #0]
 8007090:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007094:	4323      	orrs	r3, r4
 8007096:	f000 854d 	beq.w	8007b34 <_dtoa_r+0xb24>
 800709a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800709c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80072f4 <_dtoa_r+0x2e4>
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f000 854f 	beq.w	8007b44 <_dtoa_r+0xb34>
 80070a6:	f10a 0303 	add.w	r3, sl, #3
 80070aa:	f000 bd49 	b.w	8007b40 <_dtoa_r+0xb30>
 80070ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80070b2:	2200      	movs	r2, #0
 80070b4:	ec51 0b17 	vmov	r0, r1, d7
 80070b8:	2300      	movs	r3, #0
 80070ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80070be:	f7f9 fd13 	bl	8000ae8 <__aeabi_dcmpeq>
 80070c2:	4680      	mov	r8, r0
 80070c4:	b158      	cbz	r0, 80070de <_dtoa_r+0xce>
 80070c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80070c8:	2301      	movs	r3, #1
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80070ce:	b113      	cbz	r3, 80070d6 <_dtoa_r+0xc6>
 80070d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80070d2:	4b84      	ldr	r3, [pc, #528]	@ (80072e4 <_dtoa_r+0x2d4>)
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80072f8 <_dtoa_r+0x2e8>
 80070da:	f000 bd33 	b.w	8007b44 <_dtoa_r+0xb34>
 80070de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80070e2:	aa16      	add	r2, sp, #88	@ 0x58
 80070e4:	a917      	add	r1, sp, #92	@ 0x5c
 80070e6:	4658      	mov	r0, fp
 80070e8:	f001 f980 	bl	80083ec <__d2b>
 80070ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80070f0:	4681      	mov	r9, r0
 80070f2:	2e00      	cmp	r6, #0
 80070f4:	d077      	beq.n	80071e6 <_dtoa_r+0x1d6>
 80070f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80070fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007104:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007108:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800710c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007110:	4619      	mov	r1, r3
 8007112:	2200      	movs	r2, #0
 8007114:	4b74      	ldr	r3, [pc, #464]	@ (80072e8 <_dtoa_r+0x2d8>)
 8007116:	f7f9 f8c7 	bl	80002a8 <__aeabi_dsub>
 800711a:	a369      	add	r3, pc, #420	@ (adr r3, 80072c0 <_dtoa_r+0x2b0>)
 800711c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007120:	f7f9 fa7a 	bl	8000618 <__aeabi_dmul>
 8007124:	a368      	add	r3, pc, #416	@ (adr r3, 80072c8 <_dtoa_r+0x2b8>)
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	f7f9 f8bf 	bl	80002ac <__adddf3>
 800712e:	4604      	mov	r4, r0
 8007130:	4630      	mov	r0, r6
 8007132:	460d      	mov	r5, r1
 8007134:	f7f9 fa06 	bl	8000544 <__aeabi_i2d>
 8007138:	a365      	add	r3, pc, #404	@ (adr r3, 80072d0 <_dtoa_r+0x2c0>)
 800713a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713e:	f7f9 fa6b 	bl	8000618 <__aeabi_dmul>
 8007142:	4602      	mov	r2, r0
 8007144:	460b      	mov	r3, r1
 8007146:	4620      	mov	r0, r4
 8007148:	4629      	mov	r1, r5
 800714a:	f7f9 f8af 	bl	80002ac <__adddf3>
 800714e:	4604      	mov	r4, r0
 8007150:	460d      	mov	r5, r1
 8007152:	f7f9 fd11 	bl	8000b78 <__aeabi_d2iz>
 8007156:	2200      	movs	r2, #0
 8007158:	4607      	mov	r7, r0
 800715a:	2300      	movs	r3, #0
 800715c:	4620      	mov	r0, r4
 800715e:	4629      	mov	r1, r5
 8007160:	f7f9 fccc 	bl	8000afc <__aeabi_dcmplt>
 8007164:	b140      	cbz	r0, 8007178 <_dtoa_r+0x168>
 8007166:	4638      	mov	r0, r7
 8007168:	f7f9 f9ec 	bl	8000544 <__aeabi_i2d>
 800716c:	4622      	mov	r2, r4
 800716e:	462b      	mov	r3, r5
 8007170:	f7f9 fcba 	bl	8000ae8 <__aeabi_dcmpeq>
 8007174:	b900      	cbnz	r0, 8007178 <_dtoa_r+0x168>
 8007176:	3f01      	subs	r7, #1
 8007178:	2f16      	cmp	r7, #22
 800717a:	d851      	bhi.n	8007220 <_dtoa_r+0x210>
 800717c:	4b5b      	ldr	r3, [pc, #364]	@ (80072ec <_dtoa_r+0x2dc>)
 800717e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007186:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800718a:	f7f9 fcb7 	bl	8000afc <__aeabi_dcmplt>
 800718e:	2800      	cmp	r0, #0
 8007190:	d048      	beq.n	8007224 <_dtoa_r+0x214>
 8007192:	3f01      	subs	r7, #1
 8007194:	2300      	movs	r3, #0
 8007196:	9312      	str	r3, [sp, #72]	@ 0x48
 8007198:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800719a:	1b9b      	subs	r3, r3, r6
 800719c:	1e5a      	subs	r2, r3, #1
 800719e:	bf44      	itt	mi
 80071a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80071a4:	2300      	movmi	r3, #0
 80071a6:	9208      	str	r2, [sp, #32]
 80071a8:	bf54      	ite	pl
 80071aa:	f04f 0800 	movpl.w	r8, #0
 80071ae:	9308      	strmi	r3, [sp, #32]
 80071b0:	2f00      	cmp	r7, #0
 80071b2:	db39      	blt.n	8007228 <_dtoa_r+0x218>
 80071b4:	9b08      	ldr	r3, [sp, #32]
 80071b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80071b8:	443b      	add	r3, r7
 80071ba:	9308      	str	r3, [sp, #32]
 80071bc:	2300      	movs	r3, #0
 80071be:	930a      	str	r3, [sp, #40]	@ 0x28
 80071c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071c2:	2b09      	cmp	r3, #9
 80071c4:	d864      	bhi.n	8007290 <_dtoa_r+0x280>
 80071c6:	2b05      	cmp	r3, #5
 80071c8:	bfc4      	itt	gt
 80071ca:	3b04      	subgt	r3, #4
 80071cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80071ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d0:	f1a3 0302 	sub.w	r3, r3, #2
 80071d4:	bfcc      	ite	gt
 80071d6:	2400      	movgt	r4, #0
 80071d8:	2401      	movle	r4, #1
 80071da:	2b03      	cmp	r3, #3
 80071dc:	d863      	bhi.n	80072a6 <_dtoa_r+0x296>
 80071de:	e8df f003 	tbb	[pc, r3]
 80071e2:	372a      	.short	0x372a
 80071e4:	5535      	.short	0x5535
 80071e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80071ea:	441e      	add	r6, r3
 80071ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80071f0:	2b20      	cmp	r3, #32
 80071f2:	bfc1      	itttt	gt
 80071f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80071f8:	409f      	lslgt	r7, r3
 80071fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80071fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007202:	bfd6      	itet	le
 8007204:	f1c3 0320 	rsble	r3, r3, #32
 8007208:	ea47 0003 	orrgt.w	r0, r7, r3
 800720c:	fa04 f003 	lslle.w	r0, r4, r3
 8007210:	f7f9 f988 	bl	8000524 <__aeabi_ui2d>
 8007214:	2201      	movs	r2, #1
 8007216:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800721a:	3e01      	subs	r6, #1
 800721c:	9214      	str	r2, [sp, #80]	@ 0x50
 800721e:	e777      	b.n	8007110 <_dtoa_r+0x100>
 8007220:	2301      	movs	r3, #1
 8007222:	e7b8      	b.n	8007196 <_dtoa_r+0x186>
 8007224:	9012      	str	r0, [sp, #72]	@ 0x48
 8007226:	e7b7      	b.n	8007198 <_dtoa_r+0x188>
 8007228:	427b      	negs	r3, r7
 800722a:	930a      	str	r3, [sp, #40]	@ 0x28
 800722c:	2300      	movs	r3, #0
 800722e:	eba8 0807 	sub.w	r8, r8, r7
 8007232:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007234:	e7c4      	b.n	80071c0 <_dtoa_r+0x1b0>
 8007236:	2300      	movs	r3, #0
 8007238:	930b      	str	r3, [sp, #44]	@ 0x2c
 800723a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800723c:	2b00      	cmp	r3, #0
 800723e:	dc35      	bgt.n	80072ac <_dtoa_r+0x29c>
 8007240:	2301      	movs	r3, #1
 8007242:	9300      	str	r3, [sp, #0]
 8007244:	9307      	str	r3, [sp, #28]
 8007246:	461a      	mov	r2, r3
 8007248:	920e      	str	r2, [sp, #56]	@ 0x38
 800724a:	e00b      	b.n	8007264 <_dtoa_r+0x254>
 800724c:	2301      	movs	r3, #1
 800724e:	e7f3      	b.n	8007238 <_dtoa_r+0x228>
 8007250:	2300      	movs	r3, #0
 8007252:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007256:	18fb      	adds	r3, r7, r3
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	3301      	adds	r3, #1
 800725c:	2b01      	cmp	r3, #1
 800725e:	9307      	str	r3, [sp, #28]
 8007260:	bfb8      	it	lt
 8007262:	2301      	movlt	r3, #1
 8007264:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007268:	2100      	movs	r1, #0
 800726a:	2204      	movs	r2, #4
 800726c:	f102 0514 	add.w	r5, r2, #20
 8007270:	429d      	cmp	r5, r3
 8007272:	d91f      	bls.n	80072b4 <_dtoa_r+0x2a4>
 8007274:	6041      	str	r1, [r0, #4]
 8007276:	4658      	mov	r0, fp
 8007278:	f000 fd8e 	bl	8007d98 <_Balloc>
 800727c:	4682      	mov	sl, r0
 800727e:	2800      	cmp	r0, #0
 8007280:	d13c      	bne.n	80072fc <_dtoa_r+0x2ec>
 8007282:	4b1b      	ldr	r3, [pc, #108]	@ (80072f0 <_dtoa_r+0x2e0>)
 8007284:	4602      	mov	r2, r0
 8007286:	f240 11af 	movw	r1, #431	@ 0x1af
 800728a:	e6d8      	b.n	800703e <_dtoa_r+0x2e>
 800728c:	2301      	movs	r3, #1
 800728e:	e7e0      	b.n	8007252 <_dtoa_r+0x242>
 8007290:	2401      	movs	r4, #1
 8007292:	2300      	movs	r3, #0
 8007294:	9309      	str	r3, [sp, #36]	@ 0x24
 8007296:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007298:	f04f 33ff 	mov.w	r3, #4294967295
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	9307      	str	r3, [sp, #28]
 80072a0:	2200      	movs	r2, #0
 80072a2:	2312      	movs	r3, #18
 80072a4:	e7d0      	b.n	8007248 <_dtoa_r+0x238>
 80072a6:	2301      	movs	r3, #1
 80072a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072aa:	e7f5      	b.n	8007298 <_dtoa_r+0x288>
 80072ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072ae:	9300      	str	r3, [sp, #0]
 80072b0:	9307      	str	r3, [sp, #28]
 80072b2:	e7d7      	b.n	8007264 <_dtoa_r+0x254>
 80072b4:	3101      	adds	r1, #1
 80072b6:	0052      	lsls	r2, r2, #1
 80072b8:	e7d8      	b.n	800726c <_dtoa_r+0x25c>
 80072ba:	bf00      	nop
 80072bc:	f3af 8000 	nop.w
 80072c0:	636f4361 	.word	0x636f4361
 80072c4:	3fd287a7 	.word	0x3fd287a7
 80072c8:	8b60c8b3 	.word	0x8b60c8b3
 80072cc:	3fc68a28 	.word	0x3fc68a28
 80072d0:	509f79fb 	.word	0x509f79fb
 80072d4:	3fd34413 	.word	0x3fd34413
 80072d8:	080090a9 	.word	0x080090a9
 80072dc:	080090c0 	.word	0x080090c0
 80072e0:	7ff00000 	.word	0x7ff00000
 80072e4:	08009079 	.word	0x08009079
 80072e8:	3ff80000 	.word	0x3ff80000
 80072ec:	080091b8 	.word	0x080091b8
 80072f0:	08009118 	.word	0x08009118
 80072f4:	080090a5 	.word	0x080090a5
 80072f8:	08009078 	.word	0x08009078
 80072fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007300:	6018      	str	r0, [r3, #0]
 8007302:	9b07      	ldr	r3, [sp, #28]
 8007304:	2b0e      	cmp	r3, #14
 8007306:	f200 80a4 	bhi.w	8007452 <_dtoa_r+0x442>
 800730a:	2c00      	cmp	r4, #0
 800730c:	f000 80a1 	beq.w	8007452 <_dtoa_r+0x442>
 8007310:	2f00      	cmp	r7, #0
 8007312:	dd33      	ble.n	800737c <_dtoa_r+0x36c>
 8007314:	4bad      	ldr	r3, [pc, #692]	@ (80075cc <_dtoa_r+0x5bc>)
 8007316:	f007 020f 	and.w	r2, r7, #15
 800731a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800731e:	ed93 7b00 	vldr	d7, [r3]
 8007322:	05f8      	lsls	r0, r7, #23
 8007324:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007328:	ea4f 1427 	mov.w	r4, r7, asr #4
 800732c:	d516      	bpl.n	800735c <_dtoa_r+0x34c>
 800732e:	4ba8      	ldr	r3, [pc, #672]	@ (80075d0 <_dtoa_r+0x5c0>)
 8007330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007334:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007338:	f7f9 fa98 	bl	800086c <__aeabi_ddiv>
 800733c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007340:	f004 040f 	and.w	r4, r4, #15
 8007344:	2603      	movs	r6, #3
 8007346:	4da2      	ldr	r5, [pc, #648]	@ (80075d0 <_dtoa_r+0x5c0>)
 8007348:	b954      	cbnz	r4, 8007360 <_dtoa_r+0x350>
 800734a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800734e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007352:	f7f9 fa8b 	bl	800086c <__aeabi_ddiv>
 8007356:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800735a:	e028      	b.n	80073ae <_dtoa_r+0x39e>
 800735c:	2602      	movs	r6, #2
 800735e:	e7f2      	b.n	8007346 <_dtoa_r+0x336>
 8007360:	07e1      	lsls	r1, r4, #31
 8007362:	d508      	bpl.n	8007376 <_dtoa_r+0x366>
 8007364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800736c:	f7f9 f954 	bl	8000618 <__aeabi_dmul>
 8007370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007374:	3601      	adds	r6, #1
 8007376:	1064      	asrs	r4, r4, #1
 8007378:	3508      	adds	r5, #8
 800737a:	e7e5      	b.n	8007348 <_dtoa_r+0x338>
 800737c:	f000 80d2 	beq.w	8007524 <_dtoa_r+0x514>
 8007380:	427c      	negs	r4, r7
 8007382:	4b92      	ldr	r3, [pc, #584]	@ (80075cc <_dtoa_r+0x5bc>)
 8007384:	4d92      	ldr	r5, [pc, #584]	@ (80075d0 <_dtoa_r+0x5c0>)
 8007386:	f004 020f 	and.w	r2, r4, #15
 800738a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007392:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007396:	f7f9 f93f 	bl	8000618 <__aeabi_dmul>
 800739a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800739e:	1124      	asrs	r4, r4, #4
 80073a0:	2300      	movs	r3, #0
 80073a2:	2602      	movs	r6, #2
 80073a4:	2c00      	cmp	r4, #0
 80073a6:	f040 80b2 	bne.w	800750e <_dtoa_r+0x4fe>
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1d3      	bne.n	8007356 <_dtoa_r+0x346>
 80073ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80073b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f000 80b7 	beq.w	8007528 <_dtoa_r+0x518>
 80073ba:	4b86      	ldr	r3, [pc, #536]	@ (80075d4 <_dtoa_r+0x5c4>)
 80073bc:	2200      	movs	r2, #0
 80073be:	4620      	mov	r0, r4
 80073c0:	4629      	mov	r1, r5
 80073c2:	f7f9 fb9b 	bl	8000afc <__aeabi_dcmplt>
 80073c6:	2800      	cmp	r0, #0
 80073c8:	f000 80ae 	beq.w	8007528 <_dtoa_r+0x518>
 80073cc:	9b07      	ldr	r3, [sp, #28]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f000 80aa 	beq.w	8007528 <_dtoa_r+0x518>
 80073d4:	9b00      	ldr	r3, [sp, #0]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	dd37      	ble.n	800744a <_dtoa_r+0x43a>
 80073da:	1e7b      	subs	r3, r7, #1
 80073dc:	9304      	str	r3, [sp, #16]
 80073de:	4620      	mov	r0, r4
 80073e0:	4b7d      	ldr	r3, [pc, #500]	@ (80075d8 <_dtoa_r+0x5c8>)
 80073e2:	2200      	movs	r2, #0
 80073e4:	4629      	mov	r1, r5
 80073e6:	f7f9 f917 	bl	8000618 <__aeabi_dmul>
 80073ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073ee:	9c00      	ldr	r4, [sp, #0]
 80073f0:	3601      	adds	r6, #1
 80073f2:	4630      	mov	r0, r6
 80073f4:	f7f9 f8a6 	bl	8000544 <__aeabi_i2d>
 80073f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073fc:	f7f9 f90c 	bl	8000618 <__aeabi_dmul>
 8007400:	4b76      	ldr	r3, [pc, #472]	@ (80075dc <_dtoa_r+0x5cc>)
 8007402:	2200      	movs	r2, #0
 8007404:	f7f8 ff52 	bl	80002ac <__adddf3>
 8007408:	4605      	mov	r5, r0
 800740a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800740e:	2c00      	cmp	r4, #0
 8007410:	f040 808d 	bne.w	800752e <_dtoa_r+0x51e>
 8007414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007418:	4b71      	ldr	r3, [pc, #452]	@ (80075e0 <_dtoa_r+0x5d0>)
 800741a:	2200      	movs	r2, #0
 800741c:	f7f8 ff44 	bl	80002a8 <__aeabi_dsub>
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007428:	462a      	mov	r2, r5
 800742a:	4633      	mov	r3, r6
 800742c:	f7f9 fb84 	bl	8000b38 <__aeabi_dcmpgt>
 8007430:	2800      	cmp	r0, #0
 8007432:	f040 828b 	bne.w	800794c <_dtoa_r+0x93c>
 8007436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800743a:	462a      	mov	r2, r5
 800743c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007440:	f7f9 fb5c 	bl	8000afc <__aeabi_dcmplt>
 8007444:	2800      	cmp	r0, #0
 8007446:	f040 8128 	bne.w	800769a <_dtoa_r+0x68a>
 800744a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800744e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007452:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007454:	2b00      	cmp	r3, #0
 8007456:	f2c0 815a 	blt.w	800770e <_dtoa_r+0x6fe>
 800745a:	2f0e      	cmp	r7, #14
 800745c:	f300 8157 	bgt.w	800770e <_dtoa_r+0x6fe>
 8007460:	4b5a      	ldr	r3, [pc, #360]	@ (80075cc <_dtoa_r+0x5bc>)
 8007462:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007466:	ed93 7b00 	vldr	d7, [r3]
 800746a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800746c:	2b00      	cmp	r3, #0
 800746e:	ed8d 7b00 	vstr	d7, [sp]
 8007472:	da03      	bge.n	800747c <_dtoa_r+0x46c>
 8007474:	9b07      	ldr	r3, [sp, #28]
 8007476:	2b00      	cmp	r3, #0
 8007478:	f340 8101 	ble.w	800767e <_dtoa_r+0x66e>
 800747c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007480:	4656      	mov	r6, sl
 8007482:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007486:	4620      	mov	r0, r4
 8007488:	4629      	mov	r1, r5
 800748a:	f7f9 f9ef 	bl	800086c <__aeabi_ddiv>
 800748e:	f7f9 fb73 	bl	8000b78 <__aeabi_d2iz>
 8007492:	4680      	mov	r8, r0
 8007494:	f7f9 f856 	bl	8000544 <__aeabi_i2d>
 8007498:	e9dd 2300 	ldrd	r2, r3, [sp]
 800749c:	f7f9 f8bc 	bl	8000618 <__aeabi_dmul>
 80074a0:	4602      	mov	r2, r0
 80074a2:	460b      	mov	r3, r1
 80074a4:	4620      	mov	r0, r4
 80074a6:	4629      	mov	r1, r5
 80074a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80074ac:	f7f8 fefc 	bl	80002a8 <__aeabi_dsub>
 80074b0:	f806 4b01 	strb.w	r4, [r6], #1
 80074b4:	9d07      	ldr	r5, [sp, #28]
 80074b6:	eba6 040a 	sub.w	r4, r6, sl
 80074ba:	42a5      	cmp	r5, r4
 80074bc:	4602      	mov	r2, r0
 80074be:	460b      	mov	r3, r1
 80074c0:	f040 8117 	bne.w	80076f2 <_dtoa_r+0x6e2>
 80074c4:	f7f8 fef2 	bl	80002ac <__adddf3>
 80074c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074cc:	4604      	mov	r4, r0
 80074ce:	460d      	mov	r5, r1
 80074d0:	f7f9 fb32 	bl	8000b38 <__aeabi_dcmpgt>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	f040 80f9 	bne.w	80076cc <_dtoa_r+0x6bc>
 80074da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074de:	4620      	mov	r0, r4
 80074e0:	4629      	mov	r1, r5
 80074e2:	f7f9 fb01 	bl	8000ae8 <__aeabi_dcmpeq>
 80074e6:	b118      	cbz	r0, 80074f0 <_dtoa_r+0x4e0>
 80074e8:	f018 0f01 	tst.w	r8, #1
 80074ec:	f040 80ee 	bne.w	80076cc <_dtoa_r+0x6bc>
 80074f0:	4649      	mov	r1, r9
 80074f2:	4658      	mov	r0, fp
 80074f4:	f000 fc90 	bl	8007e18 <_Bfree>
 80074f8:	2300      	movs	r3, #0
 80074fa:	7033      	strb	r3, [r6, #0]
 80074fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074fe:	3701      	adds	r7, #1
 8007500:	601f      	str	r7, [r3, #0]
 8007502:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007504:	2b00      	cmp	r3, #0
 8007506:	f000 831d 	beq.w	8007b44 <_dtoa_r+0xb34>
 800750a:	601e      	str	r6, [r3, #0]
 800750c:	e31a      	b.n	8007b44 <_dtoa_r+0xb34>
 800750e:	07e2      	lsls	r2, r4, #31
 8007510:	d505      	bpl.n	800751e <_dtoa_r+0x50e>
 8007512:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007516:	f7f9 f87f 	bl	8000618 <__aeabi_dmul>
 800751a:	3601      	adds	r6, #1
 800751c:	2301      	movs	r3, #1
 800751e:	1064      	asrs	r4, r4, #1
 8007520:	3508      	adds	r5, #8
 8007522:	e73f      	b.n	80073a4 <_dtoa_r+0x394>
 8007524:	2602      	movs	r6, #2
 8007526:	e742      	b.n	80073ae <_dtoa_r+0x39e>
 8007528:	9c07      	ldr	r4, [sp, #28]
 800752a:	9704      	str	r7, [sp, #16]
 800752c:	e761      	b.n	80073f2 <_dtoa_r+0x3e2>
 800752e:	4b27      	ldr	r3, [pc, #156]	@ (80075cc <_dtoa_r+0x5bc>)
 8007530:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007532:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007536:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800753a:	4454      	add	r4, sl
 800753c:	2900      	cmp	r1, #0
 800753e:	d053      	beq.n	80075e8 <_dtoa_r+0x5d8>
 8007540:	4928      	ldr	r1, [pc, #160]	@ (80075e4 <_dtoa_r+0x5d4>)
 8007542:	2000      	movs	r0, #0
 8007544:	f7f9 f992 	bl	800086c <__aeabi_ddiv>
 8007548:	4633      	mov	r3, r6
 800754a:	462a      	mov	r2, r5
 800754c:	f7f8 feac 	bl	80002a8 <__aeabi_dsub>
 8007550:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007554:	4656      	mov	r6, sl
 8007556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800755a:	f7f9 fb0d 	bl	8000b78 <__aeabi_d2iz>
 800755e:	4605      	mov	r5, r0
 8007560:	f7f8 fff0 	bl	8000544 <__aeabi_i2d>
 8007564:	4602      	mov	r2, r0
 8007566:	460b      	mov	r3, r1
 8007568:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800756c:	f7f8 fe9c 	bl	80002a8 <__aeabi_dsub>
 8007570:	3530      	adds	r5, #48	@ 0x30
 8007572:	4602      	mov	r2, r0
 8007574:	460b      	mov	r3, r1
 8007576:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800757a:	f806 5b01 	strb.w	r5, [r6], #1
 800757e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007582:	f7f9 fabb 	bl	8000afc <__aeabi_dcmplt>
 8007586:	2800      	cmp	r0, #0
 8007588:	d171      	bne.n	800766e <_dtoa_r+0x65e>
 800758a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800758e:	4911      	ldr	r1, [pc, #68]	@ (80075d4 <_dtoa_r+0x5c4>)
 8007590:	2000      	movs	r0, #0
 8007592:	f7f8 fe89 	bl	80002a8 <__aeabi_dsub>
 8007596:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800759a:	f7f9 faaf 	bl	8000afc <__aeabi_dcmplt>
 800759e:	2800      	cmp	r0, #0
 80075a0:	f040 8095 	bne.w	80076ce <_dtoa_r+0x6be>
 80075a4:	42a6      	cmp	r6, r4
 80075a6:	f43f af50 	beq.w	800744a <_dtoa_r+0x43a>
 80075aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80075ae:	4b0a      	ldr	r3, [pc, #40]	@ (80075d8 <_dtoa_r+0x5c8>)
 80075b0:	2200      	movs	r2, #0
 80075b2:	f7f9 f831 	bl	8000618 <__aeabi_dmul>
 80075b6:	4b08      	ldr	r3, [pc, #32]	@ (80075d8 <_dtoa_r+0x5c8>)
 80075b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075bc:	2200      	movs	r2, #0
 80075be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075c2:	f7f9 f829 	bl	8000618 <__aeabi_dmul>
 80075c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075ca:	e7c4      	b.n	8007556 <_dtoa_r+0x546>
 80075cc:	080091b8 	.word	0x080091b8
 80075d0:	08009190 	.word	0x08009190
 80075d4:	3ff00000 	.word	0x3ff00000
 80075d8:	40240000 	.word	0x40240000
 80075dc:	401c0000 	.word	0x401c0000
 80075e0:	40140000 	.word	0x40140000
 80075e4:	3fe00000 	.word	0x3fe00000
 80075e8:	4631      	mov	r1, r6
 80075ea:	4628      	mov	r0, r5
 80075ec:	f7f9 f814 	bl	8000618 <__aeabi_dmul>
 80075f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80075f6:	4656      	mov	r6, sl
 80075f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075fc:	f7f9 fabc 	bl	8000b78 <__aeabi_d2iz>
 8007600:	4605      	mov	r5, r0
 8007602:	f7f8 ff9f 	bl	8000544 <__aeabi_i2d>
 8007606:	4602      	mov	r2, r0
 8007608:	460b      	mov	r3, r1
 800760a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800760e:	f7f8 fe4b 	bl	80002a8 <__aeabi_dsub>
 8007612:	3530      	adds	r5, #48	@ 0x30
 8007614:	f806 5b01 	strb.w	r5, [r6], #1
 8007618:	4602      	mov	r2, r0
 800761a:	460b      	mov	r3, r1
 800761c:	42a6      	cmp	r6, r4
 800761e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007622:	f04f 0200 	mov.w	r2, #0
 8007626:	d124      	bne.n	8007672 <_dtoa_r+0x662>
 8007628:	4bac      	ldr	r3, [pc, #688]	@ (80078dc <_dtoa_r+0x8cc>)
 800762a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800762e:	f7f8 fe3d 	bl	80002ac <__adddf3>
 8007632:	4602      	mov	r2, r0
 8007634:	460b      	mov	r3, r1
 8007636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800763a:	f7f9 fa7d 	bl	8000b38 <__aeabi_dcmpgt>
 800763e:	2800      	cmp	r0, #0
 8007640:	d145      	bne.n	80076ce <_dtoa_r+0x6be>
 8007642:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007646:	49a5      	ldr	r1, [pc, #660]	@ (80078dc <_dtoa_r+0x8cc>)
 8007648:	2000      	movs	r0, #0
 800764a:	f7f8 fe2d 	bl	80002a8 <__aeabi_dsub>
 800764e:	4602      	mov	r2, r0
 8007650:	460b      	mov	r3, r1
 8007652:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007656:	f7f9 fa51 	bl	8000afc <__aeabi_dcmplt>
 800765a:	2800      	cmp	r0, #0
 800765c:	f43f aef5 	beq.w	800744a <_dtoa_r+0x43a>
 8007660:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007662:	1e73      	subs	r3, r6, #1
 8007664:	9315      	str	r3, [sp, #84]	@ 0x54
 8007666:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800766a:	2b30      	cmp	r3, #48	@ 0x30
 800766c:	d0f8      	beq.n	8007660 <_dtoa_r+0x650>
 800766e:	9f04      	ldr	r7, [sp, #16]
 8007670:	e73e      	b.n	80074f0 <_dtoa_r+0x4e0>
 8007672:	4b9b      	ldr	r3, [pc, #620]	@ (80078e0 <_dtoa_r+0x8d0>)
 8007674:	f7f8 ffd0 	bl	8000618 <__aeabi_dmul>
 8007678:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800767c:	e7bc      	b.n	80075f8 <_dtoa_r+0x5e8>
 800767e:	d10c      	bne.n	800769a <_dtoa_r+0x68a>
 8007680:	4b98      	ldr	r3, [pc, #608]	@ (80078e4 <_dtoa_r+0x8d4>)
 8007682:	2200      	movs	r2, #0
 8007684:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007688:	f7f8 ffc6 	bl	8000618 <__aeabi_dmul>
 800768c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007690:	f7f9 fa48 	bl	8000b24 <__aeabi_dcmpge>
 8007694:	2800      	cmp	r0, #0
 8007696:	f000 8157 	beq.w	8007948 <_dtoa_r+0x938>
 800769a:	2400      	movs	r4, #0
 800769c:	4625      	mov	r5, r4
 800769e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076a0:	43db      	mvns	r3, r3
 80076a2:	9304      	str	r3, [sp, #16]
 80076a4:	4656      	mov	r6, sl
 80076a6:	2700      	movs	r7, #0
 80076a8:	4621      	mov	r1, r4
 80076aa:	4658      	mov	r0, fp
 80076ac:	f000 fbb4 	bl	8007e18 <_Bfree>
 80076b0:	2d00      	cmp	r5, #0
 80076b2:	d0dc      	beq.n	800766e <_dtoa_r+0x65e>
 80076b4:	b12f      	cbz	r7, 80076c2 <_dtoa_r+0x6b2>
 80076b6:	42af      	cmp	r7, r5
 80076b8:	d003      	beq.n	80076c2 <_dtoa_r+0x6b2>
 80076ba:	4639      	mov	r1, r7
 80076bc:	4658      	mov	r0, fp
 80076be:	f000 fbab 	bl	8007e18 <_Bfree>
 80076c2:	4629      	mov	r1, r5
 80076c4:	4658      	mov	r0, fp
 80076c6:	f000 fba7 	bl	8007e18 <_Bfree>
 80076ca:	e7d0      	b.n	800766e <_dtoa_r+0x65e>
 80076cc:	9704      	str	r7, [sp, #16]
 80076ce:	4633      	mov	r3, r6
 80076d0:	461e      	mov	r6, r3
 80076d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076d6:	2a39      	cmp	r2, #57	@ 0x39
 80076d8:	d107      	bne.n	80076ea <_dtoa_r+0x6da>
 80076da:	459a      	cmp	sl, r3
 80076dc:	d1f8      	bne.n	80076d0 <_dtoa_r+0x6c0>
 80076de:	9a04      	ldr	r2, [sp, #16]
 80076e0:	3201      	adds	r2, #1
 80076e2:	9204      	str	r2, [sp, #16]
 80076e4:	2230      	movs	r2, #48	@ 0x30
 80076e6:	f88a 2000 	strb.w	r2, [sl]
 80076ea:	781a      	ldrb	r2, [r3, #0]
 80076ec:	3201      	adds	r2, #1
 80076ee:	701a      	strb	r2, [r3, #0]
 80076f0:	e7bd      	b.n	800766e <_dtoa_r+0x65e>
 80076f2:	4b7b      	ldr	r3, [pc, #492]	@ (80078e0 <_dtoa_r+0x8d0>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	f7f8 ff8f 	bl	8000618 <__aeabi_dmul>
 80076fa:	2200      	movs	r2, #0
 80076fc:	2300      	movs	r3, #0
 80076fe:	4604      	mov	r4, r0
 8007700:	460d      	mov	r5, r1
 8007702:	f7f9 f9f1 	bl	8000ae8 <__aeabi_dcmpeq>
 8007706:	2800      	cmp	r0, #0
 8007708:	f43f aebb 	beq.w	8007482 <_dtoa_r+0x472>
 800770c:	e6f0      	b.n	80074f0 <_dtoa_r+0x4e0>
 800770e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007710:	2a00      	cmp	r2, #0
 8007712:	f000 80db 	beq.w	80078cc <_dtoa_r+0x8bc>
 8007716:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007718:	2a01      	cmp	r2, #1
 800771a:	f300 80bf 	bgt.w	800789c <_dtoa_r+0x88c>
 800771e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007720:	2a00      	cmp	r2, #0
 8007722:	f000 80b7 	beq.w	8007894 <_dtoa_r+0x884>
 8007726:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800772a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800772c:	4646      	mov	r6, r8
 800772e:	9a08      	ldr	r2, [sp, #32]
 8007730:	2101      	movs	r1, #1
 8007732:	441a      	add	r2, r3
 8007734:	4658      	mov	r0, fp
 8007736:	4498      	add	r8, r3
 8007738:	9208      	str	r2, [sp, #32]
 800773a:	f000 fc21 	bl	8007f80 <__i2b>
 800773e:	4605      	mov	r5, r0
 8007740:	b15e      	cbz	r6, 800775a <_dtoa_r+0x74a>
 8007742:	9b08      	ldr	r3, [sp, #32]
 8007744:	2b00      	cmp	r3, #0
 8007746:	dd08      	ble.n	800775a <_dtoa_r+0x74a>
 8007748:	42b3      	cmp	r3, r6
 800774a:	9a08      	ldr	r2, [sp, #32]
 800774c:	bfa8      	it	ge
 800774e:	4633      	movge	r3, r6
 8007750:	eba8 0803 	sub.w	r8, r8, r3
 8007754:	1af6      	subs	r6, r6, r3
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	9308      	str	r3, [sp, #32]
 800775a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800775c:	b1f3      	cbz	r3, 800779c <_dtoa_r+0x78c>
 800775e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007760:	2b00      	cmp	r3, #0
 8007762:	f000 80b7 	beq.w	80078d4 <_dtoa_r+0x8c4>
 8007766:	b18c      	cbz	r4, 800778c <_dtoa_r+0x77c>
 8007768:	4629      	mov	r1, r5
 800776a:	4622      	mov	r2, r4
 800776c:	4658      	mov	r0, fp
 800776e:	f000 fcc7 	bl	8008100 <__pow5mult>
 8007772:	464a      	mov	r2, r9
 8007774:	4601      	mov	r1, r0
 8007776:	4605      	mov	r5, r0
 8007778:	4658      	mov	r0, fp
 800777a:	f000 fc17 	bl	8007fac <__multiply>
 800777e:	4649      	mov	r1, r9
 8007780:	9004      	str	r0, [sp, #16]
 8007782:	4658      	mov	r0, fp
 8007784:	f000 fb48 	bl	8007e18 <_Bfree>
 8007788:	9b04      	ldr	r3, [sp, #16]
 800778a:	4699      	mov	r9, r3
 800778c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800778e:	1b1a      	subs	r2, r3, r4
 8007790:	d004      	beq.n	800779c <_dtoa_r+0x78c>
 8007792:	4649      	mov	r1, r9
 8007794:	4658      	mov	r0, fp
 8007796:	f000 fcb3 	bl	8008100 <__pow5mult>
 800779a:	4681      	mov	r9, r0
 800779c:	2101      	movs	r1, #1
 800779e:	4658      	mov	r0, fp
 80077a0:	f000 fbee 	bl	8007f80 <__i2b>
 80077a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077a6:	4604      	mov	r4, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f000 81cf 	beq.w	8007b4c <_dtoa_r+0xb3c>
 80077ae:	461a      	mov	r2, r3
 80077b0:	4601      	mov	r1, r0
 80077b2:	4658      	mov	r0, fp
 80077b4:	f000 fca4 	bl	8008100 <__pow5mult>
 80077b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	4604      	mov	r4, r0
 80077be:	f300 8095 	bgt.w	80078ec <_dtoa_r+0x8dc>
 80077c2:	9b02      	ldr	r3, [sp, #8]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f040 8087 	bne.w	80078d8 <_dtoa_r+0x8c8>
 80077ca:	9b03      	ldr	r3, [sp, #12]
 80077cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f040 8089 	bne.w	80078e8 <_dtoa_r+0x8d8>
 80077d6:	9b03      	ldr	r3, [sp, #12]
 80077d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80077dc:	0d1b      	lsrs	r3, r3, #20
 80077de:	051b      	lsls	r3, r3, #20
 80077e0:	b12b      	cbz	r3, 80077ee <_dtoa_r+0x7de>
 80077e2:	9b08      	ldr	r3, [sp, #32]
 80077e4:	3301      	adds	r3, #1
 80077e6:	9308      	str	r3, [sp, #32]
 80077e8:	f108 0801 	add.w	r8, r8, #1
 80077ec:	2301      	movs	r3, #1
 80077ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80077f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f000 81b0 	beq.w	8007b58 <_dtoa_r+0xb48>
 80077f8:	6923      	ldr	r3, [r4, #16]
 80077fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80077fe:	6918      	ldr	r0, [r3, #16]
 8007800:	f000 fb72 	bl	8007ee8 <__hi0bits>
 8007804:	f1c0 0020 	rsb	r0, r0, #32
 8007808:	9b08      	ldr	r3, [sp, #32]
 800780a:	4418      	add	r0, r3
 800780c:	f010 001f 	ands.w	r0, r0, #31
 8007810:	d077      	beq.n	8007902 <_dtoa_r+0x8f2>
 8007812:	f1c0 0320 	rsb	r3, r0, #32
 8007816:	2b04      	cmp	r3, #4
 8007818:	dd6b      	ble.n	80078f2 <_dtoa_r+0x8e2>
 800781a:	9b08      	ldr	r3, [sp, #32]
 800781c:	f1c0 001c 	rsb	r0, r0, #28
 8007820:	4403      	add	r3, r0
 8007822:	4480      	add	r8, r0
 8007824:	4406      	add	r6, r0
 8007826:	9308      	str	r3, [sp, #32]
 8007828:	f1b8 0f00 	cmp.w	r8, #0
 800782c:	dd05      	ble.n	800783a <_dtoa_r+0x82a>
 800782e:	4649      	mov	r1, r9
 8007830:	4642      	mov	r2, r8
 8007832:	4658      	mov	r0, fp
 8007834:	f000 fcbe 	bl	80081b4 <__lshift>
 8007838:	4681      	mov	r9, r0
 800783a:	9b08      	ldr	r3, [sp, #32]
 800783c:	2b00      	cmp	r3, #0
 800783e:	dd05      	ble.n	800784c <_dtoa_r+0x83c>
 8007840:	4621      	mov	r1, r4
 8007842:	461a      	mov	r2, r3
 8007844:	4658      	mov	r0, fp
 8007846:	f000 fcb5 	bl	80081b4 <__lshift>
 800784a:	4604      	mov	r4, r0
 800784c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800784e:	2b00      	cmp	r3, #0
 8007850:	d059      	beq.n	8007906 <_dtoa_r+0x8f6>
 8007852:	4621      	mov	r1, r4
 8007854:	4648      	mov	r0, r9
 8007856:	f000 fd19 	bl	800828c <__mcmp>
 800785a:	2800      	cmp	r0, #0
 800785c:	da53      	bge.n	8007906 <_dtoa_r+0x8f6>
 800785e:	1e7b      	subs	r3, r7, #1
 8007860:	9304      	str	r3, [sp, #16]
 8007862:	4649      	mov	r1, r9
 8007864:	2300      	movs	r3, #0
 8007866:	220a      	movs	r2, #10
 8007868:	4658      	mov	r0, fp
 800786a:	f000 faf7 	bl	8007e5c <__multadd>
 800786e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007870:	4681      	mov	r9, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	f000 8172 	beq.w	8007b5c <_dtoa_r+0xb4c>
 8007878:	2300      	movs	r3, #0
 800787a:	4629      	mov	r1, r5
 800787c:	220a      	movs	r2, #10
 800787e:	4658      	mov	r0, fp
 8007880:	f000 faec 	bl	8007e5c <__multadd>
 8007884:	9b00      	ldr	r3, [sp, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	4605      	mov	r5, r0
 800788a:	dc67      	bgt.n	800795c <_dtoa_r+0x94c>
 800788c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800788e:	2b02      	cmp	r3, #2
 8007890:	dc41      	bgt.n	8007916 <_dtoa_r+0x906>
 8007892:	e063      	b.n	800795c <_dtoa_r+0x94c>
 8007894:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007896:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800789a:	e746      	b.n	800772a <_dtoa_r+0x71a>
 800789c:	9b07      	ldr	r3, [sp, #28]
 800789e:	1e5c      	subs	r4, r3, #1
 80078a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078a2:	42a3      	cmp	r3, r4
 80078a4:	bfbf      	itttt	lt
 80078a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80078a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80078aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80078ac:	1ae3      	sublt	r3, r4, r3
 80078ae:	bfb4      	ite	lt
 80078b0:	18d2      	addlt	r2, r2, r3
 80078b2:	1b1c      	subge	r4, r3, r4
 80078b4:	9b07      	ldr	r3, [sp, #28]
 80078b6:	bfbc      	itt	lt
 80078b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80078ba:	2400      	movlt	r4, #0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	bfb5      	itete	lt
 80078c0:	eba8 0603 	sublt.w	r6, r8, r3
 80078c4:	9b07      	ldrge	r3, [sp, #28]
 80078c6:	2300      	movlt	r3, #0
 80078c8:	4646      	movge	r6, r8
 80078ca:	e730      	b.n	800772e <_dtoa_r+0x71e>
 80078cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80078ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80078d0:	4646      	mov	r6, r8
 80078d2:	e735      	b.n	8007740 <_dtoa_r+0x730>
 80078d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078d6:	e75c      	b.n	8007792 <_dtoa_r+0x782>
 80078d8:	2300      	movs	r3, #0
 80078da:	e788      	b.n	80077ee <_dtoa_r+0x7de>
 80078dc:	3fe00000 	.word	0x3fe00000
 80078e0:	40240000 	.word	0x40240000
 80078e4:	40140000 	.word	0x40140000
 80078e8:	9b02      	ldr	r3, [sp, #8]
 80078ea:	e780      	b.n	80077ee <_dtoa_r+0x7de>
 80078ec:	2300      	movs	r3, #0
 80078ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80078f0:	e782      	b.n	80077f8 <_dtoa_r+0x7e8>
 80078f2:	d099      	beq.n	8007828 <_dtoa_r+0x818>
 80078f4:	9a08      	ldr	r2, [sp, #32]
 80078f6:	331c      	adds	r3, #28
 80078f8:	441a      	add	r2, r3
 80078fa:	4498      	add	r8, r3
 80078fc:	441e      	add	r6, r3
 80078fe:	9208      	str	r2, [sp, #32]
 8007900:	e792      	b.n	8007828 <_dtoa_r+0x818>
 8007902:	4603      	mov	r3, r0
 8007904:	e7f6      	b.n	80078f4 <_dtoa_r+0x8e4>
 8007906:	9b07      	ldr	r3, [sp, #28]
 8007908:	9704      	str	r7, [sp, #16]
 800790a:	2b00      	cmp	r3, #0
 800790c:	dc20      	bgt.n	8007950 <_dtoa_r+0x940>
 800790e:	9300      	str	r3, [sp, #0]
 8007910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007912:	2b02      	cmp	r3, #2
 8007914:	dd1e      	ble.n	8007954 <_dtoa_r+0x944>
 8007916:	9b00      	ldr	r3, [sp, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	f47f aec0 	bne.w	800769e <_dtoa_r+0x68e>
 800791e:	4621      	mov	r1, r4
 8007920:	2205      	movs	r2, #5
 8007922:	4658      	mov	r0, fp
 8007924:	f000 fa9a 	bl	8007e5c <__multadd>
 8007928:	4601      	mov	r1, r0
 800792a:	4604      	mov	r4, r0
 800792c:	4648      	mov	r0, r9
 800792e:	f000 fcad 	bl	800828c <__mcmp>
 8007932:	2800      	cmp	r0, #0
 8007934:	f77f aeb3 	ble.w	800769e <_dtoa_r+0x68e>
 8007938:	4656      	mov	r6, sl
 800793a:	2331      	movs	r3, #49	@ 0x31
 800793c:	f806 3b01 	strb.w	r3, [r6], #1
 8007940:	9b04      	ldr	r3, [sp, #16]
 8007942:	3301      	adds	r3, #1
 8007944:	9304      	str	r3, [sp, #16]
 8007946:	e6ae      	b.n	80076a6 <_dtoa_r+0x696>
 8007948:	9c07      	ldr	r4, [sp, #28]
 800794a:	9704      	str	r7, [sp, #16]
 800794c:	4625      	mov	r5, r4
 800794e:	e7f3      	b.n	8007938 <_dtoa_r+0x928>
 8007950:	9b07      	ldr	r3, [sp, #28]
 8007952:	9300      	str	r3, [sp, #0]
 8007954:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007956:	2b00      	cmp	r3, #0
 8007958:	f000 8104 	beq.w	8007b64 <_dtoa_r+0xb54>
 800795c:	2e00      	cmp	r6, #0
 800795e:	dd05      	ble.n	800796c <_dtoa_r+0x95c>
 8007960:	4629      	mov	r1, r5
 8007962:	4632      	mov	r2, r6
 8007964:	4658      	mov	r0, fp
 8007966:	f000 fc25 	bl	80081b4 <__lshift>
 800796a:	4605      	mov	r5, r0
 800796c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800796e:	2b00      	cmp	r3, #0
 8007970:	d05a      	beq.n	8007a28 <_dtoa_r+0xa18>
 8007972:	6869      	ldr	r1, [r5, #4]
 8007974:	4658      	mov	r0, fp
 8007976:	f000 fa0f 	bl	8007d98 <_Balloc>
 800797a:	4606      	mov	r6, r0
 800797c:	b928      	cbnz	r0, 800798a <_dtoa_r+0x97a>
 800797e:	4b84      	ldr	r3, [pc, #528]	@ (8007b90 <_dtoa_r+0xb80>)
 8007980:	4602      	mov	r2, r0
 8007982:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007986:	f7ff bb5a 	b.w	800703e <_dtoa_r+0x2e>
 800798a:	692a      	ldr	r2, [r5, #16]
 800798c:	3202      	adds	r2, #2
 800798e:	0092      	lsls	r2, r2, #2
 8007990:	f105 010c 	add.w	r1, r5, #12
 8007994:	300c      	adds	r0, #12
 8007996:	f7ff faa4 	bl	8006ee2 <memcpy>
 800799a:	2201      	movs	r2, #1
 800799c:	4631      	mov	r1, r6
 800799e:	4658      	mov	r0, fp
 80079a0:	f000 fc08 	bl	80081b4 <__lshift>
 80079a4:	f10a 0301 	add.w	r3, sl, #1
 80079a8:	9307      	str	r3, [sp, #28]
 80079aa:	9b00      	ldr	r3, [sp, #0]
 80079ac:	4453      	add	r3, sl
 80079ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079b0:	9b02      	ldr	r3, [sp, #8]
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	462f      	mov	r7, r5
 80079b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80079ba:	4605      	mov	r5, r0
 80079bc:	9b07      	ldr	r3, [sp, #28]
 80079be:	4621      	mov	r1, r4
 80079c0:	3b01      	subs	r3, #1
 80079c2:	4648      	mov	r0, r9
 80079c4:	9300      	str	r3, [sp, #0]
 80079c6:	f7ff fa9a 	bl	8006efe <quorem>
 80079ca:	4639      	mov	r1, r7
 80079cc:	9002      	str	r0, [sp, #8]
 80079ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80079d2:	4648      	mov	r0, r9
 80079d4:	f000 fc5a 	bl	800828c <__mcmp>
 80079d8:	462a      	mov	r2, r5
 80079da:	9008      	str	r0, [sp, #32]
 80079dc:	4621      	mov	r1, r4
 80079de:	4658      	mov	r0, fp
 80079e0:	f000 fc70 	bl	80082c4 <__mdiff>
 80079e4:	68c2      	ldr	r2, [r0, #12]
 80079e6:	4606      	mov	r6, r0
 80079e8:	bb02      	cbnz	r2, 8007a2c <_dtoa_r+0xa1c>
 80079ea:	4601      	mov	r1, r0
 80079ec:	4648      	mov	r0, r9
 80079ee:	f000 fc4d 	bl	800828c <__mcmp>
 80079f2:	4602      	mov	r2, r0
 80079f4:	4631      	mov	r1, r6
 80079f6:	4658      	mov	r0, fp
 80079f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80079fa:	f000 fa0d 	bl	8007e18 <_Bfree>
 80079fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a02:	9e07      	ldr	r6, [sp, #28]
 8007a04:	ea43 0102 	orr.w	r1, r3, r2
 8007a08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a0a:	4319      	orrs	r1, r3
 8007a0c:	d110      	bne.n	8007a30 <_dtoa_r+0xa20>
 8007a0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a12:	d029      	beq.n	8007a68 <_dtoa_r+0xa58>
 8007a14:	9b08      	ldr	r3, [sp, #32]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	dd02      	ble.n	8007a20 <_dtoa_r+0xa10>
 8007a1a:	9b02      	ldr	r3, [sp, #8]
 8007a1c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007a20:	9b00      	ldr	r3, [sp, #0]
 8007a22:	f883 8000 	strb.w	r8, [r3]
 8007a26:	e63f      	b.n	80076a8 <_dtoa_r+0x698>
 8007a28:	4628      	mov	r0, r5
 8007a2a:	e7bb      	b.n	80079a4 <_dtoa_r+0x994>
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	e7e1      	b.n	80079f4 <_dtoa_r+0x9e4>
 8007a30:	9b08      	ldr	r3, [sp, #32]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	db04      	blt.n	8007a40 <_dtoa_r+0xa30>
 8007a36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a38:	430b      	orrs	r3, r1
 8007a3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a3c:	430b      	orrs	r3, r1
 8007a3e:	d120      	bne.n	8007a82 <_dtoa_r+0xa72>
 8007a40:	2a00      	cmp	r2, #0
 8007a42:	dded      	ble.n	8007a20 <_dtoa_r+0xa10>
 8007a44:	4649      	mov	r1, r9
 8007a46:	2201      	movs	r2, #1
 8007a48:	4658      	mov	r0, fp
 8007a4a:	f000 fbb3 	bl	80081b4 <__lshift>
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4681      	mov	r9, r0
 8007a52:	f000 fc1b 	bl	800828c <__mcmp>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	dc03      	bgt.n	8007a62 <_dtoa_r+0xa52>
 8007a5a:	d1e1      	bne.n	8007a20 <_dtoa_r+0xa10>
 8007a5c:	f018 0f01 	tst.w	r8, #1
 8007a60:	d0de      	beq.n	8007a20 <_dtoa_r+0xa10>
 8007a62:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a66:	d1d8      	bne.n	8007a1a <_dtoa_r+0xa0a>
 8007a68:	9a00      	ldr	r2, [sp, #0]
 8007a6a:	2339      	movs	r3, #57	@ 0x39
 8007a6c:	7013      	strb	r3, [r2, #0]
 8007a6e:	4633      	mov	r3, r6
 8007a70:	461e      	mov	r6, r3
 8007a72:	3b01      	subs	r3, #1
 8007a74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a78:	2a39      	cmp	r2, #57	@ 0x39
 8007a7a:	d052      	beq.n	8007b22 <_dtoa_r+0xb12>
 8007a7c:	3201      	adds	r2, #1
 8007a7e:	701a      	strb	r2, [r3, #0]
 8007a80:	e612      	b.n	80076a8 <_dtoa_r+0x698>
 8007a82:	2a00      	cmp	r2, #0
 8007a84:	dd07      	ble.n	8007a96 <_dtoa_r+0xa86>
 8007a86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a8a:	d0ed      	beq.n	8007a68 <_dtoa_r+0xa58>
 8007a8c:	9a00      	ldr	r2, [sp, #0]
 8007a8e:	f108 0301 	add.w	r3, r8, #1
 8007a92:	7013      	strb	r3, [r2, #0]
 8007a94:	e608      	b.n	80076a8 <_dtoa_r+0x698>
 8007a96:	9b07      	ldr	r3, [sp, #28]
 8007a98:	9a07      	ldr	r2, [sp, #28]
 8007a9a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007a9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d028      	beq.n	8007af6 <_dtoa_r+0xae6>
 8007aa4:	4649      	mov	r1, r9
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	220a      	movs	r2, #10
 8007aaa:	4658      	mov	r0, fp
 8007aac:	f000 f9d6 	bl	8007e5c <__multadd>
 8007ab0:	42af      	cmp	r7, r5
 8007ab2:	4681      	mov	r9, r0
 8007ab4:	f04f 0300 	mov.w	r3, #0
 8007ab8:	f04f 020a 	mov.w	r2, #10
 8007abc:	4639      	mov	r1, r7
 8007abe:	4658      	mov	r0, fp
 8007ac0:	d107      	bne.n	8007ad2 <_dtoa_r+0xac2>
 8007ac2:	f000 f9cb 	bl	8007e5c <__multadd>
 8007ac6:	4607      	mov	r7, r0
 8007ac8:	4605      	mov	r5, r0
 8007aca:	9b07      	ldr	r3, [sp, #28]
 8007acc:	3301      	adds	r3, #1
 8007ace:	9307      	str	r3, [sp, #28]
 8007ad0:	e774      	b.n	80079bc <_dtoa_r+0x9ac>
 8007ad2:	f000 f9c3 	bl	8007e5c <__multadd>
 8007ad6:	4629      	mov	r1, r5
 8007ad8:	4607      	mov	r7, r0
 8007ada:	2300      	movs	r3, #0
 8007adc:	220a      	movs	r2, #10
 8007ade:	4658      	mov	r0, fp
 8007ae0:	f000 f9bc 	bl	8007e5c <__multadd>
 8007ae4:	4605      	mov	r5, r0
 8007ae6:	e7f0      	b.n	8007aca <_dtoa_r+0xaba>
 8007ae8:	9b00      	ldr	r3, [sp, #0]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	bfcc      	ite	gt
 8007aee:	461e      	movgt	r6, r3
 8007af0:	2601      	movle	r6, #1
 8007af2:	4456      	add	r6, sl
 8007af4:	2700      	movs	r7, #0
 8007af6:	4649      	mov	r1, r9
 8007af8:	2201      	movs	r2, #1
 8007afa:	4658      	mov	r0, fp
 8007afc:	f000 fb5a 	bl	80081b4 <__lshift>
 8007b00:	4621      	mov	r1, r4
 8007b02:	4681      	mov	r9, r0
 8007b04:	f000 fbc2 	bl	800828c <__mcmp>
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	dcb0      	bgt.n	8007a6e <_dtoa_r+0xa5e>
 8007b0c:	d102      	bne.n	8007b14 <_dtoa_r+0xb04>
 8007b0e:	f018 0f01 	tst.w	r8, #1
 8007b12:	d1ac      	bne.n	8007a6e <_dtoa_r+0xa5e>
 8007b14:	4633      	mov	r3, r6
 8007b16:	461e      	mov	r6, r3
 8007b18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b1c:	2a30      	cmp	r2, #48	@ 0x30
 8007b1e:	d0fa      	beq.n	8007b16 <_dtoa_r+0xb06>
 8007b20:	e5c2      	b.n	80076a8 <_dtoa_r+0x698>
 8007b22:	459a      	cmp	sl, r3
 8007b24:	d1a4      	bne.n	8007a70 <_dtoa_r+0xa60>
 8007b26:	9b04      	ldr	r3, [sp, #16]
 8007b28:	3301      	adds	r3, #1
 8007b2a:	9304      	str	r3, [sp, #16]
 8007b2c:	2331      	movs	r3, #49	@ 0x31
 8007b2e:	f88a 3000 	strb.w	r3, [sl]
 8007b32:	e5b9      	b.n	80076a8 <_dtoa_r+0x698>
 8007b34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b36:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007b94 <_dtoa_r+0xb84>
 8007b3a:	b11b      	cbz	r3, 8007b44 <_dtoa_r+0xb34>
 8007b3c:	f10a 0308 	add.w	r3, sl, #8
 8007b40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007b42:	6013      	str	r3, [r2, #0]
 8007b44:	4650      	mov	r0, sl
 8007b46:	b019      	add	sp, #100	@ 0x64
 8007b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	f77f ae37 	ble.w	80077c2 <_dtoa_r+0x7b2>
 8007b54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b56:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b58:	2001      	movs	r0, #1
 8007b5a:	e655      	b.n	8007808 <_dtoa_r+0x7f8>
 8007b5c:	9b00      	ldr	r3, [sp, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f77f aed6 	ble.w	8007910 <_dtoa_r+0x900>
 8007b64:	4656      	mov	r6, sl
 8007b66:	4621      	mov	r1, r4
 8007b68:	4648      	mov	r0, r9
 8007b6a:	f7ff f9c8 	bl	8006efe <quorem>
 8007b6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b72:	f806 8b01 	strb.w	r8, [r6], #1
 8007b76:	9b00      	ldr	r3, [sp, #0]
 8007b78:	eba6 020a 	sub.w	r2, r6, sl
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	ddb3      	ble.n	8007ae8 <_dtoa_r+0xad8>
 8007b80:	4649      	mov	r1, r9
 8007b82:	2300      	movs	r3, #0
 8007b84:	220a      	movs	r2, #10
 8007b86:	4658      	mov	r0, fp
 8007b88:	f000 f968 	bl	8007e5c <__multadd>
 8007b8c:	4681      	mov	r9, r0
 8007b8e:	e7ea      	b.n	8007b66 <_dtoa_r+0xb56>
 8007b90:	08009118 	.word	0x08009118
 8007b94:	0800909c 	.word	0x0800909c

08007b98 <_free_r>:
 8007b98:	b538      	push	{r3, r4, r5, lr}
 8007b9a:	4605      	mov	r5, r0
 8007b9c:	2900      	cmp	r1, #0
 8007b9e:	d041      	beq.n	8007c24 <_free_r+0x8c>
 8007ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ba4:	1f0c      	subs	r4, r1, #4
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bfb8      	it	lt
 8007baa:	18e4      	addlt	r4, r4, r3
 8007bac:	f000 f8e8 	bl	8007d80 <__malloc_lock>
 8007bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8007c28 <_free_r+0x90>)
 8007bb2:	6813      	ldr	r3, [r2, #0]
 8007bb4:	b933      	cbnz	r3, 8007bc4 <_free_r+0x2c>
 8007bb6:	6063      	str	r3, [r4, #4]
 8007bb8:	6014      	str	r4, [r2, #0]
 8007bba:	4628      	mov	r0, r5
 8007bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bc0:	f000 b8e4 	b.w	8007d8c <__malloc_unlock>
 8007bc4:	42a3      	cmp	r3, r4
 8007bc6:	d908      	bls.n	8007bda <_free_r+0x42>
 8007bc8:	6820      	ldr	r0, [r4, #0]
 8007bca:	1821      	adds	r1, r4, r0
 8007bcc:	428b      	cmp	r3, r1
 8007bce:	bf01      	itttt	eq
 8007bd0:	6819      	ldreq	r1, [r3, #0]
 8007bd2:	685b      	ldreq	r3, [r3, #4]
 8007bd4:	1809      	addeq	r1, r1, r0
 8007bd6:	6021      	streq	r1, [r4, #0]
 8007bd8:	e7ed      	b.n	8007bb6 <_free_r+0x1e>
 8007bda:	461a      	mov	r2, r3
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	b10b      	cbz	r3, 8007be4 <_free_r+0x4c>
 8007be0:	42a3      	cmp	r3, r4
 8007be2:	d9fa      	bls.n	8007bda <_free_r+0x42>
 8007be4:	6811      	ldr	r1, [r2, #0]
 8007be6:	1850      	adds	r0, r2, r1
 8007be8:	42a0      	cmp	r0, r4
 8007bea:	d10b      	bne.n	8007c04 <_free_r+0x6c>
 8007bec:	6820      	ldr	r0, [r4, #0]
 8007bee:	4401      	add	r1, r0
 8007bf0:	1850      	adds	r0, r2, r1
 8007bf2:	4283      	cmp	r3, r0
 8007bf4:	6011      	str	r1, [r2, #0]
 8007bf6:	d1e0      	bne.n	8007bba <_free_r+0x22>
 8007bf8:	6818      	ldr	r0, [r3, #0]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	6053      	str	r3, [r2, #4]
 8007bfe:	4408      	add	r0, r1
 8007c00:	6010      	str	r0, [r2, #0]
 8007c02:	e7da      	b.n	8007bba <_free_r+0x22>
 8007c04:	d902      	bls.n	8007c0c <_free_r+0x74>
 8007c06:	230c      	movs	r3, #12
 8007c08:	602b      	str	r3, [r5, #0]
 8007c0a:	e7d6      	b.n	8007bba <_free_r+0x22>
 8007c0c:	6820      	ldr	r0, [r4, #0]
 8007c0e:	1821      	adds	r1, r4, r0
 8007c10:	428b      	cmp	r3, r1
 8007c12:	bf04      	itt	eq
 8007c14:	6819      	ldreq	r1, [r3, #0]
 8007c16:	685b      	ldreq	r3, [r3, #4]
 8007c18:	6063      	str	r3, [r4, #4]
 8007c1a:	bf04      	itt	eq
 8007c1c:	1809      	addeq	r1, r1, r0
 8007c1e:	6021      	streq	r1, [r4, #0]
 8007c20:	6054      	str	r4, [r2, #4]
 8007c22:	e7ca      	b.n	8007bba <_free_r+0x22>
 8007c24:	bd38      	pop	{r3, r4, r5, pc}
 8007c26:	bf00      	nop
 8007c28:	200011dc 	.word	0x200011dc

08007c2c <malloc>:
 8007c2c:	4b02      	ldr	r3, [pc, #8]	@ (8007c38 <malloc+0xc>)
 8007c2e:	4601      	mov	r1, r0
 8007c30:	6818      	ldr	r0, [r3, #0]
 8007c32:	f000 b825 	b.w	8007c80 <_malloc_r>
 8007c36:	bf00      	nop
 8007c38:	200000b8 	.word	0x200000b8

08007c3c <sbrk_aligned>:
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	4e0f      	ldr	r6, [pc, #60]	@ (8007c7c <sbrk_aligned+0x40>)
 8007c40:	460c      	mov	r4, r1
 8007c42:	6831      	ldr	r1, [r6, #0]
 8007c44:	4605      	mov	r5, r0
 8007c46:	b911      	cbnz	r1, 8007c4e <sbrk_aligned+0x12>
 8007c48:	f000 fe46 	bl	80088d8 <_sbrk_r>
 8007c4c:	6030      	str	r0, [r6, #0]
 8007c4e:	4621      	mov	r1, r4
 8007c50:	4628      	mov	r0, r5
 8007c52:	f000 fe41 	bl	80088d8 <_sbrk_r>
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	d103      	bne.n	8007c62 <sbrk_aligned+0x26>
 8007c5a:	f04f 34ff 	mov.w	r4, #4294967295
 8007c5e:	4620      	mov	r0, r4
 8007c60:	bd70      	pop	{r4, r5, r6, pc}
 8007c62:	1cc4      	adds	r4, r0, #3
 8007c64:	f024 0403 	bic.w	r4, r4, #3
 8007c68:	42a0      	cmp	r0, r4
 8007c6a:	d0f8      	beq.n	8007c5e <sbrk_aligned+0x22>
 8007c6c:	1a21      	subs	r1, r4, r0
 8007c6e:	4628      	mov	r0, r5
 8007c70:	f000 fe32 	bl	80088d8 <_sbrk_r>
 8007c74:	3001      	adds	r0, #1
 8007c76:	d1f2      	bne.n	8007c5e <sbrk_aligned+0x22>
 8007c78:	e7ef      	b.n	8007c5a <sbrk_aligned+0x1e>
 8007c7a:	bf00      	nop
 8007c7c:	200011d8 	.word	0x200011d8

08007c80 <_malloc_r>:
 8007c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c84:	1ccd      	adds	r5, r1, #3
 8007c86:	f025 0503 	bic.w	r5, r5, #3
 8007c8a:	3508      	adds	r5, #8
 8007c8c:	2d0c      	cmp	r5, #12
 8007c8e:	bf38      	it	cc
 8007c90:	250c      	movcc	r5, #12
 8007c92:	2d00      	cmp	r5, #0
 8007c94:	4606      	mov	r6, r0
 8007c96:	db01      	blt.n	8007c9c <_malloc_r+0x1c>
 8007c98:	42a9      	cmp	r1, r5
 8007c9a:	d904      	bls.n	8007ca6 <_malloc_r+0x26>
 8007c9c:	230c      	movs	r3, #12
 8007c9e:	6033      	str	r3, [r6, #0]
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ca6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d7c <_malloc_r+0xfc>
 8007caa:	f000 f869 	bl	8007d80 <__malloc_lock>
 8007cae:	f8d8 3000 	ldr.w	r3, [r8]
 8007cb2:	461c      	mov	r4, r3
 8007cb4:	bb44      	cbnz	r4, 8007d08 <_malloc_r+0x88>
 8007cb6:	4629      	mov	r1, r5
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f7ff ffbf 	bl	8007c3c <sbrk_aligned>
 8007cbe:	1c43      	adds	r3, r0, #1
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	d158      	bne.n	8007d76 <_malloc_r+0xf6>
 8007cc4:	f8d8 4000 	ldr.w	r4, [r8]
 8007cc8:	4627      	mov	r7, r4
 8007cca:	2f00      	cmp	r7, #0
 8007ccc:	d143      	bne.n	8007d56 <_malloc_r+0xd6>
 8007cce:	2c00      	cmp	r4, #0
 8007cd0:	d04b      	beq.n	8007d6a <_malloc_r+0xea>
 8007cd2:	6823      	ldr	r3, [r4, #0]
 8007cd4:	4639      	mov	r1, r7
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	eb04 0903 	add.w	r9, r4, r3
 8007cdc:	f000 fdfc 	bl	80088d8 <_sbrk_r>
 8007ce0:	4581      	cmp	r9, r0
 8007ce2:	d142      	bne.n	8007d6a <_malloc_r+0xea>
 8007ce4:	6821      	ldr	r1, [r4, #0]
 8007ce6:	1a6d      	subs	r5, r5, r1
 8007ce8:	4629      	mov	r1, r5
 8007cea:	4630      	mov	r0, r6
 8007cec:	f7ff ffa6 	bl	8007c3c <sbrk_aligned>
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	d03a      	beq.n	8007d6a <_malloc_r+0xea>
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	442b      	add	r3, r5
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8007cfe:	685a      	ldr	r2, [r3, #4]
 8007d00:	bb62      	cbnz	r2, 8007d5c <_malloc_r+0xdc>
 8007d02:	f8c8 7000 	str.w	r7, [r8]
 8007d06:	e00f      	b.n	8007d28 <_malloc_r+0xa8>
 8007d08:	6822      	ldr	r2, [r4, #0]
 8007d0a:	1b52      	subs	r2, r2, r5
 8007d0c:	d420      	bmi.n	8007d50 <_malloc_r+0xd0>
 8007d0e:	2a0b      	cmp	r2, #11
 8007d10:	d917      	bls.n	8007d42 <_malloc_r+0xc2>
 8007d12:	1961      	adds	r1, r4, r5
 8007d14:	42a3      	cmp	r3, r4
 8007d16:	6025      	str	r5, [r4, #0]
 8007d18:	bf18      	it	ne
 8007d1a:	6059      	strne	r1, [r3, #4]
 8007d1c:	6863      	ldr	r3, [r4, #4]
 8007d1e:	bf08      	it	eq
 8007d20:	f8c8 1000 	streq.w	r1, [r8]
 8007d24:	5162      	str	r2, [r4, r5]
 8007d26:	604b      	str	r3, [r1, #4]
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f000 f82f 	bl	8007d8c <__malloc_unlock>
 8007d2e:	f104 000b 	add.w	r0, r4, #11
 8007d32:	1d23      	adds	r3, r4, #4
 8007d34:	f020 0007 	bic.w	r0, r0, #7
 8007d38:	1ac2      	subs	r2, r0, r3
 8007d3a:	bf1c      	itt	ne
 8007d3c:	1a1b      	subne	r3, r3, r0
 8007d3e:	50a3      	strne	r3, [r4, r2]
 8007d40:	e7af      	b.n	8007ca2 <_malloc_r+0x22>
 8007d42:	6862      	ldr	r2, [r4, #4]
 8007d44:	42a3      	cmp	r3, r4
 8007d46:	bf0c      	ite	eq
 8007d48:	f8c8 2000 	streq.w	r2, [r8]
 8007d4c:	605a      	strne	r2, [r3, #4]
 8007d4e:	e7eb      	b.n	8007d28 <_malloc_r+0xa8>
 8007d50:	4623      	mov	r3, r4
 8007d52:	6864      	ldr	r4, [r4, #4]
 8007d54:	e7ae      	b.n	8007cb4 <_malloc_r+0x34>
 8007d56:	463c      	mov	r4, r7
 8007d58:	687f      	ldr	r7, [r7, #4]
 8007d5a:	e7b6      	b.n	8007cca <_malloc_r+0x4a>
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	42a3      	cmp	r3, r4
 8007d62:	d1fb      	bne.n	8007d5c <_malloc_r+0xdc>
 8007d64:	2300      	movs	r3, #0
 8007d66:	6053      	str	r3, [r2, #4]
 8007d68:	e7de      	b.n	8007d28 <_malloc_r+0xa8>
 8007d6a:	230c      	movs	r3, #12
 8007d6c:	6033      	str	r3, [r6, #0]
 8007d6e:	4630      	mov	r0, r6
 8007d70:	f000 f80c 	bl	8007d8c <__malloc_unlock>
 8007d74:	e794      	b.n	8007ca0 <_malloc_r+0x20>
 8007d76:	6005      	str	r5, [r0, #0]
 8007d78:	e7d6      	b.n	8007d28 <_malloc_r+0xa8>
 8007d7a:	bf00      	nop
 8007d7c:	200011dc 	.word	0x200011dc

08007d80 <__malloc_lock>:
 8007d80:	4801      	ldr	r0, [pc, #4]	@ (8007d88 <__malloc_lock+0x8>)
 8007d82:	f7ff b8ac 	b.w	8006ede <__retarget_lock_acquire_recursive>
 8007d86:	bf00      	nop
 8007d88:	200011d4 	.word	0x200011d4

08007d8c <__malloc_unlock>:
 8007d8c:	4801      	ldr	r0, [pc, #4]	@ (8007d94 <__malloc_unlock+0x8>)
 8007d8e:	f7ff b8a7 	b.w	8006ee0 <__retarget_lock_release_recursive>
 8007d92:	bf00      	nop
 8007d94:	200011d4 	.word	0x200011d4

08007d98 <_Balloc>:
 8007d98:	b570      	push	{r4, r5, r6, lr}
 8007d9a:	69c6      	ldr	r6, [r0, #28]
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	460d      	mov	r5, r1
 8007da0:	b976      	cbnz	r6, 8007dc0 <_Balloc+0x28>
 8007da2:	2010      	movs	r0, #16
 8007da4:	f7ff ff42 	bl	8007c2c <malloc>
 8007da8:	4602      	mov	r2, r0
 8007daa:	61e0      	str	r0, [r4, #28]
 8007dac:	b920      	cbnz	r0, 8007db8 <_Balloc+0x20>
 8007dae:	4b18      	ldr	r3, [pc, #96]	@ (8007e10 <_Balloc+0x78>)
 8007db0:	4818      	ldr	r0, [pc, #96]	@ (8007e14 <_Balloc+0x7c>)
 8007db2:	216b      	movs	r1, #107	@ 0x6b
 8007db4:	f000 fda0 	bl	80088f8 <__assert_func>
 8007db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dbc:	6006      	str	r6, [r0, #0]
 8007dbe:	60c6      	str	r6, [r0, #12]
 8007dc0:	69e6      	ldr	r6, [r4, #28]
 8007dc2:	68f3      	ldr	r3, [r6, #12]
 8007dc4:	b183      	cbz	r3, 8007de8 <_Balloc+0x50>
 8007dc6:	69e3      	ldr	r3, [r4, #28]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007dce:	b9b8      	cbnz	r0, 8007e00 <_Balloc+0x68>
 8007dd0:	2101      	movs	r1, #1
 8007dd2:	fa01 f605 	lsl.w	r6, r1, r5
 8007dd6:	1d72      	adds	r2, r6, #5
 8007dd8:	0092      	lsls	r2, r2, #2
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f000 fdaa 	bl	8008934 <_calloc_r>
 8007de0:	b160      	cbz	r0, 8007dfc <_Balloc+0x64>
 8007de2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007de6:	e00e      	b.n	8007e06 <_Balloc+0x6e>
 8007de8:	2221      	movs	r2, #33	@ 0x21
 8007dea:	2104      	movs	r1, #4
 8007dec:	4620      	mov	r0, r4
 8007dee:	f000 fda1 	bl	8008934 <_calloc_r>
 8007df2:	69e3      	ldr	r3, [r4, #28]
 8007df4:	60f0      	str	r0, [r6, #12]
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1e4      	bne.n	8007dc6 <_Balloc+0x2e>
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	bd70      	pop	{r4, r5, r6, pc}
 8007e00:	6802      	ldr	r2, [r0, #0]
 8007e02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e06:	2300      	movs	r3, #0
 8007e08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e0c:	e7f7      	b.n	8007dfe <_Balloc+0x66>
 8007e0e:	bf00      	nop
 8007e10:	080090a9 	.word	0x080090a9
 8007e14:	08009129 	.word	0x08009129

08007e18 <_Bfree>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	69c6      	ldr	r6, [r0, #28]
 8007e1c:	4605      	mov	r5, r0
 8007e1e:	460c      	mov	r4, r1
 8007e20:	b976      	cbnz	r6, 8007e40 <_Bfree+0x28>
 8007e22:	2010      	movs	r0, #16
 8007e24:	f7ff ff02 	bl	8007c2c <malloc>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	61e8      	str	r0, [r5, #28]
 8007e2c:	b920      	cbnz	r0, 8007e38 <_Bfree+0x20>
 8007e2e:	4b09      	ldr	r3, [pc, #36]	@ (8007e54 <_Bfree+0x3c>)
 8007e30:	4809      	ldr	r0, [pc, #36]	@ (8007e58 <_Bfree+0x40>)
 8007e32:	218f      	movs	r1, #143	@ 0x8f
 8007e34:	f000 fd60 	bl	80088f8 <__assert_func>
 8007e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e3c:	6006      	str	r6, [r0, #0]
 8007e3e:	60c6      	str	r6, [r0, #12]
 8007e40:	b13c      	cbz	r4, 8007e52 <_Bfree+0x3a>
 8007e42:	69eb      	ldr	r3, [r5, #28]
 8007e44:	6862      	ldr	r2, [r4, #4]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e4c:	6021      	str	r1, [r4, #0]
 8007e4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e52:	bd70      	pop	{r4, r5, r6, pc}
 8007e54:	080090a9 	.word	0x080090a9
 8007e58:	08009129 	.word	0x08009129

08007e5c <__multadd>:
 8007e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e60:	690d      	ldr	r5, [r1, #16]
 8007e62:	4607      	mov	r7, r0
 8007e64:	460c      	mov	r4, r1
 8007e66:	461e      	mov	r6, r3
 8007e68:	f101 0c14 	add.w	ip, r1, #20
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	f8dc 3000 	ldr.w	r3, [ip]
 8007e72:	b299      	uxth	r1, r3
 8007e74:	fb02 6101 	mla	r1, r2, r1, r6
 8007e78:	0c1e      	lsrs	r6, r3, #16
 8007e7a:	0c0b      	lsrs	r3, r1, #16
 8007e7c:	fb02 3306 	mla	r3, r2, r6, r3
 8007e80:	b289      	uxth	r1, r1
 8007e82:	3001      	adds	r0, #1
 8007e84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e88:	4285      	cmp	r5, r0
 8007e8a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e92:	dcec      	bgt.n	8007e6e <__multadd+0x12>
 8007e94:	b30e      	cbz	r6, 8007eda <__multadd+0x7e>
 8007e96:	68a3      	ldr	r3, [r4, #8]
 8007e98:	42ab      	cmp	r3, r5
 8007e9a:	dc19      	bgt.n	8007ed0 <__multadd+0x74>
 8007e9c:	6861      	ldr	r1, [r4, #4]
 8007e9e:	4638      	mov	r0, r7
 8007ea0:	3101      	adds	r1, #1
 8007ea2:	f7ff ff79 	bl	8007d98 <_Balloc>
 8007ea6:	4680      	mov	r8, r0
 8007ea8:	b928      	cbnz	r0, 8007eb6 <__multadd+0x5a>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee0 <__multadd+0x84>)
 8007eae:	480d      	ldr	r0, [pc, #52]	@ (8007ee4 <__multadd+0x88>)
 8007eb0:	21ba      	movs	r1, #186	@ 0xba
 8007eb2:	f000 fd21 	bl	80088f8 <__assert_func>
 8007eb6:	6922      	ldr	r2, [r4, #16]
 8007eb8:	3202      	adds	r2, #2
 8007eba:	f104 010c 	add.w	r1, r4, #12
 8007ebe:	0092      	lsls	r2, r2, #2
 8007ec0:	300c      	adds	r0, #12
 8007ec2:	f7ff f80e 	bl	8006ee2 <memcpy>
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	4638      	mov	r0, r7
 8007eca:	f7ff ffa5 	bl	8007e18 <_Bfree>
 8007ece:	4644      	mov	r4, r8
 8007ed0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ed4:	3501      	adds	r5, #1
 8007ed6:	615e      	str	r6, [r3, #20]
 8007ed8:	6125      	str	r5, [r4, #16]
 8007eda:	4620      	mov	r0, r4
 8007edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ee0:	08009118 	.word	0x08009118
 8007ee4:	08009129 	.word	0x08009129

08007ee8 <__hi0bits>:
 8007ee8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007eec:	4603      	mov	r3, r0
 8007eee:	bf36      	itet	cc
 8007ef0:	0403      	lslcc	r3, r0, #16
 8007ef2:	2000      	movcs	r0, #0
 8007ef4:	2010      	movcc	r0, #16
 8007ef6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007efa:	bf3c      	itt	cc
 8007efc:	021b      	lslcc	r3, r3, #8
 8007efe:	3008      	addcc	r0, #8
 8007f00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f04:	bf3c      	itt	cc
 8007f06:	011b      	lslcc	r3, r3, #4
 8007f08:	3004      	addcc	r0, #4
 8007f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f0e:	bf3c      	itt	cc
 8007f10:	009b      	lslcc	r3, r3, #2
 8007f12:	3002      	addcc	r0, #2
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	db05      	blt.n	8007f24 <__hi0bits+0x3c>
 8007f18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f1c:	f100 0001 	add.w	r0, r0, #1
 8007f20:	bf08      	it	eq
 8007f22:	2020      	moveq	r0, #32
 8007f24:	4770      	bx	lr

08007f26 <__lo0bits>:
 8007f26:	6803      	ldr	r3, [r0, #0]
 8007f28:	4602      	mov	r2, r0
 8007f2a:	f013 0007 	ands.w	r0, r3, #7
 8007f2e:	d00b      	beq.n	8007f48 <__lo0bits+0x22>
 8007f30:	07d9      	lsls	r1, r3, #31
 8007f32:	d421      	bmi.n	8007f78 <__lo0bits+0x52>
 8007f34:	0798      	lsls	r0, r3, #30
 8007f36:	bf49      	itett	mi
 8007f38:	085b      	lsrmi	r3, r3, #1
 8007f3a:	089b      	lsrpl	r3, r3, #2
 8007f3c:	2001      	movmi	r0, #1
 8007f3e:	6013      	strmi	r3, [r2, #0]
 8007f40:	bf5c      	itt	pl
 8007f42:	6013      	strpl	r3, [r2, #0]
 8007f44:	2002      	movpl	r0, #2
 8007f46:	4770      	bx	lr
 8007f48:	b299      	uxth	r1, r3
 8007f4a:	b909      	cbnz	r1, 8007f50 <__lo0bits+0x2a>
 8007f4c:	0c1b      	lsrs	r3, r3, #16
 8007f4e:	2010      	movs	r0, #16
 8007f50:	b2d9      	uxtb	r1, r3
 8007f52:	b909      	cbnz	r1, 8007f58 <__lo0bits+0x32>
 8007f54:	3008      	adds	r0, #8
 8007f56:	0a1b      	lsrs	r3, r3, #8
 8007f58:	0719      	lsls	r1, r3, #28
 8007f5a:	bf04      	itt	eq
 8007f5c:	091b      	lsreq	r3, r3, #4
 8007f5e:	3004      	addeq	r0, #4
 8007f60:	0799      	lsls	r1, r3, #30
 8007f62:	bf04      	itt	eq
 8007f64:	089b      	lsreq	r3, r3, #2
 8007f66:	3002      	addeq	r0, #2
 8007f68:	07d9      	lsls	r1, r3, #31
 8007f6a:	d403      	bmi.n	8007f74 <__lo0bits+0x4e>
 8007f6c:	085b      	lsrs	r3, r3, #1
 8007f6e:	f100 0001 	add.w	r0, r0, #1
 8007f72:	d003      	beq.n	8007f7c <__lo0bits+0x56>
 8007f74:	6013      	str	r3, [r2, #0]
 8007f76:	4770      	bx	lr
 8007f78:	2000      	movs	r0, #0
 8007f7a:	4770      	bx	lr
 8007f7c:	2020      	movs	r0, #32
 8007f7e:	4770      	bx	lr

08007f80 <__i2b>:
 8007f80:	b510      	push	{r4, lr}
 8007f82:	460c      	mov	r4, r1
 8007f84:	2101      	movs	r1, #1
 8007f86:	f7ff ff07 	bl	8007d98 <_Balloc>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	b928      	cbnz	r0, 8007f9a <__i2b+0x1a>
 8007f8e:	4b05      	ldr	r3, [pc, #20]	@ (8007fa4 <__i2b+0x24>)
 8007f90:	4805      	ldr	r0, [pc, #20]	@ (8007fa8 <__i2b+0x28>)
 8007f92:	f240 1145 	movw	r1, #325	@ 0x145
 8007f96:	f000 fcaf 	bl	80088f8 <__assert_func>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	6144      	str	r4, [r0, #20]
 8007f9e:	6103      	str	r3, [r0, #16]
 8007fa0:	bd10      	pop	{r4, pc}
 8007fa2:	bf00      	nop
 8007fa4:	08009118 	.word	0x08009118
 8007fa8:	08009129 	.word	0x08009129

08007fac <__multiply>:
 8007fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb0:	4614      	mov	r4, r2
 8007fb2:	690a      	ldr	r2, [r1, #16]
 8007fb4:	6923      	ldr	r3, [r4, #16]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	bfa8      	it	ge
 8007fba:	4623      	movge	r3, r4
 8007fbc:	460f      	mov	r7, r1
 8007fbe:	bfa4      	itt	ge
 8007fc0:	460c      	movge	r4, r1
 8007fc2:	461f      	movge	r7, r3
 8007fc4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007fc8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007fcc:	68a3      	ldr	r3, [r4, #8]
 8007fce:	6861      	ldr	r1, [r4, #4]
 8007fd0:	eb0a 0609 	add.w	r6, sl, r9
 8007fd4:	42b3      	cmp	r3, r6
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	bfb8      	it	lt
 8007fda:	3101      	addlt	r1, #1
 8007fdc:	f7ff fedc 	bl	8007d98 <_Balloc>
 8007fe0:	b930      	cbnz	r0, 8007ff0 <__multiply+0x44>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	4b44      	ldr	r3, [pc, #272]	@ (80080f8 <__multiply+0x14c>)
 8007fe6:	4845      	ldr	r0, [pc, #276]	@ (80080fc <__multiply+0x150>)
 8007fe8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007fec:	f000 fc84 	bl	80088f8 <__assert_func>
 8007ff0:	f100 0514 	add.w	r5, r0, #20
 8007ff4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ff8:	462b      	mov	r3, r5
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	4543      	cmp	r3, r8
 8007ffe:	d321      	bcc.n	8008044 <__multiply+0x98>
 8008000:	f107 0114 	add.w	r1, r7, #20
 8008004:	f104 0214 	add.w	r2, r4, #20
 8008008:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800800c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008010:	9302      	str	r3, [sp, #8]
 8008012:	1b13      	subs	r3, r2, r4
 8008014:	3b15      	subs	r3, #21
 8008016:	f023 0303 	bic.w	r3, r3, #3
 800801a:	3304      	adds	r3, #4
 800801c:	f104 0715 	add.w	r7, r4, #21
 8008020:	42ba      	cmp	r2, r7
 8008022:	bf38      	it	cc
 8008024:	2304      	movcc	r3, #4
 8008026:	9301      	str	r3, [sp, #4]
 8008028:	9b02      	ldr	r3, [sp, #8]
 800802a:	9103      	str	r1, [sp, #12]
 800802c:	428b      	cmp	r3, r1
 800802e:	d80c      	bhi.n	800804a <__multiply+0x9e>
 8008030:	2e00      	cmp	r6, #0
 8008032:	dd03      	ble.n	800803c <__multiply+0x90>
 8008034:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008038:	2b00      	cmp	r3, #0
 800803a:	d05b      	beq.n	80080f4 <__multiply+0x148>
 800803c:	6106      	str	r6, [r0, #16]
 800803e:	b005      	add	sp, #20
 8008040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008044:	f843 2b04 	str.w	r2, [r3], #4
 8008048:	e7d8      	b.n	8007ffc <__multiply+0x50>
 800804a:	f8b1 a000 	ldrh.w	sl, [r1]
 800804e:	f1ba 0f00 	cmp.w	sl, #0
 8008052:	d024      	beq.n	800809e <__multiply+0xf2>
 8008054:	f104 0e14 	add.w	lr, r4, #20
 8008058:	46a9      	mov	r9, r5
 800805a:	f04f 0c00 	mov.w	ip, #0
 800805e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008062:	f8d9 3000 	ldr.w	r3, [r9]
 8008066:	fa1f fb87 	uxth.w	fp, r7
 800806a:	b29b      	uxth	r3, r3
 800806c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008070:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008074:	f8d9 7000 	ldr.w	r7, [r9]
 8008078:	4463      	add	r3, ip
 800807a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800807e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008082:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008086:	b29b      	uxth	r3, r3
 8008088:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800808c:	4572      	cmp	r2, lr
 800808e:	f849 3b04 	str.w	r3, [r9], #4
 8008092:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008096:	d8e2      	bhi.n	800805e <__multiply+0xb2>
 8008098:	9b01      	ldr	r3, [sp, #4]
 800809a:	f845 c003 	str.w	ip, [r5, r3]
 800809e:	9b03      	ldr	r3, [sp, #12]
 80080a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80080a4:	3104      	adds	r1, #4
 80080a6:	f1b9 0f00 	cmp.w	r9, #0
 80080aa:	d021      	beq.n	80080f0 <__multiply+0x144>
 80080ac:	682b      	ldr	r3, [r5, #0]
 80080ae:	f104 0c14 	add.w	ip, r4, #20
 80080b2:	46ae      	mov	lr, r5
 80080b4:	f04f 0a00 	mov.w	sl, #0
 80080b8:	f8bc b000 	ldrh.w	fp, [ip]
 80080bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80080c0:	fb09 770b 	mla	r7, r9, fp, r7
 80080c4:	4457      	add	r7, sl
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080cc:	f84e 3b04 	str.w	r3, [lr], #4
 80080d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080d8:	f8be 3000 	ldrh.w	r3, [lr]
 80080dc:	fb09 330a 	mla	r3, r9, sl, r3
 80080e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80080e4:	4562      	cmp	r2, ip
 80080e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080ea:	d8e5      	bhi.n	80080b8 <__multiply+0x10c>
 80080ec:	9f01      	ldr	r7, [sp, #4]
 80080ee:	51eb      	str	r3, [r5, r7]
 80080f0:	3504      	adds	r5, #4
 80080f2:	e799      	b.n	8008028 <__multiply+0x7c>
 80080f4:	3e01      	subs	r6, #1
 80080f6:	e79b      	b.n	8008030 <__multiply+0x84>
 80080f8:	08009118 	.word	0x08009118
 80080fc:	08009129 	.word	0x08009129

08008100 <__pow5mult>:
 8008100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008104:	4615      	mov	r5, r2
 8008106:	f012 0203 	ands.w	r2, r2, #3
 800810a:	4607      	mov	r7, r0
 800810c:	460e      	mov	r6, r1
 800810e:	d007      	beq.n	8008120 <__pow5mult+0x20>
 8008110:	4c25      	ldr	r4, [pc, #148]	@ (80081a8 <__pow5mult+0xa8>)
 8008112:	3a01      	subs	r2, #1
 8008114:	2300      	movs	r3, #0
 8008116:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800811a:	f7ff fe9f 	bl	8007e5c <__multadd>
 800811e:	4606      	mov	r6, r0
 8008120:	10ad      	asrs	r5, r5, #2
 8008122:	d03d      	beq.n	80081a0 <__pow5mult+0xa0>
 8008124:	69fc      	ldr	r4, [r7, #28]
 8008126:	b97c      	cbnz	r4, 8008148 <__pow5mult+0x48>
 8008128:	2010      	movs	r0, #16
 800812a:	f7ff fd7f 	bl	8007c2c <malloc>
 800812e:	4602      	mov	r2, r0
 8008130:	61f8      	str	r0, [r7, #28]
 8008132:	b928      	cbnz	r0, 8008140 <__pow5mult+0x40>
 8008134:	4b1d      	ldr	r3, [pc, #116]	@ (80081ac <__pow5mult+0xac>)
 8008136:	481e      	ldr	r0, [pc, #120]	@ (80081b0 <__pow5mult+0xb0>)
 8008138:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800813c:	f000 fbdc 	bl	80088f8 <__assert_func>
 8008140:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008144:	6004      	str	r4, [r0, #0]
 8008146:	60c4      	str	r4, [r0, #12]
 8008148:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800814c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008150:	b94c      	cbnz	r4, 8008166 <__pow5mult+0x66>
 8008152:	f240 2171 	movw	r1, #625	@ 0x271
 8008156:	4638      	mov	r0, r7
 8008158:	f7ff ff12 	bl	8007f80 <__i2b>
 800815c:	2300      	movs	r3, #0
 800815e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008162:	4604      	mov	r4, r0
 8008164:	6003      	str	r3, [r0, #0]
 8008166:	f04f 0900 	mov.w	r9, #0
 800816a:	07eb      	lsls	r3, r5, #31
 800816c:	d50a      	bpl.n	8008184 <__pow5mult+0x84>
 800816e:	4631      	mov	r1, r6
 8008170:	4622      	mov	r2, r4
 8008172:	4638      	mov	r0, r7
 8008174:	f7ff ff1a 	bl	8007fac <__multiply>
 8008178:	4631      	mov	r1, r6
 800817a:	4680      	mov	r8, r0
 800817c:	4638      	mov	r0, r7
 800817e:	f7ff fe4b 	bl	8007e18 <_Bfree>
 8008182:	4646      	mov	r6, r8
 8008184:	106d      	asrs	r5, r5, #1
 8008186:	d00b      	beq.n	80081a0 <__pow5mult+0xa0>
 8008188:	6820      	ldr	r0, [r4, #0]
 800818a:	b938      	cbnz	r0, 800819c <__pow5mult+0x9c>
 800818c:	4622      	mov	r2, r4
 800818e:	4621      	mov	r1, r4
 8008190:	4638      	mov	r0, r7
 8008192:	f7ff ff0b 	bl	8007fac <__multiply>
 8008196:	6020      	str	r0, [r4, #0]
 8008198:	f8c0 9000 	str.w	r9, [r0]
 800819c:	4604      	mov	r4, r0
 800819e:	e7e4      	b.n	800816a <__pow5mult+0x6a>
 80081a0:	4630      	mov	r0, r6
 80081a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081a6:	bf00      	nop
 80081a8:	08009184 	.word	0x08009184
 80081ac:	080090a9 	.word	0x080090a9
 80081b0:	08009129 	.word	0x08009129

080081b4 <__lshift>:
 80081b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081b8:	460c      	mov	r4, r1
 80081ba:	6849      	ldr	r1, [r1, #4]
 80081bc:	6923      	ldr	r3, [r4, #16]
 80081be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081c2:	68a3      	ldr	r3, [r4, #8]
 80081c4:	4607      	mov	r7, r0
 80081c6:	4691      	mov	r9, r2
 80081c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081cc:	f108 0601 	add.w	r6, r8, #1
 80081d0:	42b3      	cmp	r3, r6
 80081d2:	db0b      	blt.n	80081ec <__lshift+0x38>
 80081d4:	4638      	mov	r0, r7
 80081d6:	f7ff fddf 	bl	8007d98 <_Balloc>
 80081da:	4605      	mov	r5, r0
 80081dc:	b948      	cbnz	r0, 80081f2 <__lshift+0x3e>
 80081de:	4602      	mov	r2, r0
 80081e0:	4b28      	ldr	r3, [pc, #160]	@ (8008284 <__lshift+0xd0>)
 80081e2:	4829      	ldr	r0, [pc, #164]	@ (8008288 <__lshift+0xd4>)
 80081e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80081e8:	f000 fb86 	bl	80088f8 <__assert_func>
 80081ec:	3101      	adds	r1, #1
 80081ee:	005b      	lsls	r3, r3, #1
 80081f0:	e7ee      	b.n	80081d0 <__lshift+0x1c>
 80081f2:	2300      	movs	r3, #0
 80081f4:	f100 0114 	add.w	r1, r0, #20
 80081f8:	f100 0210 	add.w	r2, r0, #16
 80081fc:	4618      	mov	r0, r3
 80081fe:	4553      	cmp	r3, sl
 8008200:	db33      	blt.n	800826a <__lshift+0xb6>
 8008202:	6920      	ldr	r0, [r4, #16]
 8008204:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008208:	f104 0314 	add.w	r3, r4, #20
 800820c:	f019 091f 	ands.w	r9, r9, #31
 8008210:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008214:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008218:	d02b      	beq.n	8008272 <__lshift+0xbe>
 800821a:	f1c9 0e20 	rsb	lr, r9, #32
 800821e:	468a      	mov	sl, r1
 8008220:	2200      	movs	r2, #0
 8008222:	6818      	ldr	r0, [r3, #0]
 8008224:	fa00 f009 	lsl.w	r0, r0, r9
 8008228:	4310      	orrs	r0, r2
 800822a:	f84a 0b04 	str.w	r0, [sl], #4
 800822e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008232:	459c      	cmp	ip, r3
 8008234:	fa22 f20e 	lsr.w	r2, r2, lr
 8008238:	d8f3      	bhi.n	8008222 <__lshift+0x6e>
 800823a:	ebac 0304 	sub.w	r3, ip, r4
 800823e:	3b15      	subs	r3, #21
 8008240:	f023 0303 	bic.w	r3, r3, #3
 8008244:	3304      	adds	r3, #4
 8008246:	f104 0015 	add.w	r0, r4, #21
 800824a:	4584      	cmp	ip, r0
 800824c:	bf38      	it	cc
 800824e:	2304      	movcc	r3, #4
 8008250:	50ca      	str	r2, [r1, r3]
 8008252:	b10a      	cbz	r2, 8008258 <__lshift+0xa4>
 8008254:	f108 0602 	add.w	r6, r8, #2
 8008258:	3e01      	subs	r6, #1
 800825a:	4638      	mov	r0, r7
 800825c:	612e      	str	r6, [r5, #16]
 800825e:	4621      	mov	r1, r4
 8008260:	f7ff fdda 	bl	8007e18 <_Bfree>
 8008264:	4628      	mov	r0, r5
 8008266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800826a:	f842 0f04 	str.w	r0, [r2, #4]!
 800826e:	3301      	adds	r3, #1
 8008270:	e7c5      	b.n	80081fe <__lshift+0x4a>
 8008272:	3904      	subs	r1, #4
 8008274:	f853 2b04 	ldr.w	r2, [r3], #4
 8008278:	f841 2f04 	str.w	r2, [r1, #4]!
 800827c:	459c      	cmp	ip, r3
 800827e:	d8f9      	bhi.n	8008274 <__lshift+0xc0>
 8008280:	e7ea      	b.n	8008258 <__lshift+0xa4>
 8008282:	bf00      	nop
 8008284:	08009118 	.word	0x08009118
 8008288:	08009129 	.word	0x08009129

0800828c <__mcmp>:
 800828c:	690a      	ldr	r2, [r1, #16]
 800828e:	4603      	mov	r3, r0
 8008290:	6900      	ldr	r0, [r0, #16]
 8008292:	1a80      	subs	r0, r0, r2
 8008294:	b530      	push	{r4, r5, lr}
 8008296:	d10e      	bne.n	80082b6 <__mcmp+0x2a>
 8008298:	3314      	adds	r3, #20
 800829a:	3114      	adds	r1, #20
 800829c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80082a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80082a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082ac:	4295      	cmp	r5, r2
 80082ae:	d003      	beq.n	80082b8 <__mcmp+0x2c>
 80082b0:	d205      	bcs.n	80082be <__mcmp+0x32>
 80082b2:	f04f 30ff 	mov.w	r0, #4294967295
 80082b6:	bd30      	pop	{r4, r5, pc}
 80082b8:	42a3      	cmp	r3, r4
 80082ba:	d3f3      	bcc.n	80082a4 <__mcmp+0x18>
 80082bc:	e7fb      	b.n	80082b6 <__mcmp+0x2a>
 80082be:	2001      	movs	r0, #1
 80082c0:	e7f9      	b.n	80082b6 <__mcmp+0x2a>
	...

080082c4 <__mdiff>:
 80082c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c8:	4689      	mov	r9, r1
 80082ca:	4606      	mov	r6, r0
 80082cc:	4611      	mov	r1, r2
 80082ce:	4648      	mov	r0, r9
 80082d0:	4614      	mov	r4, r2
 80082d2:	f7ff ffdb 	bl	800828c <__mcmp>
 80082d6:	1e05      	subs	r5, r0, #0
 80082d8:	d112      	bne.n	8008300 <__mdiff+0x3c>
 80082da:	4629      	mov	r1, r5
 80082dc:	4630      	mov	r0, r6
 80082de:	f7ff fd5b 	bl	8007d98 <_Balloc>
 80082e2:	4602      	mov	r2, r0
 80082e4:	b928      	cbnz	r0, 80082f2 <__mdiff+0x2e>
 80082e6:	4b3f      	ldr	r3, [pc, #252]	@ (80083e4 <__mdiff+0x120>)
 80082e8:	f240 2137 	movw	r1, #567	@ 0x237
 80082ec:	483e      	ldr	r0, [pc, #248]	@ (80083e8 <__mdiff+0x124>)
 80082ee:	f000 fb03 	bl	80088f8 <__assert_func>
 80082f2:	2301      	movs	r3, #1
 80082f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80082f8:	4610      	mov	r0, r2
 80082fa:	b003      	add	sp, #12
 80082fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008300:	bfbc      	itt	lt
 8008302:	464b      	movlt	r3, r9
 8008304:	46a1      	movlt	r9, r4
 8008306:	4630      	mov	r0, r6
 8008308:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800830c:	bfba      	itte	lt
 800830e:	461c      	movlt	r4, r3
 8008310:	2501      	movlt	r5, #1
 8008312:	2500      	movge	r5, #0
 8008314:	f7ff fd40 	bl	8007d98 <_Balloc>
 8008318:	4602      	mov	r2, r0
 800831a:	b918      	cbnz	r0, 8008324 <__mdiff+0x60>
 800831c:	4b31      	ldr	r3, [pc, #196]	@ (80083e4 <__mdiff+0x120>)
 800831e:	f240 2145 	movw	r1, #581	@ 0x245
 8008322:	e7e3      	b.n	80082ec <__mdiff+0x28>
 8008324:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008328:	6926      	ldr	r6, [r4, #16]
 800832a:	60c5      	str	r5, [r0, #12]
 800832c:	f109 0310 	add.w	r3, r9, #16
 8008330:	f109 0514 	add.w	r5, r9, #20
 8008334:	f104 0e14 	add.w	lr, r4, #20
 8008338:	f100 0b14 	add.w	fp, r0, #20
 800833c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008340:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008344:	9301      	str	r3, [sp, #4]
 8008346:	46d9      	mov	r9, fp
 8008348:	f04f 0c00 	mov.w	ip, #0
 800834c:	9b01      	ldr	r3, [sp, #4]
 800834e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008352:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008356:	9301      	str	r3, [sp, #4]
 8008358:	fa1f f38a 	uxth.w	r3, sl
 800835c:	4619      	mov	r1, r3
 800835e:	b283      	uxth	r3, r0
 8008360:	1acb      	subs	r3, r1, r3
 8008362:	0c00      	lsrs	r0, r0, #16
 8008364:	4463      	add	r3, ip
 8008366:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800836a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800836e:	b29b      	uxth	r3, r3
 8008370:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008374:	4576      	cmp	r6, lr
 8008376:	f849 3b04 	str.w	r3, [r9], #4
 800837a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800837e:	d8e5      	bhi.n	800834c <__mdiff+0x88>
 8008380:	1b33      	subs	r3, r6, r4
 8008382:	3b15      	subs	r3, #21
 8008384:	f023 0303 	bic.w	r3, r3, #3
 8008388:	3415      	adds	r4, #21
 800838a:	3304      	adds	r3, #4
 800838c:	42a6      	cmp	r6, r4
 800838e:	bf38      	it	cc
 8008390:	2304      	movcc	r3, #4
 8008392:	441d      	add	r5, r3
 8008394:	445b      	add	r3, fp
 8008396:	461e      	mov	r6, r3
 8008398:	462c      	mov	r4, r5
 800839a:	4544      	cmp	r4, r8
 800839c:	d30e      	bcc.n	80083bc <__mdiff+0xf8>
 800839e:	f108 0103 	add.w	r1, r8, #3
 80083a2:	1b49      	subs	r1, r1, r5
 80083a4:	f021 0103 	bic.w	r1, r1, #3
 80083a8:	3d03      	subs	r5, #3
 80083aa:	45a8      	cmp	r8, r5
 80083ac:	bf38      	it	cc
 80083ae:	2100      	movcc	r1, #0
 80083b0:	440b      	add	r3, r1
 80083b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083b6:	b191      	cbz	r1, 80083de <__mdiff+0x11a>
 80083b8:	6117      	str	r7, [r2, #16]
 80083ba:	e79d      	b.n	80082f8 <__mdiff+0x34>
 80083bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80083c0:	46e6      	mov	lr, ip
 80083c2:	0c08      	lsrs	r0, r1, #16
 80083c4:	fa1c fc81 	uxtah	ip, ip, r1
 80083c8:	4471      	add	r1, lr
 80083ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80083ce:	b289      	uxth	r1, r1
 80083d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80083d4:	f846 1b04 	str.w	r1, [r6], #4
 80083d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083dc:	e7dd      	b.n	800839a <__mdiff+0xd6>
 80083de:	3f01      	subs	r7, #1
 80083e0:	e7e7      	b.n	80083b2 <__mdiff+0xee>
 80083e2:	bf00      	nop
 80083e4:	08009118 	.word	0x08009118
 80083e8:	08009129 	.word	0x08009129

080083ec <__d2b>:
 80083ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083f0:	460f      	mov	r7, r1
 80083f2:	2101      	movs	r1, #1
 80083f4:	ec59 8b10 	vmov	r8, r9, d0
 80083f8:	4616      	mov	r6, r2
 80083fa:	f7ff fccd 	bl	8007d98 <_Balloc>
 80083fe:	4604      	mov	r4, r0
 8008400:	b930      	cbnz	r0, 8008410 <__d2b+0x24>
 8008402:	4602      	mov	r2, r0
 8008404:	4b23      	ldr	r3, [pc, #140]	@ (8008494 <__d2b+0xa8>)
 8008406:	4824      	ldr	r0, [pc, #144]	@ (8008498 <__d2b+0xac>)
 8008408:	f240 310f 	movw	r1, #783	@ 0x30f
 800840c:	f000 fa74 	bl	80088f8 <__assert_func>
 8008410:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008414:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008418:	b10d      	cbz	r5, 800841e <__d2b+0x32>
 800841a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800841e:	9301      	str	r3, [sp, #4]
 8008420:	f1b8 0300 	subs.w	r3, r8, #0
 8008424:	d023      	beq.n	800846e <__d2b+0x82>
 8008426:	4668      	mov	r0, sp
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	f7ff fd7c 	bl	8007f26 <__lo0bits>
 800842e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008432:	b1d0      	cbz	r0, 800846a <__d2b+0x7e>
 8008434:	f1c0 0320 	rsb	r3, r0, #32
 8008438:	fa02 f303 	lsl.w	r3, r2, r3
 800843c:	430b      	orrs	r3, r1
 800843e:	40c2      	lsrs	r2, r0
 8008440:	6163      	str	r3, [r4, #20]
 8008442:	9201      	str	r2, [sp, #4]
 8008444:	9b01      	ldr	r3, [sp, #4]
 8008446:	61a3      	str	r3, [r4, #24]
 8008448:	2b00      	cmp	r3, #0
 800844a:	bf0c      	ite	eq
 800844c:	2201      	moveq	r2, #1
 800844e:	2202      	movne	r2, #2
 8008450:	6122      	str	r2, [r4, #16]
 8008452:	b1a5      	cbz	r5, 800847e <__d2b+0x92>
 8008454:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008458:	4405      	add	r5, r0
 800845a:	603d      	str	r5, [r7, #0]
 800845c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008460:	6030      	str	r0, [r6, #0]
 8008462:	4620      	mov	r0, r4
 8008464:	b003      	add	sp, #12
 8008466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800846a:	6161      	str	r1, [r4, #20]
 800846c:	e7ea      	b.n	8008444 <__d2b+0x58>
 800846e:	a801      	add	r0, sp, #4
 8008470:	f7ff fd59 	bl	8007f26 <__lo0bits>
 8008474:	9b01      	ldr	r3, [sp, #4]
 8008476:	6163      	str	r3, [r4, #20]
 8008478:	3020      	adds	r0, #32
 800847a:	2201      	movs	r2, #1
 800847c:	e7e8      	b.n	8008450 <__d2b+0x64>
 800847e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008482:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008486:	6038      	str	r0, [r7, #0]
 8008488:	6918      	ldr	r0, [r3, #16]
 800848a:	f7ff fd2d 	bl	8007ee8 <__hi0bits>
 800848e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008492:	e7e5      	b.n	8008460 <__d2b+0x74>
 8008494:	08009118 	.word	0x08009118
 8008498:	08009129 	.word	0x08009129

0800849c <__ssputs_r>:
 800849c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084a0:	688e      	ldr	r6, [r1, #8]
 80084a2:	461f      	mov	r7, r3
 80084a4:	42be      	cmp	r6, r7
 80084a6:	680b      	ldr	r3, [r1, #0]
 80084a8:	4682      	mov	sl, r0
 80084aa:	460c      	mov	r4, r1
 80084ac:	4690      	mov	r8, r2
 80084ae:	d82d      	bhi.n	800850c <__ssputs_r+0x70>
 80084b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80084b8:	d026      	beq.n	8008508 <__ssputs_r+0x6c>
 80084ba:	6965      	ldr	r5, [r4, #20]
 80084bc:	6909      	ldr	r1, [r1, #16]
 80084be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084c2:	eba3 0901 	sub.w	r9, r3, r1
 80084c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084ca:	1c7b      	adds	r3, r7, #1
 80084cc:	444b      	add	r3, r9
 80084ce:	106d      	asrs	r5, r5, #1
 80084d0:	429d      	cmp	r5, r3
 80084d2:	bf38      	it	cc
 80084d4:	461d      	movcc	r5, r3
 80084d6:	0553      	lsls	r3, r2, #21
 80084d8:	d527      	bpl.n	800852a <__ssputs_r+0x8e>
 80084da:	4629      	mov	r1, r5
 80084dc:	f7ff fbd0 	bl	8007c80 <_malloc_r>
 80084e0:	4606      	mov	r6, r0
 80084e2:	b360      	cbz	r0, 800853e <__ssputs_r+0xa2>
 80084e4:	6921      	ldr	r1, [r4, #16]
 80084e6:	464a      	mov	r2, r9
 80084e8:	f7fe fcfb 	bl	8006ee2 <memcpy>
 80084ec:	89a3      	ldrh	r3, [r4, #12]
 80084ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80084f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084f6:	81a3      	strh	r3, [r4, #12]
 80084f8:	6126      	str	r6, [r4, #16]
 80084fa:	6165      	str	r5, [r4, #20]
 80084fc:	444e      	add	r6, r9
 80084fe:	eba5 0509 	sub.w	r5, r5, r9
 8008502:	6026      	str	r6, [r4, #0]
 8008504:	60a5      	str	r5, [r4, #8]
 8008506:	463e      	mov	r6, r7
 8008508:	42be      	cmp	r6, r7
 800850a:	d900      	bls.n	800850e <__ssputs_r+0x72>
 800850c:	463e      	mov	r6, r7
 800850e:	6820      	ldr	r0, [r4, #0]
 8008510:	4632      	mov	r2, r6
 8008512:	4641      	mov	r1, r8
 8008514:	f000 f9c6 	bl	80088a4 <memmove>
 8008518:	68a3      	ldr	r3, [r4, #8]
 800851a:	1b9b      	subs	r3, r3, r6
 800851c:	60a3      	str	r3, [r4, #8]
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	4433      	add	r3, r6
 8008522:	6023      	str	r3, [r4, #0]
 8008524:	2000      	movs	r0, #0
 8008526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800852a:	462a      	mov	r2, r5
 800852c:	f000 fa28 	bl	8008980 <_realloc_r>
 8008530:	4606      	mov	r6, r0
 8008532:	2800      	cmp	r0, #0
 8008534:	d1e0      	bne.n	80084f8 <__ssputs_r+0x5c>
 8008536:	6921      	ldr	r1, [r4, #16]
 8008538:	4650      	mov	r0, sl
 800853a:	f7ff fb2d 	bl	8007b98 <_free_r>
 800853e:	230c      	movs	r3, #12
 8008540:	f8ca 3000 	str.w	r3, [sl]
 8008544:	89a3      	ldrh	r3, [r4, #12]
 8008546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800854a:	81a3      	strh	r3, [r4, #12]
 800854c:	f04f 30ff 	mov.w	r0, #4294967295
 8008550:	e7e9      	b.n	8008526 <__ssputs_r+0x8a>
	...

08008554 <_svfiprintf_r>:
 8008554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008558:	4698      	mov	r8, r3
 800855a:	898b      	ldrh	r3, [r1, #12]
 800855c:	061b      	lsls	r3, r3, #24
 800855e:	b09d      	sub	sp, #116	@ 0x74
 8008560:	4607      	mov	r7, r0
 8008562:	460d      	mov	r5, r1
 8008564:	4614      	mov	r4, r2
 8008566:	d510      	bpl.n	800858a <_svfiprintf_r+0x36>
 8008568:	690b      	ldr	r3, [r1, #16]
 800856a:	b973      	cbnz	r3, 800858a <_svfiprintf_r+0x36>
 800856c:	2140      	movs	r1, #64	@ 0x40
 800856e:	f7ff fb87 	bl	8007c80 <_malloc_r>
 8008572:	6028      	str	r0, [r5, #0]
 8008574:	6128      	str	r0, [r5, #16]
 8008576:	b930      	cbnz	r0, 8008586 <_svfiprintf_r+0x32>
 8008578:	230c      	movs	r3, #12
 800857a:	603b      	str	r3, [r7, #0]
 800857c:	f04f 30ff 	mov.w	r0, #4294967295
 8008580:	b01d      	add	sp, #116	@ 0x74
 8008582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008586:	2340      	movs	r3, #64	@ 0x40
 8008588:	616b      	str	r3, [r5, #20]
 800858a:	2300      	movs	r3, #0
 800858c:	9309      	str	r3, [sp, #36]	@ 0x24
 800858e:	2320      	movs	r3, #32
 8008590:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008594:	f8cd 800c 	str.w	r8, [sp, #12]
 8008598:	2330      	movs	r3, #48	@ 0x30
 800859a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008738 <_svfiprintf_r+0x1e4>
 800859e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085a2:	f04f 0901 	mov.w	r9, #1
 80085a6:	4623      	mov	r3, r4
 80085a8:	469a      	mov	sl, r3
 80085aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085ae:	b10a      	cbz	r2, 80085b4 <_svfiprintf_r+0x60>
 80085b0:	2a25      	cmp	r2, #37	@ 0x25
 80085b2:	d1f9      	bne.n	80085a8 <_svfiprintf_r+0x54>
 80085b4:	ebba 0b04 	subs.w	fp, sl, r4
 80085b8:	d00b      	beq.n	80085d2 <_svfiprintf_r+0x7e>
 80085ba:	465b      	mov	r3, fp
 80085bc:	4622      	mov	r2, r4
 80085be:	4629      	mov	r1, r5
 80085c0:	4638      	mov	r0, r7
 80085c2:	f7ff ff6b 	bl	800849c <__ssputs_r>
 80085c6:	3001      	adds	r0, #1
 80085c8:	f000 80a7 	beq.w	800871a <_svfiprintf_r+0x1c6>
 80085cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085ce:	445a      	add	r2, fp
 80085d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80085d2:	f89a 3000 	ldrb.w	r3, [sl]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f000 809f 	beq.w	800871a <_svfiprintf_r+0x1c6>
 80085dc:	2300      	movs	r3, #0
 80085de:	f04f 32ff 	mov.w	r2, #4294967295
 80085e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085e6:	f10a 0a01 	add.w	sl, sl, #1
 80085ea:	9304      	str	r3, [sp, #16]
 80085ec:	9307      	str	r3, [sp, #28]
 80085ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80085f4:	4654      	mov	r4, sl
 80085f6:	2205      	movs	r2, #5
 80085f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085fc:	484e      	ldr	r0, [pc, #312]	@ (8008738 <_svfiprintf_r+0x1e4>)
 80085fe:	f7f7 fdf7 	bl	80001f0 <memchr>
 8008602:	9a04      	ldr	r2, [sp, #16]
 8008604:	b9d8      	cbnz	r0, 800863e <_svfiprintf_r+0xea>
 8008606:	06d0      	lsls	r0, r2, #27
 8008608:	bf44      	itt	mi
 800860a:	2320      	movmi	r3, #32
 800860c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008610:	0711      	lsls	r1, r2, #28
 8008612:	bf44      	itt	mi
 8008614:	232b      	movmi	r3, #43	@ 0x2b
 8008616:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800861a:	f89a 3000 	ldrb.w	r3, [sl]
 800861e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008620:	d015      	beq.n	800864e <_svfiprintf_r+0xfa>
 8008622:	9a07      	ldr	r2, [sp, #28]
 8008624:	4654      	mov	r4, sl
 8008626:	2000      	movs	r0, #0
 8008628:	f04f 0c0a 	mov.w	ip, #10
 800862c:	4621      	mov	r1, r4
 800862e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008632:	3b30      	subs	r3, #48	@ 0x30
 8008634:	2b09      	cmp	r3, #9
 8008636:	d94b      	bls.n	80086d0 <_svfiprintf_r+0x17c>
 8008638:	b1b0      	cbz	r0, 8008668 <_svfiprintf_r+0x114>
 800863a:	9207      	str	r2, [sp, #28]
 800863c:	e014      	b.n	8008668 <_svfiprintf_r+0x114>
 800863e:	eba0 0308 	sub.w	r3, r0, r8
 8008642:	fa09 f303 	lsl.w	r3, r9, r3
 8008646:	4313      	orrs	r3, r2
 8008648:	9304      	str	r3, [sp, #16]
 800864a:	46a2      	mov	sl, r4
 800864c:	e7d2      	b.n	80085f4 <_svfiprintf_r+0xa0>
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	1d19      	adds	r1, r3, #4
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	9103      	str	r1, [sp, #12]
 8008656:	2b00      	cmp	r3, #0
 8008658:	bfbb      	ittet	lt
 800865a:	425b      	neglt	r3, r3
 800865c:	f042 0202 	orrlt.w	r2, r2, #2
 8008660:	9307      	strge	r3, [sp, #28]
 8008662:	9307      	strlt	r3, [sp, #28]
 8008664:	bfb8      	it	lt
 8008666:	9204      	strlt	r2, [sp, #16]
 8008668:	7823      	ldrb	r3, [r4, #0]
 800866a:	2b2e      	cmp	r3, #46	@ 0x2e
 800866c:	d10a      	bne.n	8008684 <_svfiprintf_r+0x130>
 800866e:	7863      	ldrb	r3, [r4, #1]
 8008670:	2b2a      	cmp	r3, #42	@ 0x2a
 8008672:	d132      	bne.n	80086da <_svfiprintf_r+0x186>
 8008674:	9b03      	ldr	r3, [sp, #12]
 8008676:	1d1a      	adds	r2, r3, #4
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	9203      	str	r2, [sp, #12]
 800867c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008680:	3402      	adds	r4, #2
 8008682:	9305      	str	r3, [sp, #20]
 8008684:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008748 <_svfiprintf_r+0x1f4>
 8008688:	7821      	ldrb	r1, [r4, #0]
 800868a:	2203      	movs	r2, #3
 800868c:	4650      	mov	r0, sl
 800868e:	f7f7 fdaf 	bl	80001f0 <memchr>
 8008692:	b138      	cbz	r0, 80086a4 <_svfiprintf_r+0x150>
 8008694:	9b04      	ldr	r3, [sp, #16]
 8008696:	eba0 000a 	sub.w	r0, r0, sl
 800869a:	2240      	movs	r2, #64	@ 0x40
 800869c:	4082      	lsls	r2, r0
 800869e:	4313      	orrs	r3, r2
 80086a0:	3401      	adds	r4, #1
 80086a2:	9304      	str	r3, [sp, #16]
 80086a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086a8:	4824      	ldr	r0, [pc, #144]	@ (800873c <_svfiprintf_r+0x1e8>)
 80086aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086ae:	2206      	movs	r2, #6
 80086b0:	f7f7 fd9e 	bl	80001f0 <memchr>
 80086b4:	2800      	cmp	r0, #0
 80086b6:	d036      	beq.n	8008726 <_svfiprintf_r+0x1d2>
 80086b8:	4b21      	ldr	r3, [pc, #132]	@ (8008740 <_svfiprintf_r+0x1ec>)
 80086ba:	bb1b      	cbnz	r3, 8008704 <_svfiprintf_r+0x1b0>
 80086bc:	9b03      	ldr	r3, [sp, #12]
 80086be:	3307      	adds	r3, #7
 80086c0:	f023 0307 	bic.w	r3, r3, #7
 80086c4:	3308      	adds	r3, #8
 80086c6:	9303      	str	r3, [sp, #12]
 80086c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ca:	4433      	add	r3, r6
 80086cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80086ce:	e76a      	b.n	80085a6 <_svfiprintf_r+0x52>
 80086d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80086d4:	460c      	mov	r4, r1
 80086d6:	2001      	movs	r0, #1
 80086d8:	e7a8      	b.n	800862c <_svfiprintf_r+0xd8>
 80086da:	2300      	movs	r3, #0
 80086dc:	3401      	adds	r4, #1
 80086de:	9305      	str	r3, [sp, #20]
 80086e0:	4619      	mov	r1, r3
 80086e2:	f04f 0c0a 	mov.w	ip, #10
 80086e6:	4620      	mov	r0, r4
 80086e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086ec:	3a30      	subs	r2, #48	@ 0x30
 80086ee:	2a09      	cmp	r2, #9
 80086f0:	d903      	bls.n	80086fa <_svfiprintf_r+0x1a6>
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d0c6      	beq.n	8008684 <_svfiprintf_r+0x130>
 80086f6:	9105      	str	r1, [sp, #20]
 80086f8:	e7c4      	b.n	8008684 <_svfiprintf_r+0x130>
 80086fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80086fe:	4604      	mov	r4, r0
 8008700:	2301      	movs	r3, #1
 8008702:	e7f0      	b.n	80086e6 <_svfiprintf_r+0x192>
 8008704:	ab03      	add	r3, sp, #12
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	462a      	mov	r2, r5
 800870a:	4b0e      	ldr	r3, [pc, #56]	@ (8008744 <_svfiprintf_r+0x1f0>)
 800870c:	a904      	add	r1, sp, #16
 800870e:	4638      	mov	r0, r7
 8008710:	f7fd fe64 	bl	80063dc <_printf_float>
 8008714:	1c42      	adds	r2, r0, #1
 8008716:	4606      	mov	r6, r0
 8008718:	d1d6      	bne.n	80086c8 <_svfiprintf_r+0x174>
 800871a:	89ab      	ldrh	r3, [r5, #12]
 800871c:	065b      	lsls	r3, r3, #25
 800871e:	f53f af2d 	bmi.w	800857c <_svfiprintf_r+0x28>
 8008722:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008724:	e72c      	b.n	8008580 <_svfiprintf_r+0x2c>
 8008726:	ab03      	add	r3, sp, #12
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	462a      	mov	r2, r5
 800872c:	4b05      	ldr	r3, [pc, #20]	@ (8008744 <_svfiprintf_r+0x1f0>)
 800872e:	a904      	add	r1, sp, #16
 8008730:	4638      	mov	r0, r7
 8008732:	f7fe f8eb 	bl	800690c <_printf_i>
 8008736:	e7ed      	b.n	8008714 <_svfiprintf_r+0x1c0>
 8008738:	08009280 	.word	0x08009280
 800873c:	0800928a 	.word	0x0800928a
 8008740:	080063dd 	.word	0x080063dd
 8008744:	0800849d 	.word	0x0800849d
 8008748:	08009286 	.word	0x08009286

0800874c <__sflush_r>:
 800874c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008754:	0716      	lsls	r6, r2, #28
 8008756:	4605      	mov	r5, r0
 8008758:	460c      	mov	r4, r1
 800875a:	d454      	bmi.n	8008806 <__sflush_r+0xba>
 800875c:	684b      	ldr	r3, [r1, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	dc02      	bgt.n	8008768 <__sflush_r+0x1c>
 8008762:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008764:	2b00      	cmp	r3, #0
 8008766:	dd48      	ble.n	80087fa <__sflush_r+0xae>
 8008768:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800876a:	2e00      	cmp	r6, #0
 800876c:	d045      	beq.n	80087fa <__sflush_r+0xae>
 800876e:	2300      	movs	r3, #0
 8008770:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008774:	682f      	ldr	r7, [r5, #0]
 8008776:	6a21      	ldr	r1, [r4, #32]
 8008778:	602b      	str	r3, [r5, #0]
 800877a:	d030      	beq.n	80087de <__sflush_r+0x92>
 800877c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800877e:	89a3      	ldrh	r3, [r4, #12]
 8008780:	0759      	lsls	r1, r3, #29
 8008782:	d505      	bpl.n	8008790 <__sflush_r+0x44>
 8008784:	6863      	ldr	r3, [r4, #4]
 8008786:	1ad2      	subs	r2, r2, r3
 8008788:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800878a:	b10b      	cbz	r3, 8008790 <__sflush_r+0x44>
 800878c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800878e:	1ad2      	subs	r2, r2, r3
 8008790:	2300      	movs	r3, #0
 8008792:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008794:	6a21      	ldr	r1, [r4, #32]
 8008796:	4628      	mov	r0, r5
 8008798:	47b0      	blx	r6
 800879a:	1c43      	adds	r3, r0, #1
 800879c:	89a3      	ldrh	r3, [r4, #12]
 800879e:	d106      	bne.n	80087ae <__sflush_r+0x62>
 80087a0:	6829      	ldr	r1, [r5, #0]
 80087a2:	291d      	cmp	r1, #29
 80087a4:	d82b      	bhi.n	80087fe <__sflush_r+0xb2>
 80087a6:	4a2a      	ldr	r2, [pc, #168]	@ (8008850 <__sflush_r+0x104>)
 80087a8:	410a      	asrs	r2, r1
 80087aa:	07d6      	lsls	r6, r2, #31
 80087ac:	d427      	bmi.n	80087fe <__sflush_r+0xb2>
 80087ae:	2200      	movs	r2, #0
 80087b0:	6062      	str	r2, [r4, #4]
 80087b2:	04d9      	lsls	r1, r3, #19
 80087b4:	6922      	ldr	r2, [r4, #16]
 80087b6:	6022      	str	r2, [r4, #0]
 80087b8:	d504      	bpl.n	80087c4 <__sflush_r+0x78>
 80087ba:	1c42      	adds	r2, r0, #1
 80087bc:	d101      	bne.n	80087c2 <__sflush_r+0x76>
 80087be:	682b      	ldr	r3, [r5, #0]
 80087c0:	b903      	cbnz	r3, 80087c4 <__sflush_r+0x78>
 80087c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80087c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087c6:	602f      	str	r7, [r5, #0]
 80087c8:	b1b9      	cbz	r1, 80087fa <__sflush_r+0xae>
 80087ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087ce:	4299      	cmp	r1, r3
 80087d0:	d002      	beq.n	80087d8 <__sflush_r+0x8c>
 80087d2:	4628      	mov	r0, r5
 80087d4:	f7ff f9e0 	bl	8007b98 <_free_r>
 80087d8:	2300      	movs	r3, #0
 80087da:	6363      	str	r3, [r4, #52]	@ 0x34
 80087dc:	e00d      	b.n	80087fa <__sflush_r+0xae>
 80087de:	2301      	movs	r3, #1
 80087e0:	4628      	mov	r0, r5
 80087e2:	47b0      	blx	r6
 80087e4:	4602      	mov	r2, r0
 80087e6:	1c50      	adds	r0, r2, #1
 80087e8:	d1c9      	bne.n	800877e <__sflush_r+0x32>
 80087ea:	682b      	ldr	r3, [r5, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d0c6      	beq.n	800877e <__sflush_r+0x32>
 80087f0:	2b1d      	cmp	r3, #29
 80087f2:	d001      	beq.n	80087f8 <__sflush_r+0xac>
 80087f4:	2b16      	cmp	r3, #22
 80087f6:	d11e      	bne.n	8008836 <__sflush_r+0xea>
 80087f8:	602f      	str	r7, [r5, #0]
 80087fa:	2000      	movs	r0, #0
 80087fc:	e022      	b.n	8008844 <__sflush_r+0xf8>
 80087fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008802:	b21b      	sxth	r3, r3
 8008804:	e01b      	b.n	800883e <__sflush_r+0xf2>
 8008806:	690f      	ldr	r7, [r1, #16]
 8008808:	2f00      	cmp	r7, #0
 800880a:	d0f6      	beq.n	80087fa <__sflush_r+0xae>
 800880c:	0793      	lsls	r3, r2, #30
 800880e:	680e      	ldr	r6, [r1, #0]
 8008810:	bf08      	it	eq
 8008812:	694b      	ldreq	r3, [r1, #20]
 8008814:	600f      	str	r7, [r1, #0]
 8008816:	bf18      	it	ne
 8008818:	2300      	movne	r3, #0
 800881a:	eba6 0807 	sub.w	r8, r6, r7
 800881e:	608b      	str	r3, [r1, #8]
 8008820:	f1b8 0f00 	cmp.w	r8, #0
 8008824:	dde9      	ble.n	80087fa <__sflush_r+0xae>
 8008826:	6a21      	ldr	r1, [r4, #32]
 8008828:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800882a:	4643      	mov	r3, r8
 800882c:	463a      	mov	r2, r7
 800882e:	4628      	mov	r0, r5
 8008830:	47b0      	blx	r6
 8008832:	2800      	cmp	r0, #0
 8008834:	dc08      	bgt.n	8008848 <__sflush_r+0xfc>
 8008836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800883a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800883e:	81a3      	strh	r3, [r4, #12]
 8008840:	f04f 30ff 	mov.w	r0, #4294967295
 8008844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008848:	4407      	add	r7, r0
 800884a:	eba8 0800 	sub.w	r8, r8, r0
 800884e:	e7e7      	b.n	8008820 <__sflush_r+0xd4>
 8008850:	dfbffffe 	.word	0xdfbffffe

08008854 <_fflush_r>:
 8008854:	b538      	push	{r3, r4, r5, lr}
 8008856:	690b      	ldr	r3, [r1, #16]
 8008858:	4605      	mov	r5, r0
 800885a:	460c      	mov	r4, r1
 800885c:	b913      	cbnz	r3, 8008864 <_fflush_r+0x10>
 800885e:	2500      	movs	r5, #0
 8008860:	4628      	mov	r0, r5
 8008862:	bd38      	pop	{r3, r4, r5, pc}
 8008864:	b118      	cbz	r0, 800886e <_fflush_r+0x1a>
 8008866:	6a03      	ldr	r3, [r0, #32]
 8008868:	b90b      	cbnz	r3, 800886e <_fflush_r+0x1a>
 800886a:	f7fe f9fb 	bl	8006c64 <__sinit>
 800886e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d0f3      	beq.n	800885e <_fflush_r+0xa>
 8008876:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008878:	07d0      	lsls	r0, r2, #31
 800887a:	d404      	bmi.n	8008886 <_fflush_r+0x32>
 800887c:	0599      	lsls	r1, r3, #22
 800887e:	d402      	bmi.n	8008886 <_fflush_r+0x32>
 8008880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008882:	f7fe fb2c 	bl	8006ede <__retarget_lock_acquire_recursive>
 8008886:	4628      	mov	r0, r5
 8008888:	4621      	mov	r1, r4
 800888a:	f7ff ff5f 	bl	800874c <__sflush_r>
 800888e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008890:	07da      	lsls	r2, r3, #31
 8008892:	4605      	mov	r5, r0
 8008894:	d4e4      	bmi.n	8008860 <_fflush_r+0xc>
 8008896:	89a3      	ldrh	r3, [r4, #12]
 8008898:	059b      	lsls	r3, r3, #22
 800889a:	d4e1      	bmi.n	8008860 <_fflush_r+0xc>
 800889c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800889e:	f7fe fb1f 	bl	8006ee0 <__retarget_lock_release_recursive>
 80088a2:	e7dd      	b.n	8008860 <_fflush_r+0xc>

080088a4 <memmove>:
 80088a4:	4288      	cmp	r0, r1
 80088a6:	b510      	push	{r4, lr}
 80088a8:	eb01 0402 	add.w	r4, r1, r2
 80088ac:	d902      	bls.n	80088b4 <memmove+0x10>
 80088ae:	4284      	cmp	r4, r0
 80088b0:	4623      	mov	r3, r4
 80088b2:	d807      	bhi.n	80088c4 <memmove+0x20>
 80088b4:	1e43      	subs	r3, r0, #1
 80088b6:	42a1      	cmp	r1, r4
 80088b8:	d008      	beq.n	80088cc <memmove+0x28>
 80088ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088c2:	e7f8      	b.n	80088b6 <memmove+0x12>
 80088c4:	4402      	add	r2, r0
 80088c6:	4601      	mov	r1, r0
 80088c8:	428a      	cmp	r2, r1
 80088ca:	d100      	bne.n	80088ce <memmove+0x2a>
 80088cc:	bd10      	pop	{r4, pc}
 80088ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088d6:	e7f7      	b.n	80088c8 <memmove+0x24>

080088d8 <_sbrk_r>:
 80088d8:	b538      	push	{r3, r4, r5, lr}
 80088da:	4d06      	ldr	r5, [pc, #24]	@ (80088f4 <_sbrk_r+0x1c>)
 80088dc:	2300      	movs	r3, #0
 80088de:	4604      	mov	r4, r0
 80088e0:	4608      	mov	r0, r1
 80088e2:	602b      	str	r3, [r5, #0]
 80088e4:	f7f9 f8a4 	bl	8001a30 <_sbrk>
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	d102      	bne.n	80088f2 <_sbrk_r+0x1a>
 80088ec:	682b      	ldr	r3, [r5, #0]
 80088ee:	b103      	cbz	r3, 80088f2 <_sbrk_r+0x1a>
 80088f0:	6023      	str	r3, [r4, #0]
 80088f2:	bd38      	pop	{r3, r4, r5, pc}
 80088f4:	200011d0 	.word	0x200011d0

080088f8 <__assert_func>:
 80088f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088fa:	4614      	mov	r4, r2
 80088fc:	461a      	mov	r2, r3
 80088fe:	4b09      	ldr	r3, [pc, #36]	@ (8008924 <__assert_func+0x2c>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4605      	mov	r5, r0
 8008904:	68d8      	ldr	r0, [r3, #12]
 8008906:	b954      	cbnz	r4, 800891e <__assert_func+0x26>
 8008908:	4b07      	ldr	r3, [pc, #28]	@ (8008928 <__assert_func+0x30>)
 800890a:	461c      	mov	r4, r3
 800890c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008910:	9100      	str	r1, [sp, #0]
 8008912:	462b      	mov	r3, r5
 8008914:	4905      	ldr	r1, [pc, #20]	@ (800892c <__assert_func+0x34>)
 8008916:	f000 f86f 	bl	80089f8 <fiprintf>
 800891a:	f000 f87f 	bl	8008a1c <abort>
 800891e:	4b04      	ldr	r3, [pc, #16]	@ (8008930 <__assert_func+0x38>)
 8008920:	e7f4      	b.n	800890c <__assert_func+0x14>
 8008922:	bf00      	nop
 8008924:	200000b8 	.word	0x200000b8
 8008928:	080092d6 	.word	0x080092d6
 800892c:	080092a8 	.word	0x080092a8
 8008930:	0800929b 	.word	0x0800929b

08008934 <_calloc_r>:
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	fba1 5402 	umull	r5, r4, r1, r2
 800893a:	b93c      	cbnz	r4, 800894c <_calloc_r+0x18>
 800893c:	4629      	mov	r1, r5
 800893e:	f7ff f99f 	bl	8007c80 <_malloc_r>
 8008942:	4606      	mov	r6, r0
 8008944:	b928      	cbnz	r0, 8008952 <_calloc_r+0x1e>
 8008946:	2600      	movs	r6, #0
 8008948:	4630      	mov	r0, r6
 800894a:	bd70      	pop	{r4, r5, r6, pc}
 800894c:	220c      	movs	r2, #12
 800894e:	6002      	str	r2, [r0, #0]
 8008950:	e7f9      	b.n	8008946 <_calloc_r+0x12>
 8008952:	462a      	mov	r2, r5
 8008954:	4621      	mov	r1, r4
 8008956:	f7fe fa32 	bl	8006dbe <memset>
 800895a:	e7f5      	b.n	8008948 <_calloc_r+0x14>

0800895c <__ascii_mbtowc>:
 800895c:	b082      	sub	sp, #8
 800895e:	b901      	cbnz	r1, 8008962 <__ascii_mbtowc+0x6>
 8008960:	a901      	add	r1, sp, #4
 8008962:	b142      	cbz	r2, 8008976 <__ascii_mbtowc+0x1a>
 8008964:	b14b      	cbz	r3, 800897a <__ascii_mbtowc+0x1e>
 8008966:	7813      	ldrb	r3, [r2, #0]
 8008968:	600b      	str	r3, [r1, #0]
 800896a:	7812      	ldrb	r2, [r2, #0]
 800896c:	1e10      	subs	r0, r2, #0
 800896e:	bf18      	it	ne
 8008970:	2001      	movne	r0, #1
 8008972:	b002      	add	sp, #8
 8008974:	4770      	bx	lr
 8008976:	4610      	mov	r0, r2
 8008978:	e7fb      	b.n	8008972 <__ascii_mbtowc+0x16>
 800897a:	f06f 0001 	mvn.w	r0, #1
 800897e:	e7f8      	b.n	8008972 <__ascii_mbtowc+0x16>

08008980 <_realloc_r>:
 8008980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008984:	4680      	mov	r8, r0
 8008986:	4615      	mov	r5, r2
 8008988:	460c      	mov	r4, r1
 800898a:	b921      	cbnz	r1, 8008996 <_realloc_r+0x16>
 800898c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008990:	4611      	mov	r1, r2
 8008992:	f7ff b975 	b.w	8007c80 <_malloc_r>
 8008996:	b92a      	cbnz	r2, 80089a4 <_realloc_r+0x24>
 8008998:	f7ff f8fe 	bl	8007b98 <_free_r>
 800899c:	2400      	movs	r4, #0
 800899e:	4620      	mov	r0, r4
 80089a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089a4:	f000 f841 	bl	8008a2a <_malloc_usable_size_r>
 80089a8:	4285      	cmp	r5, r0
 80089aa:	4606      	mov	r6, r0
 80089ac:	d802      	bhi.n	80089b4 <_realloc_r+0x34>
 80089ae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80089b2:	d8f4      	bhi.n	800899e <_realloc_r+0x1e>
 80089b4:	4629      	mov	r1, r5
 80089b6:	4640      	mov	r0, r8
 80089b8:	f7ff f962 	bl	8007c80 <_malloc_r>
 80089bc:	4607      	mov	r7, r0
 80089be:	2800      	cmp	r0, #0
 80089c0:	d0ec      	beq.n	800899c <_realloc_r+0x1c>
 80089c2:	42b5      	cmp	r5, r6
 80089c4:	462a      	mov	r2, r5
 80089c6:	4621      	mov	r1, r4
 80089c8:	bf28      	it	cs
 80089ca:	4632      	movcs	r2, r6
 80089cc:	f7fe fa89 	bl	8006ee2 <memcpy>
 80089d0:	4621      	mov	r1, r4
 80089d2:	4640      	mov	r0, r8
 80089d4:	f7ff f8e0 	bl	8007b98 <_free_r>
 80089d8:	463c      	mov	r4, r7
 80089da:	e7e0      	b.n	800899e <_realloc_r+0x1e>

080089dc <__ascii_wctomb>:
 80089dc:	4603      	mov	r3, r0
 80089de:	4608      	mov	r0, r1
 80089e0:	b141      	cbz	r1, 80089f4 <__ascii_wctomb+0x18>
 80089e2:	2aff      	cmp	r2, #255	@ 0xff
 80089e4:	d904      	bls.n	80089f0 <__ascii_wctomb+0x14>
 80089e6:	228a      	movs	r2, #138	@ 0x8a
 80089e8:	601a      	str	r2, [r3, #0]
 80089ea:	f04f 30ff 	mov.w	r0, #4294967295
 80089ee:	4770      	bx	lr
 80089f0:	700a      	strb	r2, [r1, #0]
 80089f2:	2001      	movs	r0, #1
 80089f4:	4770      	bx	lr
	...

080089f8 <fiprintf>:
 80089f8:	b40e      	push	{r1, r2, r3}
 80089fa:	b503      	push	{r0, r1, lr}
 80089fc:	4601      	mov	r1, r0
 80089fe:	ab03      	add	r3, sp, #12
 8008a00:	4805      	ldr	r0, [pc, #20]	@ (8008a18 <fiprintf+0x20>)
 8008a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a06:	6800      	ldr	r0, [r0, #0]
 8008a08:	9301      	str	r3, [sp, #4]
 8008a0a:	f000 f83f 	bl	8008a8c <_vfiprintf_r>
 8008a0e:	b002      	add	sp, #8
 8008a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a14:	b003      	add	sp, #12
 8008a16:	4770      	bx	lr
 8008a18:	200000b8 	.word	0x200000b8

08008a1c <abort>:
 8008a1c:	b508      	push	{r3, lr}
 8008a1e:	2006      	movs	r0, #6
 8008a20:	f000 fa08 	bl	8008e34 <raise>
 8008a24:	2001      	movs	r0, #1
 8008a26:	f7f8 ff8b 	bl	8001940 <_exit>

08008a2a <_malloc_usable_size_r>:
 8008a2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a2e:	1f18      	subs	r0, r3, #4
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	bfbc      	itt	lt
 8008a34:	580b      	ldrlt	r3, [r1, r0]
 8008a36:	18c0      	addlt	r0, r0, r3
 8008a38:	4770      	bx	lr

08008a3a <__sfputc_r>:
 8008a3a:	6893      	ldr	r3, [r2, #8]
 8008a3c:	3b01      	subs	r3, #1
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	b410      	push	{r4}
 8008a42:	6093      	str	r3, [r2, #8]
 8008a44:	da08      	bge.n	8008a58 <__sfputc_r+0x1e>
 8008a46:	6994      	ldr	r4, [r2, #24]
 8008a48:	42a3      	cmp	r3, r4
 8008a4a:	db01      	blt.n	8008a50 <__sfputc_r+0x16>
 8008a4c:	290a      	cmp	r1, #10
 8008a4e:	d103      	bne.n	8008a58 <__sfputc_r+0x1e>
 8008a50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a54:	f000 b932 	b.w	8008cbc <__swbuf_r>
 8008a58:	6813      	ldr	r3, [r2, #0]
 8008a5a:	1c58      	adds	r0, r3, #1
 8008a5c:	6010      	str	r0, [r2, #0]
 8008a5e:	7019      	strb	r1, [r3, #0]
 8008a60:	4608      	mov	r0, r1
 8008a62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <__sfputs_r>:
 8008a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	460f      	mov	r7, r1
 8008a6e:	4614      	mov	r4, r2
 8008a70:	18d5      	adds	r5, r2, r3
 8008a72:	42ac      	cmp	r4, r5
 8008a74:	d101      	bne.n	8008a7a <__sfputs_r+0x12>
 8008a76:	2000      	movs	r0, #0
 8008a78:	e007      	b.n	8008a8a <__sfputs_r+0x22>
 8008a7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a7e:	463a      	mov	r2, r7
 8008a80:	4630      	mov	r0, r6
 8008a82:	f7ff ffda 	bl	8008a3a <__sfputc_r>
 8008a86:	1c43      	adds	r3, r0, #1
 8008a88:	d1f3      	bne.n	8008a72 <__sfputs_r+0xa>
 8008a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a8c <_vfiprintf_r>:
 8008a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a90:	460d      	mov	r5, r1
 8008a92:	b09d      	sub	sp, #116	@ 0x74
 8008a94:	4614      	mov	r4, r2
 8008a96:	4698      	mov	r8, r3
 8008a98:	4606      	mov	r6, r0
 8008a9a:	b118      	cbz	r0, 8008aa4 <_vfiprintf_r+0x18>
 8008a9c:	6a03      	ldr	r3, [r0, #32]
 8008a9e:	b90b      	cbnz	r3, 8008aa4 <_vfiprintf_r+0x18>
 8008aa0:	f7fe f8e0 	bl	8006c64 <__sinit>
 8008aa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008aa6:	07d9      	lsls	r1, r3, #31
 8008aa8:	d405      	bmi.n	8008ab6 <_vfiprintf_r+0x2a>
 8008aaa:	89ab      	ldrh	r3, [r5, #12]
 8008aac:	059a      	lsls	r2, r3, #22
 8008aae:	d402      	bmi.n	8008ab6 <_vfiprintf_r+0x2a>
 8008ab0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ab2:	f7fe fa14 	bl	8006ede <__retarget_lock_acquire_recursive>
 8008ab6:	89ab      	ldrh	r3, [r5, #12]
 8008ab8:	071b      	lsls	r3, r3, #28
 8008aba:	d501      	bpl.n	8008ac0 <_vfiprintf_r+0x34>
 8008abc:	692b      	ldr	r3, [r5, #16]
 8008abe:	b99b      	cbnz	r3, 8008ae8 <_vfiprintf_r+0x5c>
 8008ac0:	4629      	mov	r1, r5
 8008ac2:	4630      	mov	r0, r6
 8008ac4:	f000 f938 	bl	8008d38 <__swsetup_r>
 8008ac8:	b170      	cbz	r0, 8008ae8 <_vfiprintf_r+0x5c>
 8008aca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008acc:	07dc      	lsls	r4, r3, #31
 8008ace:	d504      	bpl.n	8008ada <_vfiprintf_r+0x4e>
 8008ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad4:	b01d      	add	sp, #116	@ 0x74
 8008ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ada:	89ab      	ldrh	r3, [r5, #12]
 8008adc:	0598      	lsls	r0, r3, #22
 8008ade:	d4f7      	bmi.n	8008ad0 <_vfiprintf_r+0x44>
 8008ae0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ae2:	f7fe f9fd 	bl	8006ee0 <__retarget_lock_release_recursive>
 8008ae6:	e7f3      	b.n	8008ad0 <_vfiprintf_r+0x44>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aec:	2320      	movs	r3, #32
 8008aee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008af2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008af6:	2330      	movs	r3, #48	@ 0x30
 8008af8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ca8 <_vfiprintf_r+0x21c>
 8008afc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b00:	f04f 0901 	mov.w	r9, #1
 8008b04:	4623      	mov	r3, r4
 8008b06:	469a      	mov	sl, r3
 8008b08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b0c:	b10a      	cbz	r2, 8008b12 <_vfiprintf_r+0x86>
 8008b0e:	2a25      	cmp	r2, #37	@ 0x25
 8008b10:	d1f9      	bne.n	8008b06 <_vfiprintf_r+0x7a>
 8008b12:	ebba 0b04 	subs.w	fp, sl, r4
 8008b16:	d00b      	beq.n	8008b30 <_vfiprintf_r+0xa4>
 8008b18:	465b      	mov	r3, fp
 8008b1a:	4622      	mov	r2, r4
 8008b1c:	4629      	mov	r1, r5
 8008b1e:	4630      	mov	r0, r6
 8008b20:	f7ff ffa2 	bl	8008a68 <__sfputs_r>
 8008b24:	3001      	adds	r0, #1
 8008b26:	f000 80a7 	beq.w	8008c78 <_vfiprintf_r+0x1ec>
 8008b2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b2c:	445a      	add	r2, fp
 8008b2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b30:	f89a 3000 	ldrb.w	r3, [sl]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 809f 	beq.w	8008c78 <_vfiprintf_r+0x1ec>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b44:	f10a 0a01 	add.w	sl, sl, #1
 8008b48:	9304      	str	r3, [sp, #16]
 8008b4a:	9307      	str	r3, [sp, #28]
 8008b4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b50:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b52:	4654      	mov	r4, sl
 8008b54:	2205      	movs	r2, #5
 8008b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b5a:	4853      	ldr	r0, [pc, #332]	@ (8008ca8 <_vfiprintf_r+0x21c>)
 8008b5c:	f7f7 fb48 	bl	80001f0 <memchr>
 8008b60:	9a04      	ldr	r2, [sp, #16]
 8008b62:	b9d8      	cbnz	r0, 8008b9c <_vfiprintf_r+0x110>
 8008b64:	06d1      	lsls	r1, r2, #27
 8008b66:	bf44      	itt	mi
 8008b68:	2320      	movmi	r3, #32
 8008b6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b6e:	0713      	lsls	r3, r2, #28
 8008b70:	bf44      	itt	mi
 8008b72:	232b      	movmi	r3, #43	@ 0x2b
 8008b74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b78:	f89a 3000 	ldrb.w	r3, [sl]
 8008b7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b7e:	d015      	beq.n	8008bac <_vfiprintf_r+0x120>
 8008b80:	9a07      	ldr	r2, [sp, #28]
 8008b82:	4654      	mov	r4, sl
 8008b84:	2000      	movs	r0, #0
 8008b86:	f04f 0c0a 	mov.w	ip, #10
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b90:	3b30      	subs	r3, #48	@ 0x30
 8008b92:	2b09      	cmp	r3, #9
 8008b94:	d94b      	bls.n	8008c2e <_vfiprintf_r+0x1a2>
 8008b96:	b1b0      	cbz	r0, 8008bc6 <_vfiprintf_r+0x13a>
 8008b98:	9207      	str	r2, [sp, #28]
 8008b9a:	e014      	b.n	8008bc6 <_vfiprintf_r+0x13a>
 8008b9c:	eba0 0308 	sub.w	r3, r0, r8
 8008ba0:	fa09 f303 	lsl.w	r3, r9, r3
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	9304      	str	r3, [sp, #16]
 8008ba8:	46a2      	mov	sl, r4
 8008baa:	e7d2      	b.n	8008b52 <_vfiprintf_r+0xc6>
 8008bac:	9b03      	ldr	r3, [sp, #12]
 8008bae:	1d19      	adds	r1, r3, #4
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	9103      	str	r1, [sp, #12]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	bfbb      	ittet	lt
 8008bb8:	425b      	neglt	r3, r3
 8008bba:	f042 0202 	orrlt.w	r2, r2, #2
 8008bbe:	9307      	strge	r3, [sp, #28]
 8008bc0:	9307      	strlt	r3, [sp, #28]
 8008bc2:	bfb8      	it	lt
 8008bc4:	9204      	strlt	r2, [sp, #16]
 8008bc6:	7823      	ldrb	r3, [r4, #0]
 8008bc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008bca:	d10a      	bne.n	8008be2 <_vfiprintf_r+0x156>
 8008bcc:	7863      	ldrb	r3, [r4, #1]
 8008bce:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bd0:	d132      	bne.n	8008c38 <_vfiprintf_r+0x1ac>
 8008bd2:	9b03      	ldr	r3, [sp, #12]
 8008bd4:	1d1a      	adds	r2, r3, #4
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	9203      	str	r2, [sp, #12]
 8008bda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008bde:	3402      	adds	r4, #2
 8008be0:	9305      	str	r3, [sp, #20]
 8008be2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008cb8 <_vfiprintf_r+0x22c>
 8008be6:	7821      	ldrb	r1, [r4, #0]
 8008be8:	2203      	movs	r2, #3
 8008bea:	4650      	mov	r0, sl
 8008bec:	f7f7 fb00 	bl	80001f0 <memchr>
 8008bf0:	b138      	cbz	r0, 8008c02 <_vfiprintf_r+0x176>
 8008bf2:	9b04      	ldr	r3, [sp, #16]
 8008bf4:	eba0 000a 	sub.w	r0, r0, sl
 8008bf8:	2240      	movs	r2, #64	@ 0x40
 8008bfa:	4082      	lsls	r2, r0
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	3401      	adds	r4, #1
 8008c00:	9304      	str	r3, [sp, #16]
 8008c02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c06:	4829      	ldr	r0, [pc, #164]	@ (8008cac <_vfiprintf_r+0x220>)
 8008c08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c0c:	2206      	movs	r2, #6
 8008c0e:	f7f7 faef 	bl	80001f0 <memchr>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d03f      	beq.n	8008c96 <_vfiprintf_r+0x20a>
 8008c16:	4b26      	ldr	r3, [pc, #152]	@ (8008cb0 <_vfiprintf_r+0x224>)
 8008c18:	bb1b      	cbnz	r3, 8008c62 <_vfiprintf_r+0x1d6>
 8008c1a:	9b03      	ldr	r3, [sp, #12]
 8008c1c:	3307      	adds	r3, #7
 8008c1e:	f023 0307 	bic.w	r3, r3, #7
 8008c22:	3308      	adds	r3, #8
 8008c24:	9303      	str	r3, [sp, #12]
 8008c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c28:	443b      	add	r3, r7
 8008c2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c2c:	e76a      	b.n	8008b04 <_vfiprintf_r+0x78>
 8008c2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c32:	460c      	mov	r4, r1
 8008c34:	2001      	movs	r0, #1
 8008c36:	e7a8      	b.n	8008b8a <_vfiprintf_r+0xfe>
 8008c38:	2300      	movs	r3, #0
 8008c3a:	3401      	adds	r4, #1
 8008c3c:	9305      	str	r3, [sp, #20]
 8008c3e:	4619      	mov	r1, r3
 8008c40:	f04f 0c0a 	mov.w	ip, #10
 8008c44:	4620      	mov	r0, r4
 8008c46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c4a:	3a30      	subs	r2, #48	@ 0x30
 8008c4c:	2a09      	cmp	r2, #9
 8008c4e:	d903      	bls.n	8008c58 <_vfiprintf_r+0x1cc>
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d0c6      	beq.n	8008be2 <_vfiprintf_r+0x156>
 8008c54:	9105      	str	r1, [sp, #20]
 8008c56:	e7c4      	b.n	8008be2 <_vfiprintf_r+0x156>
 8008c58:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e7f0      	b.n	8008c44 <_vfiprintf_r+0x1b8>
 8008c62:	ab03      	add	r3, sp, #12
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	462a      	mov	r2, r5
 8008c68:	4b12      	ldr	r3, [pc, #72]	@ (8008cb4 <_vfiprintf_r+0x228>)
 8008c6a:	a904      	add	r1, sp, #16
 8008c6c:	4630      	mov	r0, r6
 8008c6e:	f7fd fbb5 	bl	80063dc <_printf_float>
 8008c72:	4607      	mov	r7, r0
 8008c74:	1c78      	adds	r0, r7, #1
 8008c76:	d1d6      	bne.n	8008c26 <_vfiprintf_r+0x19a>
 8008c78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c7a:	07d9      	lsls	r1, r3, #31
 8008c7c:	d405      	bmi.n	8008c8a <_vfiprintf_r+0x1fe>
 8008c7e:	89ab      	ldrh	r3, [r5, #12]
 8008c80:	059a      	lsls	r2, r3, #22
 8008c82:	d402      	bmi.n	8008c8a <_vfiprintf_r+0x1fe>
 8008c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c86:	f7fe f92b 	bl	8006ee0 <__retarget_lock_release_recursive>
 8008c8a:	89ab      	ldrh	r3, [r5, #12]
 8008c8c:	065b      	lsls	r3, r3, #25
 8008c8e:	f53f af1f 	bmi.w	8008ad0 <_vfiprintf_r+0x44>
 8008c92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c94:	e71e      	b.n	8008ad4 <_vfiprintf_r+0x48>
 8008c96:	ab03      	add	r3, sp, #12
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	462a      	mov	r2, r5
 8008c9c:	4b05      	ldr	r3, [pc, #20]	@ (8008cb4 <_vfiprintf_r+0x228>)
 8008c9e:	a904      	add	r1, sp, #16
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	f7fd fe33 	bl	800690c <_printf_i>
 8008ca6:	e7e4      	b.n	8008c72 <_vfiprintf_r+0x1e6>
 8008ca8:	08009280 	.word	0x08009280
 8008cac:	0800928a 	.word	0x0800928a
 8008cb0:	080063dd 	.word	0x080063dd
 8008cb4:	08008a69 	.word	0x08008a69
 8008cb8:	08009286 	.word	0x08009286

08008cbc <__swbuf_r>:
 8008cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cbe:	460e      	mov	r6, r1
 8008cc0:	4614      	mov	r4, r2
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	b118      	cbz	r0, 8008cce <__swbuf_r+0x12>
 8008cc6:	6a03      	ldr	r3, [r0, #32]
 8008cc8:	b90b      	cbnz	r3, 8008cce <__swbuf_r+0x12>
 8008cca:	f7fd ffcb 	bl	8006c64 <__sinit>
 8008cce:	69a3      	ldr	r3, [r4, #24]
 8008cd0:	60a3      	str	r3, [r4, #8]
 8008cd2:	89a3      	ldrh	r3, [r4, #12]
 8008cd4:	071a      	lsls	r2, r3, #28
 8008cd6:	d501      	bpl.n	8008cdc <__swbuf_r+0x20>
 8008cd8:	6923      	ldr	r3, [r4, #16]
 8008cda:	b943      	cbnz	r3, 8008cee <__swbuf_r+0x32>
 8008cdc:	4621      	mov	r1, r4
 8008cde:	4628      	mov	r0, r5
 8008ce0:	f000 f82a 	bl	8008d38 <__swsetup_r>
 8008ce4:	b118      	cbz	r0, 8008cee <__swbuf_r+0x32>
 8008ce6:	f04f 37ff 	mov.w	r7, #4294967295
 8008cea:	4638      	mov	r0, r7
 8008cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	6922      	ldr	r2, [r4, #16]
 8008cf2:	1a98      	subs	r0, r3, r2
 8008cf4:	6963      	ldr	r3, [r4, #20]
 8008cf6:	b2f6      	uxtb	r6, r6
 8008cf8:	4283      	cmp	r3, r0
 8008cfa:	4637      	mov	r7, r6
 8008cfc:	dc05      	bgt.n	8008d0a <__swbuf_r+0x4e>
 8008cfe:	4621      	mov	r1, r4
 8008d00:	4628      	mov	r0, r5
 8008d02:	f7ff fda7 	bl	8008854 <_fflush_r>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	d1ed      	bne.n	8008ce6 <__swbuf_r+0x2a>
 8008d0a:	68a3      	ldr	r3, [r4, #8]
 8008d0c:	3b01      	subs	r3, #1
 8008d0e:	60a3      	str	r3, [r4, #8]
 8008d10:	6823      	ldr	r3, [r4, #0]
 8008d12:	1c5a      	adds	r2, r3, #1
 8008d14:	6022      	str	r2, [r4, #0]
 8008d16:	701e      	strb	r6, [r3, #0]
 8008d18:	6962      	ldr	r2, [r4, #20]
 8008d1a:	1c43      	adds	r3, r0, #1
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d004      	beq.n	8008d2a <__swbuf_r+0x6e>
 8008d20:	89a3      	ldrh	r3, [r4, #12]
 8008d22:	07db      	lsls	r3, r3, #31
 8008d24:	d5e1      	bpl.n	8008cea <__swbuf_r+0x2e>
 8008d26:	2e0a      	cmp	r6, #10
 8008d28:	d1df      	bne.n	8008cea <__swbuf_r+0x2e>
 8008d2a:	4621      	mov	r1, r4
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	f7ff fd91 	bl	8008854 <_fflush_r>
 8008d32:	2800      	cmp	r0, #0
 8008d34:	d0d9      	beq.n	8008cea <__swbuf_r+0x2e>
 8008d36:	e7d6      	b.n	8008ce6 <__swbuf_r+0x2a>

08008d38 <__swsetup_r>:
 8008d38:	b538      	push	{r3, r4, r5, lr}
 8008d3a:	4b29      	ldr	r3, [pc, #164]	@ (8008de0 <__swsetup_r+0xa8>)
 8008d3c:	4605      	mov	r5, r0
 8008d3e:	6818      	ldr	r0, [r3, #0]
 8008d40:	460c      	mov	r4, r1
 8008d42:	b118      	cbz	r0, 8008d4c <__swsetup_r+0x14>
 8008d44:	6a03      	ldr	r3, [r0, #32]
 8008d46:	b90b      	cbnz	r3, 8008d4c <__swsetup_r+0x14>
 8008d48:	f7fd ff8c 	bl	8006c64 <__sinit>
 8008d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d50:	0719      	lsls	r1, r3, #28
 8008d52:	d422      	bmi.n	8008d9a <__swsetup_r+0x62>
 8008d54:	06da      	lsls	r2, r3, #27
 8008d56:	d407      	bmi.n	8008d68 <__swsetup_r+0x30>
 8008d58:	2209      	movs	r2, #9
 8008d5a:	602a      	str	r2, [r5, #0]
 8008d5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d60:	81a3      	strh	r3, [r4, #12]
 8008d62:	f04f 30ff 	mov.w	r0, #4294967295
 8008d66:	e033      	b.n	8008dd0 <__swsetup_r+0x98>
 8008d68:	0758      	lsls	r0, r3, #29
 8008d6a:	d512      	bpl.n	8008d92 <__swsetup_r+0x5a>
 8008d6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d6e:	b141      	cbz	r1, 8008d82 <__swsetup_r+0x4a>
 8008d70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d74:	4299      	cmp	r1, r3
 8008d76:	d002      	beq.n	8008d7e <__swsetup_r+0x46>
 8008d78:	4628      	mov	r0, r5
 8008d7a:	f7fe ff0d 	bl	8007b98 <_free_r>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d82:	89a3      	ldrh	r3, [r4, #12]
 8008d84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d88:	81a3      	strh	r3, [r4, #12]
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	6063      	str	r3, [r4, #4]
 8008d8e:	6923      	ldr	r3, [r4, #16]
 8008d90:	6023      	str	r3, [r4, #0]
 8008d92:	89a3      	ldrh	r3, [r4, #12]
 8008d94:	f043 0308 	orr.w	r3, r3, #8
 8008d98:	81a3      	strh	r3, [r4, #12]
 8008d9a:	6923      	ldr	r3, [r4, #16]
 8008d9c:	b94b      	cbnz	r3, 8008db2 <__swsetup_r+0x7a>
 8008d9e:	89a3      	ldrh	r3, [r4, #12]
 8008da0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008da8:	d003      	beq.n	8008db2 <__swsetup_r+0x7a>
 8008daa:	4621      	mov	r1, r4
 8008dac:	4628      	mov	r0, r5
 8008dae:	f000 f883 	bl	8008eb8 <__smakebuf_r>
 8008db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008db6:	f013 0201 	ands.w	r2, r3, #1
 8008dba:	d00a      	beq.n	8008dd2 <__swsetup_r+0x9a>
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	60a2      	str	r2, [r4, #8]
 8008dc0:	6962      	ldr	r2, [r4, #20]
 8008dc2:	4252      	negs	r2, r2
 8008dc4:	61a2      	str	r2, [r4, #24]
 8008dc6:	6922      	ldr	r2, [r4, #16]
 8008dc8:	b942      	cbnz	r2, 8008ddc <__swsetup_r+0xa4>
 8008dca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008dce:	d1c5      	bne.n	8008d5c <__swsetup_r+0x24>
 8008dd0:	bd38      	pop	{r3, r4, r5, pc}
 8008dd2:	0799      	lsls	r1, r3, #30
 8008dd4:	bf58      	it	pl
 8008dd6:	6962      	ldrpl	r2, [r4, #20]
 8008dd8:	60a2      	str	r2, [r4, #8]
 8008dda:	e7f4      	b.n	8008dc6 <__swsetup_r+0x8e>
 8008ddc:	2000      	movs	r0, #0
 8008dde:	e7f7      	b.n	8008dd0 <__swsetup_r+0x98>
 8008de0:	200000b8 	.word	0x200000b8

08008de4 <_raise_r>:
 8008de4:	291f      	cmp	r1, #31
 8008de6:	b538      	push	{r3, r4, r5, lr}
 8008de8:	4605      	mov	r5, r0
 8008dea:	460c      	mov	r4, r1
 8008dec:	d904      	bls.n	8008df8 <_raise_r+0x14>
 8008dee:	2316      	movs	r3, #22
 8008df0:	6003      	str	r3, [r0, #0]
 8008df2:	f04f 30ff 	mov.w	r0, #4294967295
 8008df6:	bd38      	pop	{r3, r4, r5, pc}
 8008df8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008dfa:	b112      	cbz	r2, 8008e02 <_raise_r+0x1e>
 8008dfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e00:	b94b      	cbnz	r3, 8008e16 <_raise_r+0x32>
 8008e02:	4628      	mov	r0, r5
 8008e04:	f000 f830 	bl	8008e68 <_getpid_r>
 8008e08:	4622      	mov	r2, r4
 8008e0a:	4601      	mov	r1, r0
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e12:	f000 b817 	b.w	8008e44 <_kill_r>
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d00a      	beq.n	8008e30 <_raise_r+0x4c>
 8008e1a:	1c59      	adds	r1, r3, #1
 8008e1c:	d103      	bne.n	8008e26 <_raise_r+0x42>
 8008e1e:	2316      	movs	r3, #22
 8008e20:	6003      	str	r3, [r0, #0]
 8008e22:	2001      	movs	r0, #1
 8008e24:	e7e7      	b.n	8008df6 <_raise_r+0x12>
 8008e26:	2100      	movs	r1, #0
 8008e28:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	4798      	blx	r3
 8008e30:	2000      	movs	r0, #0
 8008e32:	e7e0      	b.n	8008df6 <_raise_r+0x12>

08008e34 <raise>:
 8008e34:	4b02      	ldr	r3, [pc, #8]	@ (8008e40 <raise+0xc>)
 8008e36:	4601      	mov	r1, r0
 8008e38:	6818      	ldr	r0, [r3, #0]
 8008e3a:	f7ff bfd3 	b.w	8008de4 <_raise_r>
 8008e3e:	bf00      	nop
 8008e40:	200000b8 	.word	0x200000b8

08008e44 <_kill_r>:
 8008e44:	b538      	push	{r3, r4, r5, lr}
 8008e46:	4d07      	ldr	r5, [pc, #28]	@ (8008e64 <_kill_r+0x20>)
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	4608      	mov	r0, r1
 8008e4e:	4611      	mov	r1, r2
 8008e50:	602b      	str	r3, [r5, #0]
 8008e52:	f7f8 fd65 	bl	8001920 <_kill>
 8008e56:	1c43      	adds	r3, r0, #1
 8008e58:	d102      	bne.n	8008e60 <_kill_r+0x1c>
 8008e5a:	682b      	ldr	r3, [r5, #0]
 8008e5c:	b103      	cbz	r3, 8008e60 <_kill_r+0x1c>
 8008e5e:	6023      	str	r3, [r4, #0]
 8008e60:	bd38      	pop	{r3, r4, r5, pc}
 8008e62:	bf00      	nop
 8008e64:	200011d0 	.word	0x200011d0

08008e68 <_getpid_r>:
 8008e68:	f7f8 bd52 	b.w	8001910 <_getpid>

08008e6c <__swhatbuf_r>:
 8008e6c:	b570      	push	{r4, r5, r6, lr}
 8008e6e:	460c      	mov	r4, r1
 8008e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e74:	2900      	cmp	r1, #0
 8008e76:	b096      	sub	sp, #88	@ 0x58
 8008e78:	4615      	mov	r5, r2
 8008e7a:	461e      	mov	r6, r3
 8008e7c:	da0d      	bge.n	8008e9a <__swhatbuf_r+0x2e>
 8008e7e:	89a3      	ldrh	r3, [r4, #12]
 8008e80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e84:	f04f 0100 	mov.w	r1, #0
 8008e88:	bf14      	ite	ne
 8008e8a:	2340      	movne	r3, #64	@ 0x40
 8008e8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e90:	2000      	movs	r0, #0
 8008e92:	6031      	str	r1, [r6, #0]
 8008e94:	602b      	str	r3, [r5, #0]
 8008e96:	b016      	add	sp, #88	@ 0x58
 8008e98:	bd70      	pop	{r4, r5, r6, pc}
 8008e9a:	466a      	mov	r2, sp
 8008e9c:	f000 f848 	bl	8008f30 <_fstat_r>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	dbec      	blt.n	8008e7e <__swhatbuf_r+0x12>
 8008ea4:	9901      	ldr	r1, [sp, #4]
 8008ea6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008eaa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008eae:	4259      	negs	r1, r3
 8008eb0:	4159      	adcs	r1, r3
 8008eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008eb6:	e7eb      	b.n	8008e90 <__swhatbuf_r+0x24>

08008eb8 <__smakebuf_r>:
 8008eb8:	898b      	ldrh	r3, [r1, #12]
 8008eba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ebc:	079d      	lsls	r5, r3, #30
 8008ebe:	4606      	mov	r6, r0
 8008ec0:	460c      	mov	r4, r1
 8008ec2:	d507      	bpl.n	8008ed4 <__smakebuf_r+0x1c>
 8008ec4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ec8:	6023      	str	r3, [r4, #0]
 8008eca:	6123      	str	r3, [r4, #16]
 8008ecc:	2301      	movs	r3, #1
 8008ece:	6163      	str	r3, [r4, #20]
 8008ed0:	b003      	add	sp, #12
 8008ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ed4:	ab01      	add	r3, sp, #4
 8008ed6:	466a      	mov	r2, sp
 8008ed8:	f7ff ffc8 	bl	8008e6c <__swhatbuf_r>
 8008edc:	9f00      	ldr	r7, [sp, #0]
 8008ede:	4605      	mov	r5, r0
 8008ee0:	4639      	mov	r1, r7
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	f7fe fecc 	bl	8007c80 <_malloc_r>
 8008ee8:	b948      	cbnz	r0, 8008efe <__smakebuf_r+0x46>
 8008eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008eee:	059a      	lsls	r2, r3, #22
 8008ef0:	d4ee      	bmi.n	8008ed0 <__smakebuf_r+0x18>
 8008ef2:	f023 0303 	bic.w	r3, r3, #3
 8008ef6:	f043 0302 	orr.w	r3, r3, #2
 8008efa:	81a3      	strh	r3, [r4, #12]
 8008efc:	e7e2      	b.n	8008ec4 <__smakebuf_r+0xc>
 8008efe:	89a3      	ldrh	r3, [r4, #12]
 8008f00:	6020      	str	r0, [r4, #0]
 8008f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f06:	81a3      	strh	r3, [r4, #12]
 8008f08:	9b01      	ldr	r3, [sp, #4]
 8008f0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f0e:	b15b      	cbz	r3, 8008f28 <__smakebuf_r+0x70>
 8008f10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f14:	4630      	mov	r0, r6
 8008f16:	f000 f81d 	bl	8008f54 <_isatty_r>
 8008f1a:	b128      	cbz	r0, 8008f28 <__smakebuf_r+0x70>
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	f023 0303 	bic.w	r3, r3, #3
 8008f22:	f043 0301 	orr.w	r3, r3, #1
 8008f26:	81a3      	strh	r3, [r4, #12]
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	431d      	orrs	r5, r3
 8008f2c:	81a5      	strh	r5, [r4, #12]
 8008f2e:	e7cf      	b.n	8008ed0 <__smakebuf_r+0x18>

08008f30 <_fstat_r>:
 8008f30:	b538      	push	{r3, r4, r5, lr}
 8008f32:	4d07      	ldr	r5, [pc, #28]	@ (8008f50 <_fstat_r+0x20>)
 8008f34:	2300      	movs	r3, #0
 8008f36:	4604      	mov	r4, r0
 8008f38:	4608      	mov	r0, r1
 8008f3a:	4611      	mov	r1, r2
 8008f3c:	602b      	str	r3, [r5, #0]
 8008f3e:	f7f8 fd4f 	bl	80019e0 <_fstat>
 8008f42:	1c43      	adds	r3, r0, #1
 8008f44:	d102      	bne.n	8008f4c <_fstat_r+0x1c>
 8008f46:	682b      	ldr	r3, [r5, #0]
 8008f48:	b103      	cbz	r3, 8008f4c <_fstat_r+0x1c>
 8008f4a:	6023      	str	r3, [r4, #0]
 8008f4c:	bd38      	pop	{r3, r4, r5, pc}
 8008f4e:	bf00      	nop
 8008f50:	200011d0 	.word	0x200011d0

08008f54 <_isatty_r>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	4d06      	ldr	r5, [pc, #24]	@ (8008f70 <_isatty_r+0x1c>)
 8008f58:	2300      	movs	r3, #0
 8008f5a:	4604      	mov	r4, r0
 8008f5c:	4608      	mov	r0, r1
 8008f5e:	602b      	str	r3, [r5, #0]
 8008f60:	f7f8 fd4e 	bl	8001a00 <_isatty>
 8008f64:	1c43      	adds	r3, r0, #1
 8008f66:	d102      	bne.n	8008f6e <_isatty_r+0x1a>
 8008f68:	682b      	ldr	r3, [r5, #0]
 8008f6a:	b103      	cbz	r3, 8008f6e <_isatty_r+0x1a>
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	bd38      	pop	{r3, r4, r5, pc}
 8008f70:	200011d0 	.word	0x200011d0

08008f74 <_init>:
 8008f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f76:	bf00      	nop
 8008f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f7a:	bc08      	pop	{r3}
 8008f7c:	469e      	mov	lr, r3
 8008f7e:	4770      	bx	lr

08008f80 <_fini>:
 8008f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f82:	bf00      	nop
 8008f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f86:	bc08      	pop	{r3}
 8008f88:	469e      	mov	lr, r3
 8008f8a:	4770      	bx	lr
