--IP Functional Simulation Model
--VERSION_BEGIN 16.1 cbx_mgl 2016:10:24:15:05:03:SJ cbx_simgen 2016:10:24:15:04:16:SJ  VERSION_END


-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Intel disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY altera_mf;
 USE altera_mf.altera_mf_components.all;

 LIBRARY cycloneiv_hssi;
 USE cycloneiv_hssi.cycloneiv_hssi_components.all;

--synthesis_resources = altpll 1 cycloneiv_hssi_calibration_block 1 cycloneiv_hssi_cmu 1 cycloneiv_hssi_rx_pcs 1 cycloneiv_hssi_rx_pma 1 cycloneiv_hssi_tx_pcs 1 cycloneiv_hssi_tx_pma 1 lut 2 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  altera_eth_tse_altgxb_0001 IS 
	 PORT 
	 ( 
		 gxb_cal_blk_clk	:	IN  STD_LOGIC;
		 gxb_pwrdn_in_to_pcs	:	OUT  STD_LOGIC;
		 pcs_pwrdn_out_from_pcs	:	IN  STD_LOGIC;
		 pll_locked	:	OUT  STD_LOGIC;
		 reconfig_busy	:	IN  STD_LOGIC;
		 reconfig_busy_to_pcs	:	OUT  STD_LOGIC;
		 reconfig_clk	:	IN  STD_LOGIC;
		 reconfig_fromgxb	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 reconfig_togxb	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 ref_clk	:	IN  STD_LOGIC;
		 rx_analogreset_sqcnr	:	IN  STD_LOGIC;
		 rx_char_err_gx	:	OUT  STD_LOGIC;
		 rx_digitalreset_sqcnr_rx_clk	:	IN  STD_LOGIC;
		 rx_disp_err	:	OUT  STD_LOGIC;
		 rx_frame	:	OUT  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 rx_freqlocked	:	OUT  STD_LOGIC;
		 rx_kchar	:	OUT  STD_LOGIC;
		 rx_patterndetect	:	OUT  STD_LOGIC;
		 rx_pcs_clk	:	OUT  STD_LOGIC;
		 rx_recovclkout	:	OUT  STD_LOGIC;
		 rx_rmfifodatadeleted	:	OUT  STD_LOGIC;
		 rx_rmfifodatainserted	:	OUT  STD_LOGIC;
		 rx_runlengthviolation	:	OUT  STD_LOGIC;
		 rx_runningdisp	:	OUT  STD_LOGIC;
		 rx_syncstatus	:	OUT  STD_LOGIC;
		 rxp	:	IN  STD_LOGIC;
		 sd_loopback	:	IN  STD_LOGIC;
		 tx_digitalreset_sqcnr_tx_clk	:	IN  STD_LOGIC;
		 tx_frame	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 tx_kchar	:	IN  STD_LOGIC;
		 tx_pcs_clk	:	OUT  STD_LOGIC;
		 txp	:	OUT  STD_LOGIC
	 ); 
 END altera_eth_tse_altgxb_0001;

 ARCHITECTURE RTL OF altera_eth_tse_altgxb_0001 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_clk	:	STD_LOGIC_VECTOR (5 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_fref	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_icdrclk	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_inclk	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_locked	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_calibration_block_cal_blk0_13329_nonusertocmu	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_adet	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dpriodisableout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dprioout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_fixedclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_quadresetout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rdalign	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxanalogreset	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxanalogresetout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxcrupowerdown	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxctrl	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdatain	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdatavalid	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdigitalreset	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdigitalresetout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxibpowerdown	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpcsdprioin	:	STD_LOGIC_VECTOR (1599 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpcsdprioout	:	STD_LOGIC_VECTOR (1599 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpmadprioin	:	STD_LOGIC_VECTOR (1199 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpmadprioout	:	STD_LOGIC_VECTOR (1199 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpowerdown	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxrunningdisp	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_syncstatus	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txanalogresetout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txctrl	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdatain	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdetectrxpowerdown	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdigitalreset	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdigitalresetout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdividerpowerdown	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txobpowerdown	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpcsdprioin	:	STD_LOGIC_VECTOR (599 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpcsdprioout	:	STD_LOGIC_VECTOR (599 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpmadprioin	:	STD_LOGIC_VECTOR (1199 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpmadprioout	:	STD_LOGIC_VECTOR (1199 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_cdrctrllocktorefclkout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_ctrldetect	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_datain	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dataout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_disperr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dprioin	:	STD_LOGIC_VECTOR (399 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dprioout	:	STD_LOGIC_VECTOR (399 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_errdetect	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_parallelfdbk	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_patterndetect	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_vcc	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_pipepowerdown	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_pipepowerstate	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rlv	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rmfifodatadeleted	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rmfifodatainserted	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_runningdisp	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rxfound	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_syncstatus	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_xgmdatain	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_clockout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_diagnosticlpbkout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_dprioin	:	STD_LOGIC_VECTOR (299 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_dprioout	:	STD_LOGIC_VECTOR (299 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_freqlocked	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_recoverdataout	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_reverselpbkout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_signaldetect	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_testbussel	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_clkout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_ctrlenable	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_datain	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_datainfull	:	STD_LOGIC_VECTOR (21 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dataout	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dprioin	:	STD_LOGIC_VECTOR (149 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dprioout	:	STD_LOGIC_VECTOR (149 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_forcedisp	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_powerdn	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_revparallelfdbk	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_txdetectrx	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_clockout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_datain	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dataout	:	STD_LOGIC;
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dprioin	:	STD_LOGIC_VECTOR (299 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dprioout	:	STD_LOGIC_VECTOR (299 DOWNTO 0);
	 SIGNAL  wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_seriallpbkout	:	STD_LOGIC;
	 SIGNAL	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_reconfig_togxb_busy_reg_0_3899q	:	STD_LOGIC := '0';
	 SIGNAL	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_reconfig_togxb_busy_reg_1_3898q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nO_w_lg_w112w114w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nO_w113w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nO_w112w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_reconfig_clk115w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_rx_analogreset_sqcnr94w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_reconfig_clk45w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_rx_analogreset_sqcnr3w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_reconfig_togxb_range46w93w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 SIGNAL  wire_w_reconfig_togxb_range46w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
 BEGIN

	wire_gnd <= '0';
	wire_vcc <= '1';
	wire_w_lg_reconfig_clk115w(0) <= reconfig_clk AND wire_nO_w_lg_w112w114w(0);
	wire_w_lg_rx_analogreset_sqcnr94w(0) <= rx_analogreset_sqcnr AND wire_w_lg_w_reconfig_togxb_range46w93w(0);
	wire_w_lg_reconfig_clk45w(0) <= NOT reconfig_clk;
	wire_w_lg_rx_analogreset_sqcnr3w(0) <= NOT rx_analogreset_sqcnr;
	wire_w_lg_w_reconfig_togxb_range46w93w(0) <= NOT wire_w_reconfig_togxb_range46w(0);
	gxb_pwrdn_in_to_pcs <= '0';
	pll_locked <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_locked;
	reconfig_busy_to_pcs <= reconfig_busy;
	reconfig_fromgxb <= ( "0" & "0" & "0" & "0" & wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dprioout);
	rx_char_err_gx <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_errdetect(0);
	rx_disp_err <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_disperr(0);
	rx_frame <= ( wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dataout(7 DOWNTO 0));
	rx_freqlocked <= (wire_w_lg_rx_analogreset_sqcnr3w(0) AND wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_freqlocked);
	rx_kchar <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_ctrldetect(0);
	rx_patterndetect <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_patterndetect(0);
	rx_pcs_clk <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_clkout;
	rx_recovclkout <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_clockout;
	rx_rmfifodatadeleted <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rmfifodatadeleted(0);
	rx_rmfifodatainserted <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rmfifodatainserted(0);
	rx_runlengthviolation <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rlv;
	rx_runningdisp <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_runningdisp(0);
	rx_syncstatus <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_syncstatus(0);
	s_wire_vcc <= '1';
	tx_pcs_clk <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_clkout;
	txp <= wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dataout;
	wire_w_reconfig_togxb_range46w(0) <= reconfig_togxb(3);
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_inclk <= ( "0" & ref_clk);
	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417 :  altpll
	  GENERIC MAP (
		BANDWIDTH => 0,
		BANDWIDTH_TYPE => "HIGH",
		C0_HIGH => 0,
		C0_INITIAL => 0,
		C0_LOW => 0,
		C0_MODE => "BYPASS",
		C0_PH => 0,
		C0_TEST_SOURCE => 5,
		C1_HIGH => 0,
		C1_INITIAL => 0,
		C1_LOW => 0,
		C1_MODE => "BYPASS",
		C1_PH => 0,
		C1_TEST_SOURCE => 5,
		C1_USE_CASC_IN => "OFF",
		C2_HIGH => 0,
		C2_INITIAL => 0,
		C2_LOW => 0,
		C2_MODE => "BYPASS",
		C2_PH => 0,
		C2_TEST_SOURCE => 5,
		C2_USE_CASC_IN => "OFF",
		C3_HIGH => 0,
		C3_INITIAL => 0,
		C3_LOW => 0,
		C3_MODE => "BYPASS",
		C3_PH => 0,
		C3_TEST_SOURCE => 5,
		C3_USE_CASC_IN => "OFF",
		C4_HIGH => 0,
		C4_INITIAL => 0,
		C4_LOW => 0,
		C4_MODE => "BYPASS",
		C4_PH => 0,
		C4_TEST_SOURCE => 5,
		C4_USE_CASC_IN => "OFF",
		C5_HIGH => 0,
		C5_INITIAL => 0,
		C5_LOW => 0,
		C5_MODE => "BYPASS",
		C5_PH => 0,
		C5_TEST_SOURCE => 5,
		C5_USE_CASC_IN => "OFF",
		C6_HIGH => 0,
		C6_INITIAL => 0,
		C6_LOW => 0,
		C6_MODE => "BYPASS",
		C6_PH => 0,
		C6_TEST_SOURCE => 5,
		C6_USE_CASC_IN => "OFF",
		C7_HIGH => 0,
		C7_INITIAL => 0,
		C7_LOW => 0,
		C7_MODE => "BYPASS",
		C7_PH => 0,
		C7_TEST_SOURCE => 5,
		C7_USE_CASC_IN => "OFF",
		C8_HIGH => 0,
		C8_INITIAL => 0,
		C8_LOW => 0,
		C8_MODE => "BYPASS",
		C8_PH => 0,
		C8_TEST_SOURCE => 5,
		C8_USE_CASC_IN => "OFF",
		C9_HIGH => 0,
		C9_INITIAL => 0,
		C9_LOW => 0,
		C9_MODE => "BYPASS",
		C9_PH => 0,
		C9_TEST_SOURCE => 5,
		C9_USE_CASC_IN => "OFF",
		CHARGE_PUMP_CURRENT => 2,
		CHARGE_PUMP_CURRENT_BITS => 9999,
		CLK0_COUNTER => "G0",
		CLK0_DIVIDE_BY => 1,
		CLK0_DUTY_CYCLE => 50,
		CLK0_MULTIPLY_BY => 5,
		CLK0_OUTPUT_FREQUENCY => 0,
		CLK0_PHASE_SHIFT => "0",
		CLK0_TIME_DELAY => "0",
		CLK0_USE_EVEN_COUNTER_MODE => "OFF",
		CLK0_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK1_COUNTER => "G0",
		CLK1_DIVIDE_BY => 5,
		CLK1_DUTY_CYCLE => 50,
		CLK1_MULTIPLY_BY => 5,
		CLK1_OUTPUT_FREQUENCY => 0,
		CLK1_PHASE_SHIFT => "0",
		CLK1_TIME_DELAY => "0",
		CLK1_USE_EVEN_COUNTER_MODE => "OFF",
		CLK1_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK2_COUNTER => "G0",
		CLK2_DIVIDE_BY => 5,
		CLK2_DUTY_CYCLE => 20,
		CLK2_MULTIPLY_BY => 5,
		CLK2_OUTPUT_FREQUENCY => 0,
		CLK2_PHASE_SHIFT => "0",
		CLK2_TIME_DELAY => "0",
		CLK2_USE_EVEN_COUNTER_MODE => "OFF",
		CLK2_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK3_COUNTER => "G0",
		CLK3_DIVIDE_BY => 1,
		CLK3_DUTY_CYCLE => 50,
		CLK3_MULTIPLY_BY => 1,
		CLK3_PHASE_SHIFT => "0",
		CLK3_TIME_DELAY => "0",
		CLK3_USE_EVEN_COUNTER_MODE => "OFF",
		CLK3_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK4_COUNTER => "G0",
		CLK4_DIVIDE_BY => 1,
		CLK4_DUTY_CYCLE => 50,
		CLK4_MULTIPLY_BY => 1,
		CLK4_PHASE_SHIFT => "0",
		CLK4_TIME_DELAY => "0",
		CLK4_USE_EVEN_COUNTER_MODE => "OFF",
		CLK4_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK5_COUNTER => "G0",
		CLK5_DIVIDE_BY => 1,
		CLK5_DUTY_CYCLE => 50,
		CLK5_MULTIPLY_BY => 1,
		CLK5_PHASE_SHIFT => "0",
		CLK5_TIME_DELAY => "0",
		CLK5_USE_EVEN_COUNTER_MODE => "OFF",
		CLK5_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK6_COUNTER => "E0",
		CLK6_DIVIDE_BY => 0,
		CLK6_DUTY_CYCLE => 50,
		CLK6_MULTIPLY_BY => 0,
		CLK6_PHASE_SHIFT => "0",
		CLK6_USE_EVEN_COUNTER_MODE => "OFF",
		CLK6_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK7_COUNTER => "E1",
		CLK7_DIVIDE_BY => 0,
		CLK7_DUTY_CYCLE => 50,
		CLK7_MULTIPLY_BY => 0,
		CLK7_PHASE_SHIFT => "0",
		CLK7_USE_EVEN_COUNTER_MODE => "OFF",
		CLK7_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK8_COUNTER => "E2",
		CLK8_DIVIDE_BY => 0,
		CLK8_DUTY_CYCLE => 50,
		CLK8_MULTIPLY_BY => 0,
		CLK8_PHASE_SHIFT => "0",
		CLK8_USE_EVEN_COUNTER_MODE => "OFF",
		CLK8_USE_EVEN_COUNTER_VALUE => "OFF",
		CLK9_COUNTER => "E3",
		CLK9_DIVIDE_BY => 0,
		CLK9_DUTY_CYCLE => 50,
		CLK9_MULTIPLY_BY => 0,
		CLK9_PHASE_SHIFT => "0",
		CLK9_USE_EVEN_COUNTER_MODE => "OFF",
		CLK9_USE_EVEN_COUNTER_VALUE => "OFF",
		COMPENSATE_CLOCK => "CLK0",
		DOWN_SPREAD => "0",
		DPA_DIVIDE_BY => 1,
		DPA_DIVIDER => 0,
		DPA_MULTIPLY_BY => 5,
		E0_HIGH => 1,
		E0_INITIAL => 1,
		E0_LOW => 1,
		E0_MODE => "BYPASS",
		E0_PH => 0,
		E0_TIME_DELAY => 0,
		E1_HIGH => 1,
		E1_INITIAL => 1,
		E1_LOW => 1,
		E1_MODE => "BYPASS",
		E1_PH => 0,
		E1_TIME_DELAY => 0,
		E2_HIGH => 1,
		E2_INITIAL => 1,
		E2_LOW => 1,
		E2_MODE => "BYPASS",
		E2_PH => 0,
		E2_TIME_DELAY => 0,
		E3_HIGH => 1,
		E3_INITIAL => 1,
		E3_LOW => 1,
		E3_MODE => "BYPASS",
		E3_PH => 0,
		E3_TIME_DELAY => 0,
		ENABLE0_COUNTER => "L0",
		ENABLE1_COUNTER => "L0",
		ENABLE_SWITCH_OVER_COUNTER => "OFF",
		EXTCLK0_COUNTER => "E0",
		EXTCLK0_DIVIDE_BY => 1,
		EXTCLK0_DUTY_CYCLE => 50,
		EXTCLK0_MULTIPLY_BY => 1,
		EXTCLK0_PHASE_SHIFT => "0",
		EXTCLK0_TIME_DELAY => "0",
		EXTCLK1_COUNTER => "E1",
		EXTCLK1_DIVIDE_BY => 1,
		EXTCLK1_DUTY_CYCLE => 50,
		EXTCLK1_MULTIPLY_BY => 1,
		EXTCLK1_PHASE_SHIFT => "0",
		EXTCLK1_TIME_DELAY => "0",
		EXTCLK2_COUNTER => "E2",
		EXTCLK2_DIVIDE_BY => 1,
		EXTCLK2_DUTY_CYCLE => 50,
		EXTCLK2_MULTIPLY_BY => 1,
		EXTCLK2_PHASE_SHIFT => "0",
		EXTCLK2_TIME_DELAY => "0",
		EXTCLK3_COUNTER => "E3",
		EXTCLK3_DIVIDE_BY => 1,
		EXTCLK3_DUTY_CYCLE => 50,
		EXTCLK3_MULTIPLY_BY => 1,
		EXTCLK3_PHASE_SHIFT => "0",
		EXTCLK3_TIME_DELAY => "0",
		FEEDBACK_SOURCE => "EXTCLK0",
		G0_HIGH => 1,
		G0_INITIAL => 1,
		G0_LOW => 1,
		G0_MODE => "BYPASS",
		G0_PH => 0,
		G0_TIME_DELAY => 0,
		G1_HIGH => 1,
		G1_INITIAL => 1,
		G1_LOW => 1,
		G1_MODE => "BYPASS",
		G1_PH => 0,
		G1_TIME_DELAY => 0,
		G2_HIGH => 1,
		G2_INITIAL => 1,
		G2_LOW => 1,
		G2_MODE => "BYPASS",
		G2_PH => 0,
		G2_TIME_DELAY => 0,
		G3_HIGH => 1,
		G3_INITIAL => 1,
		G3_LOW => 1,
		G3_MODE => "BYPASS",
		G3_PH => 0,
		G3_TIME_DELAY => 0,
		GATE_LOCK_COUNTER => 0,
		GATE_LOCK_SIGNAL => "NO",
		INCLK0_INPUT_FREQUENCY => 8000,
		INCLK1_INPUT_FREQUENCY => 0,
		INTENDED_DEVICE_FAMILY => "CYCLONEIVGX",
		INVALID_LOCK_MULTIPLIER => 5,
		L0_HIGH => 1,
		L0_INITIAL => 1,
		L0_LOW => 1,
		L0_MODE => "BYPASS",
		L0_PH => 0,
		L0_TIME_DELAY => 0,
		L1_HIGH => 1,
		L1_INITIAL => 1,
		L1_LOW => 1,
		L1_MODE => "BYPASS",
		L1_PH => 0,
		L1_TIME_DELAY => 0,
		LOCK_HIGH => 1,
		LOCK_LOW => 1,
		LOCK_WINDOW_UI => " 0.05",
		LOOP_FILTER_C => 5,
		LOOP_FILTER_C_BITS => 9999,
		LOOP_FILTER_R => " 1.000000",
		LOOP_FILTER_R_BITS => 9999,
		M => 0,
		M2 => 1,
		M_INITIAL => 0,
		M_PH => 0,
		M_TEST_SOURCE => 5,
		M_TIME_DELAY => 0,
		N => 1,
		N2 => 1,
		N_TIME_DELAY => 0,
		OPERATION_MODE => "no_compensation",
		PFD_MAX => 0,
		PFD_MIN => 0,
		PLL_TYPE => "AUTO",
		PORT_ACTIVECLOCK => "PORT_CONNECTIVITY",
		PORT_ARESET => "PORT_CONNECTIVITY",
		PORT_CLK0 => "PORT_CONNECTIVITY",
		PORT_CLK1 => "PORT_CONNECTIVITY",
		PORT_CLK2 => "PORT_CONNECTIVITY",
		PORT_CLK3 => "PORT_CONNECTIVITY",
		PORT_CLK4 => "PORT_CONNECTIVITY",
		PORT_CLK5 => "PORT_CONNECTIVITY",
		PORT_CLK6 => "PORT_UNUSED",
		PORT_CLK7 => "PORT_UNUSED",
		PORT_CLK8 => "PORT_UNUSED",
		PORT_CLK9 => "PORT_UNUSED",
		PORT_CLKBAD0 => "PORT_CONNECTIVITY",
		PORT_CLKBAD1 => "PORT_CONNECTIVITY",
		PORT_CLKENA0 => "PORT_CONNECTIVITY",
		PORT_CLKENA1 => "PORT_CONNECTIVITY",
		PORT_CLKENA2 => "PORT_CONNECTIVITY",
		PORT_CLKENA3 => "PORT_CONNECTIVITY",
		PORT_CLKENA4 => "PORT_CONNECTIVITY",
		PORT_CLKENA5 => "PORT_CONNECTIVITY",
		PORT_CLKLOSS => "PORT_CONNECTIVITY",
		PORT_CLKSWITCH => "PORT_CONNECTIVITY",
		PORT_CONFIGUPDATE => "PORT_CONNECTIVITY",
		PORT_ENABLE0 => "PORT_CONNECTIVITY",
		PORT_ENABLE1 => "PORT_CONNECTIVITY",
		PORT_EXTCLK0 => "PORT_CONNECTIVITY",
		PORT_EXTCLK1 => "PORT_CONNECTIVITY",
		PORT_EXTCLK2 => "PORT_CONNECTIVITY",
		PORT_EXTCLK3 => "PORT_CONNECTIVITY",
		PORT_EXTCLKENA0 => "PORT_CONNECTIVITY",
		PORT_EXTCLKENA1 => "PORT_CONNECTIVITY",
		PORT_EXTCLKENA2 => "PORT_CONNECTIVITY",
		PORT_EXTCLKENA3 => "PORT_CONNECTIVITY",
		PORT_FBIN => "PORT_CONNECTIVITY",
		PORT_FBOUT => "PORT_CONNECTIVITY",
		PORT_INCLK0 => "PORT_CONNECTIVITY",
		PORT_INCLK1 => "PORT_CONNECTIVITY",
		PORT_LOCKED => "PORT_CONNECTIVITY",
		PORT_PFDENA => "PORT_CONNECTIVITY",
		PORT_PHASECOUNTERSELECT => "PORT_CONNECTIVITY",
		PORT_PHASEDONE => "PORT_CONNECTIVITY",
		PORT_PHASESTEP => "PORT_CONNECTIVITY",
		PORT_PHASEUPDOWN => "PORT_CONNECTIVITY",
		PORT_PLLENA => "PORT_CONNECTIVITY",
		PORT_SCANACLR => "PORT_CONNECTIVITY",
		PORT_SCANCLK => "PORT_CONNECTIVITY",
		PORT_SCANCLKENA => "PORT_CONNECTIVITY",
		PORT_SCANDATA => "PORT_CONNECTIVITY",
		PORT_SCANDATAOUT => "PORT_CONNECTIVITY",
		PORT_SCANDONE => "PORT_CONNECTIVITY",
		PORT_SCANREAD => "PORT_CONNECTIVITY",
		PORT_SCANWRITE => "PORT_CONNECTIVITY",
		PORT_SCLKOUT0 => "PORT_CONNECTIVITY",
		PORT_SCLKOUT1 => "PORT_CONNECTIVITY",
		PORT_VCOOVERRANGE => "PORT_CONNECTIVITY",
		PORT_VCOUNDERRANGE => "PORT_CONNECTIVITY",
		PRIMARY_CLOCK => "INCLK0",
		QUALIFY_CONF_DONE => "OFF",
		SCAN_CHAIN => "LONG",
		SCLKOUT0_PHASE_SHIFT => "0",
		SCLKOUT1_PHASE_SHIFT => "0",
		SELF_RESET_ON_GATED_LOSS_LOCK => "OFF",
		SELF_RESET_ON_LOSS_LOCK => "OFF",
		SIM_GATE_LOCK_DEVICE_BEHAVIOR => "OFF",
		SKIP_VCO => "OFF",
		SPREAD_FREQUENCY => 0,
		SS => 1,
		SWITCH_OVER_COUNTER => 0,
		SWITCH_OVER_ON_GATED_LOCK => "OFF",
		SWITCH_OVER_ON_LOSSCLK => "OFF",
		SWITCH_OVER_TYPE => "AUTO",
		USING_FBMIMICBIDIR_PORT => "OFF",
		VALID_LOCK_MULTIPLIER => 1,
		VCO_CENTER => 0,
		VCO_DIVIDE_BY => 0,
		VCO_FREQUENCY_CONTROL => "AUTO",
		VCO_MAX => 0,
		VCO_MIN => 0,
		VCO_MULTIPLY_BY => 0,
		VCO_PHASE_SHIFT_STEP => 0,
		VCO_POST_SCALE => 0,
		WIDTH_CLOCK => 6,
		WIDTH_PHASECOUNTERSELECT => 4
	  )
	  PORT MAP ( 
		areset => wire_gnd,
		clk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_clk,
		fref => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_fref,
		icdrclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_icdrclk,
		inclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_inclk,
		locked => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_locked
	  );
	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_calibration_block_cal_blk0_13329 :  cycloneiv_hssi_calibration_block
	  PORT MAP ( 
		clk => gxb_cal_blk_clk,
		nonusertocmu => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_calibration_block_cal_blk0_13329_nonusertocmu,
		powerdn => wire_gnd
	  );
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_adet <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_fixedclk <= ( "0" & "0" & "0" & wire_w_lg_reconfig_clk115w);
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rdalign <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxanalogreset <= ( "0" & "0" & "0" & wire_w_lg_rx_analogreset_sqcnr94w);
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxctrl <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdatain <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdatavalid <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdigitalreset <= ( "0" & "0" & "0" & rx_digitalreset_sqcnr_rx_clk);
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpcsdprioin <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" 
& "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0"
 & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" &
 "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dprioout(399 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpmadprioin <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" 
& "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0"
 & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_dprioout(299 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpowerdown <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxrunningdisp <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_syncstatus <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txctrl <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdatain <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdigitalreset <= ( "0" & "0" & "0" & tx_digitalreset_sqcnr_tx_clk);
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpcsdprioin <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" 
& "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dprioout(149 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpmadprioin <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" 
& "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0"
 & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dprioout(299 DOWNTO 0));
	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331 :  cycloneiv_hssi_cmu
	  GENERIC MAP (
		auto_spd_deassert_ph_fifo_rst_count => 8,
		auto_spd_phystatus_notify_count => 0,
		devaddr => 1,
		dprio_config_mode => "000001",
		in_xaui_mode => "false",
		lpm_type => "cycloneiv_hssi_cmu",
		portaddr => 1,
		rx0_channel_bonding => "none",
		rx0_clk1_mux_select => "recovered clock",
		rx0_clk2_mux_select => "local reference clock",
		rx0_ph_fifo_reg_mode => "false",
		rx0_rd_clk_mux_select => "core clock",
		rx0_recovered_clk_mux_select => "recovered clock",
		rx0_reset_clock_output_during_digital_reset => "false",
		rx0_use_double_data_mode => "false",
		tx0_channel_bonding => "none",
		tx0_rd_clk_mux_select => "central",
		tx0_reset_clock_output_during_digital_reset => "false",
		tx0_use_double_data_mode => "false",
		tx0_wr_clk_mux_select => "core_clk",
		use_coreclk_out_post_divider => "false",
		use_deskew_fifo => "false"
	  )
	  PORT MAP ( 
		adet => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_adet,
		dpclk => reconfig_clk,
		dpriodisable => reconfig_togxb(1),
		dpriodisableout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dpriodisableout,
		dprioin => reconfig_togxb(0),
		dprioload => reconfig_togxb(2),
		dprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dprioout,
		fixedclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_fixedclk,
		nonuserfromcal => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_calibration_block_cal_blk0_13329_nonusertocmu,
		quadreset => wire_gnd,
		quadresetout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_quadresetout,
		rdalign => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rdalign,
		rdenablesync => wire_gnd,
		recovclk => wire_gnd,
		rxanalogreset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxanalogreset,
		rxanalogresetout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxanalogresetout,
		rxcrupowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxcrupowerdown,
		rxctrl => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxctrl,
		rxdatain => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdatain,
		rxdatavalid => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdatavalid,
		rxdigitalreset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdigitalreset,
		rxdigitalresetout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdigitalresetout,
		rxibpowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxibpowerdown,
		rxpcsdprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpcsdprioin,
		rxpcsdprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpcsdprioout,
		rxpmadprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpmadprioin,
		rxpmadprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpmadprioout,
		rxpowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpowerdown,
		rxrunningdisp => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxrunningdisp,
		syncstatus => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_syncstatus,
		txanalogresetout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txanalogresetout,
		txctrl => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txctrl,
		txdatain => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdatain,
		txdetectrxpowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdetectrxpowerdown,
		txdigitalreset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdigitalreset,
		txdigitalresetout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdigitalresetout,
		txdividerpowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdividerpowerdown,
		txobpowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txobpowerdown,
		txpcsdprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpcsdprioin,
		txpcsdprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpcsdprioout,
		txpmadprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpmadprioin,
		txpmadprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpmadprioout
	  );
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_datain <= ( wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_recoverdataout(9 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dprioin <= ( wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpcsdprioout(399 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_parallelfdbk <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_pipepowerdown <= ( "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_pipepowerstate <= ( "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rxfound <= ( "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_xgmdatain <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333 :  cycloneiv_hssi_rx_pcs
	  GENERIC MAP (
		align_pattern => "1111100",
		align_pattern_length => 7,
		allow_align_polarity_inversion => "false",
		allow_pipe_polarity_inversion => "false",
		auto_spd_deassert_ph_fifo_rst_count => 8,
		auto_spd_phystatus_notify_count => 0,
		bit_slip_enable => "false",
		byte_order_mode => "none",
		byte_order_pad_pattern => "0",
		byte_order_pattern => "0",
		byte_order_pld_ctrl_enable => "false",
		cdrctrl_bypass_ppm_detector_cycle => 1000,
		cdrctrl_enable => "false",
		cdrctrl_mask_cycle => 800,
		cdrctrl_min_lock_to_ref_cycle => 63,
		cdrctrl_rxvalid_mask => "false",
		channel_bonding => "none",
		channel_number => 0,
		channel_width => 8,
		clk1_mux_select => "recovered clock",
		clk2_mux_select => "local reference clock",
		core_clock_0ppm => "false",
		datapath_low_latency_mode => "false",
		datapath_protocol => "basic",
		dec_8b_10b_compatibility_mode => "true",
		dec_8b_10b_mode => "normal",
		deskew_pattern => "0",
		disable_auto_idle_insertion => "true",
		disable_running_disp_in_word_align => "false",
		disallow_kchar_after_pattern_ordered_set => "false",
		dprio_config_mode => "000001",
		elec_idle_infer_enable => "false",
		elec_idle_num_com_detect => 3,
		enable_bit_reversal => "false",
		enable_self_test_mode => "false",
		force_signal_detect_dig => "true",
		hip_enable => "false",
		infiniband_invalid_code => 0,
		insert_pad_on_underflow => "false",
		lpm_type => "cycloneiv_hssi_rx_pcs",
		num_align_code_groups_in_ordered_set => 1,
		num_align_cons_good_data => 4,
		num_align_cons_pat => 3,
		num_align_loss_sync_error => 4,
		ph_fifo_low_latency_enable => "true",
		ph_fifo_reg_mode => "false",
		protocol_hint => "gige",
		rate_match_back_to_back => "true",
		rate_match_delete_threshold => 13,
		rate_match_empty_threshold => 5,
		rate_match_fifo_mode => "true",
		rate_match_full_threshold => 20,
		rate_match_insert_threshold => 11,
		rate_match_ordered_set_based => "true",
		rate_match_pattern1 => "10100010010101111100",
		rate_match_pattern2 => "10101011011010000011",
		rate_match_pattern_size => 20,
		rate_match_reset_enable => "false",
		rate_match_skip_set_based => "false",
		rate_match_start_threshold => 7,
		rd_clk_mux_select => "core clock",
		recovered_clk_mux_select => "recovered clock",
		run_length => 5,
		run_length_enable => "true",
		rx_detect_bypass => "false",
		rx_phfifo_wait_cnt => 15,
		rxstatus_error_report_mode => 0,
		self_test_mode => "incremental",
		use_alignment_state_machine => "true",
		use_deskew_fifo => "false",
		use_double_data_mode => "false",
		use_parallel_loopback => "false"
	  )
	  PORT MAP ( 
		a1a2size => wire_gnd,
		alignstatus => wire_gnd,
		alignstatussync => wire_gnd,
		cdrctrllocktorefcl => reconfig_togxb(3),
		cdrctrllocktorefclkout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_cdrctrllocktorefclkout,
		coreclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_clkout,
		ctrldetect => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_ctrldetect,
		datain => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_datain,
		dataout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dataout,
		digitalreset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxdigitalresetout(0),
		disperr => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_disperr,
		dpriodisable => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dpriodisableout,
		dprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dprioin,
		dprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_dprioout,
		enabledeskew => wire_gnd,
		enabyteord => wire_gnd,
		enapatternalign => wire_gnd,
		errdetect => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_errdetect,
		fifordin => wire_gnd,
		fiforesetrd => wire_gnd,
		invpol => wire_gnd,
		localrefclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_clockout,
		masterclk => wire_gnd,
		parallelfdbk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_parallelfdbk,
		patterndetect => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_patterndetect,
		phfifordenable => wire_vcc,
		phfiforeset => wire_gnd,
		phfifowrdisable => wire_gnd,
		pipepowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_pipepowerdown,
		pipepowerstate => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_pipepowerstate,
		prbscidenable => wire_gnd,
		quadreset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_quadresetout,
		recoveredclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_clockout,
		revbitorderwa => wire_gnd,
		rlv => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rlv,
		rmfifodatadeleted => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rmfifodatadeleted,
		rmfifodatainserted => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rmfifodatainserted,
		rmfifordena => wire_gnd,
		rmfiforeset => wire_gnd,
		rmfifowrena => wire_gnd,
		runningdisp => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_runningdisp,
		rxdetectvalid => wire_gnd,
		rxfound => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_rxfound,
		signaldetected => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_signaldetect,
		syncstatus => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_syncstatus,
		xgmctrlin => wire_gnd,
		xgmdatain => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_xgmdatain
	  );
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_dprioin <= ( wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxpmadprioout(299 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_testbussel <= ( "0" & "1" & "1" & "0");
	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335 :  cycloneiv_hssi_rx_pma
	  GENERIC MAP (
		allow_serial_loopback => "false",
		channel_number => 0,
		common_mode => "0.82V",
		deserialization_factor => 10,
		dprio_config_mode => "000001",
		effective_data_rate => "1250.0 Mbps",
		enable_local_divider => "false",
		enable_ltd => "false",
		enable_ltr => "false",
		enable_second_order_loop => "false",
		eq_dc_gain => 0,
		eq_setting => 1,
		force_signal_detect => "true",
		logical_channel_address => 0,
		loop_1_digital_filter => 8,
		lpm_type => "cycloneiv_hssi_rx_pma",
		offset_cancellation => 1,
		ppm_gen1_2_xcnt_en => 1,
		ppm_post_eidle => 0,
		ppmselect => 8,
		protocol_hint => "gige",
		signal_detect_hysteresis => 8,
		signal_detect_hysteresis_valid_threshold => 14,
		signal_detect_loss_threshold => 1,
		termination => "OCT 100 Ohms",
		use_external_termination => "false"
	  )
	  PORT MAP ( 
		clockout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_clockout,
		crupowerdn => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxcrupowerdown(0),
		datain => rxp,
		deserclock => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_icdrclk,
		diagnosticlpbkout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_diagnosticlpbkout,
		dpriodisable => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dpriodisableout,
		dprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_dprioin,
		dprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_dprioout,
		freqlocked => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_freqlocked,
		locktodata => wire_gnd,
		locktoref => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pcs_receive_pcs0_13333_cdrctrllocktorefclkout,
		powerdn => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxibpowerdown(0),
		ppmdetectrefclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_fref,
		recoverdataout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_recoverdataout,
		reverselpbkout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_reverselpbkout,
		rxpmareset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_rxanalogresetout(0),
		seriallpbkin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_seriallpbkout,
		signaldetect => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_signaldetect,
		testbussel => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_testbussel
	  );
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_ctrlenable <= ( "0" & tx_kchar);
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_datain <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & tx_frame(7 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_datainfull <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dprioin <= ( wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpcsdprioout(149 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_forcedisp <= ( "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_powerdn <= ( "0" & "0");
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_revparallelfdbk <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337 :  cycloneiv_hssi_tx_pcs
	  GENERIC MAP (
		allow_polarity_inversion => "false",
		bitslip_enable => "false",
		channel_bonding => "none",
		channel_number => 0,
		channel_width => 8,
		core_clock_0ppm => "false",
		datapath_low_latency_mode => "false",
		datapath_protocol => "basic",
		disable_ph_low_latency_mode => "false",
		disparity_mode => "none",
		dprio_config_mode => "000001",
		elec_idle_delay => 6,
		enable_bit_reversal => "false",
		enable_idle_selection => "true",
		enable_reverse_parallel_loopback => "false",
		enable_self_test_mode => "false",
		enc_8b_10b_compatibility_mode => "true",
		enc_8b_10b_mode => "normal",
		hip_enable => "false",
		lpm_type => "cycloneiv_hssi_tx_pcs",
		ph_fifo_reg_mode => "false",
		prbs_cid_pattern => "false",
		protocol_hint => "gige",
		refclk_select => "local",
		self_test_mode => "incremental",
		use_double_data_mode => "false",
		wr_clk_mux_select => "core_clk"
	  )
	  PORT MAP ( 
		clkout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_clkout,
		coreclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_clkout,
		ctrlenable => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_ctrlenable,
		datain => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_datain,
		datainfull => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_datainfull,
		dataout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dataout,
		detectrxloop => wire_gnd,
		digitalreset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdigitalresetout(0),
		dpriodisable => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dpriodisableout,
		dprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dprioin,
		dprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dprioout,
		enrevparallellpbk => wire_gnd,
		forcedisp => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_forcedisp,
		invpol => wire_gnd,
		localrefclk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_clockout,
		phfiforddisable => wire_gnd,
		phfiforeset => wire_gnd,
		phfifowrenable => wire_vcc,
		pipestatetransdone => wire_gnd,
		powerdn => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_powerdn,
		quadreset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_quadresetout,
		revparallelfdbk => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_revparallelfdbk,
		txdetectrx => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_txdetectrx
	  );
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_datain <= ( wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_dataout(9 DOWNTO 0));
	wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dprioin <= ( wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txpmadprioout(299 DOWNTO 0));
	altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339 :  cycloneiv_hssi_tx_pma
	  GENERIC MAP (
		channel_number => 0,
		common_mode => "0.65V",
		dprio_config_mode => "000001",
		effective_data_rate => "1250.0 Mbps",
		enable_diagnostic_loopback => "false",
		enable_reverse_serial_loopback => "false",
		logical_channel_address => 0,
		lpm_type => "cycloneiv_hssi_tx_pma",
		preemp_tap_1 => 1,
		protocol_hint => "gige",
		rx_detect => 0,
		serialization_factor => 10,
		slew_rate => "medium",
		termination => "OCT 100 Ohms",
		use_external_termination => "false",
		use_rx_detect => "false",
		vod_selection => 1
	  )
	  PORT MAP ( 
		cgbpowerdn => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdividerpowerdown(0),
		clockout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_clockout,
		datain => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_datain,
		dataout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dataout,
		detectrxpowerdown => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txdetectrxpowerdown(0),
		diagnosticlpbkin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_diagnosticlpbkout,
		dpriodisable => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_dpriodisableout,
		dprioin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dprioin,
		dprioout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_dprioout,
		fastrefclk0in => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_clk(0),
		forceelecidle => wire_gnd,
		powerdn => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txobpowerdown(0),
		refclk0in => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_clk(1),
		refclk0inpulse => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_altpll_pll0_13417_clk(2),
		reverselpbkin => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_rx_pma_receive_pma0_13335_reverselpbkout,
		rxdetecten => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pcs_transmit_pcs0_13337_txdetectrx,
		seriallpbkout => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_tx_pma_transmit_pma0_13339_seriallpbkout,
		txpmareset => wire_altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_cycloneiv_hssi_cmu_cent_unit0_13331_txanalogresetout(0)
	  );
	PROCESS (reconfig_clk)
	BEGIN
		IF (reconfig_clk = '0' AND reconfig_clk'event) THEN
				altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_reconfig_togxb_busy_reg_0_3899q <= reconfig_togxb(3);
				altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_reconfig_togxb_busy_reg_1_3898q <= altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_reconfig_togxb_busy_reg_0_3899q;
		END IF;
	END PROCESS;
	wire_nO_w_lg_w112w114w(0) <= wire_nO_w112w(0) AND wire_nO_w113w(0);
	wire_nO_w113w(0) <= NOT altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_reconfig_togxb_busy_reg_0_3899q;
	wire_nO_w112w(0) <= NOT altera_eth_tse_altgxb_0001_altera_tse_altgxb_i_altgxb_0_altera_tse_gxb_gige_inst_the_altera_tse_gxb_gige_inst_altera_tse_altgx_civgx_gige_the_altera_tse_alt_gx_civgx_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component_reconfig_togxb_busy_reg_1_3898q;

 END RTL; --altera_eth_tse_altgxb_0001
--synopsys translate_on
--VALID FILE
