
CCD_Subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000193c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080019fc  080019fc  000029fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a18  08001a18  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001a18  08001a18  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001a18  08001a18  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a18  08001a18  00002a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a1c  08001a1c  00002a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001a20  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001a2c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001a2c  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005533  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001253  00000000  00000000  00008567  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004e8  00000000  00000000  000097c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000393  00000000  00000000  00009ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001602  00000000  00000000  0000a03b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006581  00000000  00000000  0000b63d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e40b  00000000  00000000  00011bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008ffc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000fb4  00000000  00000000  0009000c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00090fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080019e4 	.word	0x080019e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080019e4 	.word	0x080019e4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
  * @brief  The application entry point.
  *
  */

int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* HAL & clocks */
  HAL_Init();
 8000224:	f000 f968 	bl	80004f8 <HAL_Init>
  SystemClock_Config();
 8000228:	f000 f816 	bl	8000258 <SystemClock_Config>

  /* GPIO init (only this is required for the toggle test) */
  MX_GPIO_Init();
 800022c:	f000 f88c 	bl	8000348 <MX_GPIO_Init>
     - call HAL_IWDG_Refresh(&hiwdg) periodically in the loop
     MX_IWDG_Init();
  */

  /* Optional: start from a known level */
  HAL_GPIO_WritePin(GPIOB, CCD_R_Pin, GPIO_PIN_RESET);
 8000230:	4b08      	ldr	r3, [pc, #32]	@ (8000254 <main+0x34>)
 8000232:	2200      	movs	r2, #0
 8000234:	2140      	movs	r1, #64	@ 0x40
 8000236:	0018      	movs	r0, r3
 8000238:	f000 fc30 	bl	8000a9c <HAL_GPIO_WritePin>

  while (1)
  {
    HAL_GPIO_TogglePin(GPIOB, CCD_R_Pin);  // <--- CHANGE pin here if you want
 800023c:	4b05      	ldr	r3, [pc, #20]	@ (8000254 <main+0x34>)
 800023e:	2140      	movs	r1, #64	@ 0x40
 8000240:	0018      	movs	r0, r3
 8000242:	f000 fc48 	bl	8000ad6 <HAL_GPIO_TogglePin>
    HAL_Delay(2000);                         // 500 ms -> 1 Hz blink
 8000246:	23fa      	movs	r3, #250	@ 0xfa
 8000248:	00db      	lsls	r3, r3, #3
 800024a:	0018      	movs	r0, r3
 800024c:	f000 f9c4 	bl	80005d8 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOB, CCD_R_Pin);  // <--- CHANGE pin here if you want
 8000250:	46c0      	nop			@ (mov r8, r8)
 8000252:	e7f3      	b.n	800023c <main+0x1c>
 8000254:	50000400 	.word	0x50000400

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b590      	push	{r4, r7, lr}
 800025a:	b09f      	sub	sp, #124	@ 0x7c
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	2440      	movs	r4, #64	@ 0x40
 8000260:	193b      	adds	r3, r7, r4
 8000262:	0018      	movs	r0, r3
 8000264:	2338      	movs	r3, #56	@ 0x38
 8000266:	001a      	movs	r2, r3
 8000268:	2100      	movs	r1, #0
 800026a:	f001 fb8f 	bl	800198c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026e:	232c      	movs	r3, #44	@ 0x2c
 8000270:	18fb      	adds	r3, r7, r3
 8000272:	0018      	movs	r0, r3
 8000274:	2314      	movs	r3, #20
 8000276:	001a      	movs	r2, r3
 8000278:	2100      	movs	r1, #0
 800027a:	f001 fb87 	bl	800198c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	0018      	movs	r0, r3
 8000282:	2328      	movs	r3, #40	@ 0x28
 8000284:	001a      	movs	r2, r3
 8000286:	2100      	movs	r1, #0
 8000288:	f001 fb80 	bl	800198c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800028c:	4b2c      	ldr	r3, [pc, #176]	@ (8000340 <SystemClock_Config+0xe8>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a2c      	ldr	r2, [pc, #176]	@ (8000344 <SystemClock_Config+0xec>)
 8000292:	401a      	ands	r2, r3
 8000294:	4b2a      	ldr	r3, [pc, #168]	@ (8000340 <SystemClock_Config+0xe8>)
 8000296:	2180      	movs	r1, #128	@ 0x80
 8000298:	0109      	lsls	r1, r1, #4
 800029a:	430a      	orrs	r2, r1
 800029c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800029e:	0021      	movs	r1, r4
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	220a      	movs	r2, #10
 80002a4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a6:	187b      	adds	r3, r7, r1
 80002a8:	2201      	movs	r2, #1
 80002aa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2210      	movs	r2, #16
 80002b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2201      	movs	r2, #1
 80002b6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b8:	187b      	adds	r3, r7, r1
 80002ba:	2202      	movs	r2, #2
 80002bc:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002be:	187b      	adds	r3, r7, r1
 80002c0:	2200      	movs	r2, #0
 80002c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	2200      	movs	r2, #0
 80002c8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	2280      	movs	r2, #128	@ 0x80
 80002ce:	03d2      	lsls	r2, r2, #15
 80002d0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	0018      	movs	r0, r3
 80002d6:	f000 fc19 	bl	8000b0c <HAL_RCC_OscConfig>
 80002da:	1e03      	subs	r3, r0, #0
 80002dc:	d001      	beq.n	80002e2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002de:	f000 f8a7 	bl	8000430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e2:	212c      	movs	r1, #44	@ 0x2c
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	220f      	movs	r2, #15
 80002e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2203      	movs	r2, #3
 80002ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f6:	187b      	adds	r3, r7, r1
 80002f8:	2200      	movs	r2, #0
 80002fa:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	2200      	movs	r2, #0
 8000300:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000302:	187b      	adds	r3, r7, r1
 8000304:	2101      	movs	r1, #1
 8000306:	0018      	movs	r0, r3
 8000308:	f000 ffd4 	bl	80012b4 <HAL_RCC_ClockConfig>
 800030c:	1e03      	subs	r3, r0, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000310:	f000 f88e 	bl	8000430 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_LPTIM1;
 8000314:	1d3b      	adds	r3, r7, #4
 8000316:	2288      	movs	r2, #136	@ 0x88
 8000318:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800031a:	1d3b      	adds	r3, r7, #4
 800031c:	2200      	movs	r2, #0
 800031e:	619a      	str	r2, [r3, #24]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8000320:	1d3b      	adds	r3, r7, #4
 8000322:	2200      	movs	r2, #0
 8000324:	621a      	str	r2, [r3, #32]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	0018      	movs	r0, r3
 800032a:	f001 f991 	bl	8001650 <HAL_RCCEx_PeriphCLKConfig>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8000332:	f000 f87d 	bl	8000430 <Error_Handler>
  }
}
 8000336:	46c0      	nop			@ (mov r8, r8)
 8000338:	46bd      	mov	sp, r7
 800033a:	b01f      	add	sp, #124	@ 0x7c
 800033c:	bd90      	pop	{r4, r7, pc}
 800033e:	46c0      	nop			@ (mov r8, r8)
 8000340:	40007000 	.word	0x40007000
 8000344:	ffffe7ff 	.word	0xffffe7ff

08000348 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000348:	b590      	push	{r4, r7, lr}
 800034a:	b089      	sub	sp, #36	@ 0x24
 800034c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800034e:	240c      	movs	r4, #12
 8000350:	193b      	adds	r3, r7, r4
 8000352:	0018      	movs	r0, r3
 8000354:	2314      	movs	r3, #20
 8000356:	001a      	movs	r2, r3
 8000358:	2100      	movs	r1, #0
 800035a:	f001 fb17 	bl	800198c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800035e:	4b30      	ldr	r3, [pc, #192]	@ (8000420 <MX_GPIO_Init+0xd8>)
 8000360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000362:	4b2f      	ldr	r3, [pc, #188]	@ (8000420 <MX_GPIO_Init+0xd8>)
 8000364:	2101      	movs	r1, #1
 8000366:	430a      	orrs	r2, r1
 8000368:	62da      	str	r2, [r3, #44]	@ 0x2c
 800036a:	4b2d      	ldr	r3, [pc, #180]	@ (8000420 <MX_GPIO_Init+0xd8>)
 800036c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800036e:	2201      	movs	r2, #1
 8000370:	4013      	ands	r3, r2
 8000372:	60bb      	str	r3, [r7, #8]
 8000374:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000376:	4b2a      	ldr	r3, [pc, #168]	@ (8000420 <MX_GPIO_Init+0xd8>)
 8000378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800037a:	4b29      	ldr	r3, [pc, #164]	@ (8000420 <MX_GPIO_Init+0xd8>)
 800037c:	2102      	movs	r1, #2
 800037e:	430a      	orrs	r2, r1
 8000380:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000382:	4b27      	ldr	r3, [pc, #156]	@ (8000420 <MX_GPIO_Init+0xd8>)
 8000384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000386:	2202      	movs	r2, #2
 8000388:	4013      	ands	r3, r2
 800038a:	607b      	str	r3, [r7, #4]
 800038c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 800038e:	4925      	ldr	r1, [pc, #148]	@ (8000424 <MX_GPIO_Init+0xdc>)
 8000390:	23a0      	movs	r3, #160	@ 0xa0
 8000392:	05db      	lsls	r3, r3, #23
 8000394:	2200      	movs	r2, #0
 8000396:	0018      	movs	r0, r3
 8000398:	f000 fb80 	bl	8000a9c <HAL_GPIO_WritePin>
                          |Digipot_SHDN__Pin|CD_Gate_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|Ethernet_RST_Pin
 800039c:	4922      	ldr	r1, [pc, #136]	@ (8000428 <MX_GPIO_Init+0xe0>)
 800039e:	4b23      	ldr	r3, [pc, #140]	@ (800042c <MX_GPIO_Init+0xe4>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	0018      	movs	r0, r3
 80003a4:	f000 fb7a 	bl	8000a9c <HAL_GPIO_WritePin>
                          |FLASH_WP_Pin|FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin
                          |CCD_R3_Pin|CCD_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADC_Select_Pin Ethernet_CE_Pin Ethernet_SCK_Pin Ethernet_MOSI_Pin
                           Digipot_SHDN__Pin CD_Gate_Pin */
  GPIO_InitStruct.Pin = ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 80003a8:	193b      	adds	r3, r7, r4
 80003aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000424 <MX_GPIO_Init+0xdc>)
 80003ac:	601a      	str	r2, [r3, #0]
                          |Digipot_SHDN__Pin|CD_Gate_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ae:	193b      	adds	r3, r7, r4
 80003b0:	2201      	movs	r2, #1
 80003b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b4:	193b      	adds	r3, r7, r4
 80003b6:	2200      	movs	r2, #0
 80003b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ba:	193b      	adds	r3, r7, r4
 80003bc:	2200      	movs	r2, #0
 80003be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c0:	193a      	adds	r2, r7, r4
 80003c2:	23a0      	movs	r3, #160	@ 0xa0
 80003c4:	05db      	lsls	r3, r3, #23
 80003c6:	0011      	movs	r1, r2
 80003c8:	0018      	movs	r0, r3
 80003ca:	f000 f9e9 	bl	80007a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Ethernet_MISO_Pin Ethernet_INT_Pin */
  GPIO_InitStruct.Pin = Ethernet_MISO_Pin|Ethernet_INT_Pin;
 80003ce:	193b      	adds	r3, r7, r4
 80003d0:	22a0      	movs	r2, #160	@ 0xa0
 80003d2:	0052      	lsls	r2, r2, #1
 80003d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003d6:	193b      	adds	r3, r7, r4
 80003d8:	2200      	movs	r2, #0
 80003da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003dc:	193b      	adds	r3, r7, r4
 80003de:	2200      	movs	r2, #0
 80003e0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e2:	193a      	adds	r2, r7, r4
 80003e4:	23a0      	movs	r3, #160	@ 0xa0
 80003e6:	05db      	lsls	r3, r3, #23
 80003e8:	0011      	movs	r1, r2
 80003ea:	0018      	movs	r0, r3
 80003ec:	f000 f9d8 	bl	80007a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CCD_I1_Pin CCD_I2_Pin CCD_I3_Pin Ethernet_RST_Pin
                           FLASH_WP_Pin FLASH_CS_Pin CCD_R1_Pin CCD_R2_Pin
                           CCD_R3_Pin CCD_R_Pin */
  GPIO_InitStruct.Pin = CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|Ethernet_RST_Pin
 80003f0:	0021      	movs	r1, r4
 80003f2:	187b      	adds	r3, r7, r1
 80003f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000428 <MX_GPIO_Init+0xe0>)
 80003f6:	601a      	str	r2, [r3, #0]
                          |FLASH_WP_Pin|FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin
                          |CCD_R3_Pin|CCD_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f8:	187b      	adds	r3, r7, r1
 80003fa:	2201      	movs	r2, #1
 80003fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	187b      	adds	r3, r7, r1
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000404:	187b      	adds	r3, r7, r1
 8000406:	2200      	movs	r2, #0
 8000408:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800040a:	187b      	adds	r3, r7, r1
 800040c:	4a07      	ldr	r2, [pc, #28]	@ (800042c <MX_GPIO_Init+0xe4>)
 800040e:	0019      	movs	r1, r3
 8000410:	0010      	movs	r0, r2
 8000412:	f000 f9c5 	bl	80007a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	46bd      	mov	sp, r7
 800041a:	b009      	add	sp, #36	@ 0x24
 800041c:	bd90      	pop	{r4, r7, pc}
 800041e:	46c0      	nop			@ (mov r8, r8)
 8000420:	40021000 	.word	0x40021000
 8000424:	000018b2 	.word	0x000018b2
 8000428:	00001c7f 	.word	0x00001c7f
 800042c:	50000400 	.word	0x50000400

08000430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000434:	b672      	cpsid	i
}
 8000436:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000438:	46c0      	nop			@ (mov r8, r8)
 800043a:	e7fd      	b.n	8000438 <Error_Handler+0x8>

0800043c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000440:	4b07      	ldr	r3, [pc, #28]	@ (8000460 <HAL_MspInit+0x24>)
 8000442:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000444:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <HAL_MspInit+0x24>)
 8000446:	2101      	movs	r1, #1
 8000448:	430a      	orrs	r2, r1
 800044a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800044c:	4b04      	ldr	r3, [pc, #16]	@ (8000460 <HAL_MspInit+0x24>)
 800044e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000450:	4b03      	ldr	r3, [pc, #12]	@ (8000460 <HAL_MspInit+0x24>)
 8000452:	2180      	movs	r1, #128	@ 0x80
 8000454:	0549      	lsls	r1, r1, #21
 8000456:	430a      	orrs	r2, r1
 8000458:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800045a:	46c0      	nop			@ (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}
 8000460:	40021000 	.word	0x40021000

08000464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000468:	46c0      	nop			@ (mov r8, r8)
 800046a:	e7fd      	b.n	8000468 <NMI_Handler+0x4>

0800046c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000470:	46c0      	nop			@ (mov r8, r8)
 8000472:	e7fd      	b.n	8000470 <HardFault_Handler+0x4>

08000474 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000478:	46c0      	nop			@ (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}

0800047e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047e:	b580      	push	{r7, lr}
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000482:	46c0      	nop			@ (mov r8, r8)
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}

08000488 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800048c:	f000 f888 	bl	80005a0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000490:	f000 f97a 	bl	8000788 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000494:	46c0      	nop			@ (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}

0800049a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}

080004a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80004a4:	480d      	ldr	r0, [pc, #52]	@ (80004dc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80004a6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80004a8:	f7ff fff7 	bl	800049a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004ac:	480c      	ldr	r0, [pc, #48]	@ (80004e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ae:	490d      	ldr	r1, [pc, #52]	@ (80004e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b0:	4a0d      	ldr	r2, [pc, #52]	@ (80004e8 <LoopForever+0xe>)
  movs r3, #0
 80004b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b4:	e002      	b.n	80004bc <LoopCopyDataInit>

080004b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ba:	3304      	adds	r3, #4

080004bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c0:	d3f9      	bcc.n	80004b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004c2:	4a0a      	ldr	r2, [pc, #40]	@ (80004ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80004c4:	4c0a      	ldr	r4, [pc, #40]	@ (80004f0 <LoopForever+0x16>)
  movs r3, #0
 80004c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c8:	e001      	b.n	80004ce <LoopFillZerobss>

080004ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004cc:	3204      	adds	r2, #4

080004ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d0:	d3fb      	bcc.n	80004ca <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80004d2:	f001 fa63 	bl	800199c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80004d6:	f7ff fea3 	bl	8000220 <main>

080004da <LoopForever>:

LoopForever:
    b LoopForever
 80004da:	e7fe      	b.n	80004da <LoopForever>
   ldr   r0, =_estack
 80004dc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80004e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004e8:	08001a20 	.word	0x08001a20
  ldr r2, =_sbss
 80004ec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004f0:	2000002c 	.word	0x2000002c

080004f4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004f4:	e7fe      	b.n	80004f4 <ADC1_COMP_IRQHandler>
	...

080004f8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004fe:	1dfb      	adds	r3, r7, #7
 8000500:	2200      	movs	r2, #0
 8000502:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000504:	4b0b      	ldr	r3, [pc, #44]	@ (8000534 <HAL_Init+0x3c>)
 8000506:	681a      	ldr	r2, [r3, #0]
 8000508:	4b0a      	ldr	r3, [pc, #40]	@ (8000534 <HAL_Init+0x3c>)
 800050a:	2140      	movs	r1, #64	@ 0x40
 800050c:	430a      	orrs	r2, r1
 800050e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000510:	2003      	movs	r0, #3
 8000512:	f000 f811 	bl	8000538 <HAL_InitTick>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d003      	beq.n	8000522 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800051a:	1dfb      	adds	r3, r7, #7
 800051c:	2201      	movs	r2, #1
 800051e:	701a      	strb	r2, [r3, #0]
 8000520:	e001      	b.n	8000526 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000522:	f7ff ff8b 	bl	800043c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000526:	1dfb      	adds	r3, r7, #7
 8000528:	781b      	ldrb	r3, [r3, #0]
}
 800052a:	0018      	movs	r0, r3
 800052c:	46bd      	mov	sp, r7
 800052e:	b002      	add	sp, #8
 8000530:	bd80      	pop	{r7, pc}
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	40022000 	.word	0x40022000

08000538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000538:	b590      	push	{r4, r7, lr}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000540:	4b14      	ldr	r3, [pc, #80]	@ (8000594 <HAL_InitTick+0x5c>)
 8000542:	681c      	ldr	r4, [r3, #0]
 8000544:	4b14      	ldr	r3, [pc, #80]	@ (8000598 <HAL_InitTick+0x60>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	0019      	movs	r1, r3
 800054a:	23fa      	movs	r3, #250	@ 0xfa
 800054c:	0098      	lsls	r0, r3, #2
 800054e:	f7ff fddb 	bl	8000108 <__udivsi3>
 8000552:	0003      	movs	r3, r0
 8000554:	0019      	movs	r1, r3
 8000556:	0020      	movs	r0, r4
 8000558:	f7ff fdd6 	bl	8000108 <__udivsi3>
 800055c:	0003      	movs	r3, r0
 800055e:	0018      	movs	r0, r3
 8000560:	f000 f905 	bl	800076e <HAL_SYSTICK_Config>
 8000564:	1e03      	subs	r3, r0, #0
 8000566:	d001      	beq.n	800056c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000568:	2301      	movs	r3, #1
 800056a:	e00f      	b.n	800058c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2b03      	cmp	r3, #3
 8000570:	d80b      	bhi.n	800058a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000572:	6879      	ldr	r1, [r7, #4]
 8000574:	2301      	movs	r3, #1
 8000576:	425b      	negs	r3, r3
 8000578:	2200      	movs	r2, #0
 800057a:	0018      	movs	r0, r3
 800057c:	f000 f8e2 	bl	8000744 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000580:	4b06      	ldr	r3, [pc, #24]	@ (800059c <HAL_InitTick+0x64>)
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000586:	2300      	movs	r3, #0
 8000588:	e000      	b.n	800058c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800058a:	2301      	movs	r3, #1
}
 800058c:	0018      	movs	r0, r3
 800058e:	46bd      	mov	sp, r7
 8000590:	b003      	add	sp, #12
 8000592:	bd90      	pop	{r4, r7, pc}
 8000594:	20000000 	.word	0x20000000
 8000598:	20000008 	.word	0x20000008
 800059c:	20000004 	.word	0x20000004

080005a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005a4:	4b05      	ldr	r3, [pc, #20]	@ (80005bc <HAL_IncTick+0x1c>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	001a      	movs	r2, r3
 80005aa:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <HAL_IncTick+0x20>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	18d2      	adds	r2, r2, r3
 80005b0:	4b03      	ldr	r3, [pc, #12]	@ (80005c0 <HAL_IncTick+0x20>)
 80005b2:	601a      	str	r2, [r3, #0]
}
 80005b4:	46c0      	nop			@ (mov r8, r8)
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	20000008 	.word	0x20000008
 80005c0:	20000028 	.word	0x20000028

080005c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  return uwTick;
 80005c8:	4b02      	ldr	r3, [pc, #8]	@ (80005d4 <HAL_GetTick+0x10>)
 80005ca:	681b      	ldr	r3, [r3, #0]
}
 80005cc:	0018      	movs	r0, r3
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	20000028 	.word	0x20000028

080005d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005e0:	f7ff fff0 	bl	80005c4 <HAL_GetTick>
 80005e4:	0003      	movs	r3, r0
 80005e6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	3301      	adds	r3, #1
 80005f0:	d005      	beq.n	80005fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005f2:	4b0a      	ldr	r3, [pc, #40]	@ (800061c <HAL_Delay+0x44>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	001a      	movs	r2, r3
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	189b      	adds	r3, r3, r2
 80005fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	f7ff ffe0 	bl	80005c4 <HAL_GetTick>
 8000604:	0002      	movs	r2, r0
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	1ad3      	subs	r3, r2, r3
 800060a:	68fa      	ldr	r2, [r7, #12]
 800060c:	429a      	cmp	r2, r3
 800060e:	d8f7      	bhi.n	8000600 <HAL_Delay+0x28>
  {
  }
}
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	46c0      	nop			@ (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	b004      	add	sp, #16
 8000618:	bd80      	pop	{r7, pc}
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	20000008 	.word	0x20000008

08000620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	0002      	movs	r2, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	1dfb      	adds	r3, r7, #7
 800062c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b7f      	cmp	r3, #127	@ 0x7f
 8000634:	d828      	bhi.n	8000688 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000636:	4a2f      	ldr	r2, [pc, #188]	@ (80006f4 <__NVIC_SetPriority+0xd4>)
 8000638:	1dfb      	adds	r3, r7, #7
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	b25b      	sxtb	r3, r3
 800063e:	089b      	lsrs	r3, r3, #2
 8000640:	33c0      	adds	r3, #192	@ 0xc0
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	589b      	ldr	r3, [r3, r2]
 8000646:	1dfa      	adds	r2, r7, #7
 8000648:	7812      	ldrb	r2, [r2, #0]
 800064a:	0011      	movs	r1, r2
 800064c:	2203      	movs	r2, #3
 800064e:	400a      	ands	r2, r1
 8000650:	00d2      	lsls	r2, r2, #3
 8000652:	21ff      	movs	r1, #255	@ 0xff
 8000654:	4091      	lsls	r1, r2
 8000656:	000a      	movs	r2, r1
 8000658:	43d2      	mvns	r2, r2
 800065a:	401a      	ands	r2, r3
 800065c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	019b      	lsls	r3, r3, #6
 8000662:	22ff      	movs	r2, #255	@ 0xff
 8000664:	401a      	ands	r2, r3
 8000666:	1dfb      	adds	r3, r7, #7
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	0018      	movs	r0, r3
 800066c:	2303      	movs	r3, #3
 800066e:	4003      	ands	r3, r0
 8000670:	00db      	lsls	r3, r3, #3
 8000672:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000674:	481f      	ldr	r0, [pc, #124]	@ (80006f4 <__NVIC_SetPriority+0xd4>)
 8000676:	1dfb      	adds	r3, r7, #7
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	b25b      	sxtb	r3, r3
 800067c:	089b      	lsrs	r3, r3, #2
 800067e:	430a      	orrs	r2, r1
 8000680:	33c0      	adds	r3, #192	@ 0xc0
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000686:	e031      	b.n	80006ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000688:	4a1b      	ldr	r2, [pc, #108]	@ (80006f8 <__NVIC_SetPriority+0xd8>)
 800068a:	1dfb      	adds	r3, r7, #7
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	0019      	movs	r1, r3
 8000690:	230f      	movs	r3, #15
 8000692:	400b      	ands	r3, r1
 8000694:	3b08      	subs	r3, #8
 8000696:	089b      	lsrs	r3, r3, #2
 8000698:	3306      	adds	r3, #6
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	18d3      	adds	r3, r2, r3
 800069e:	3304      	adds	r3, #4
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	1dfa      	adds	r2, r7, #7
 80006a4:	7812      	ldrb	r2, [r2, #0]
 80006a6:	0011      	movs	r1, r2
 80006a8:	2203      	movs	r2, #3
 80006aa:	400a      	ands	r2, r1
 80006ac:	00d2      	lsls	r2, r2, #3
 80006ae:	21ff      	movs	r1, #255	@ 0xff
 80006b0:	4091      	lsls	r1, r2
 80006b2:	000a      	movs	r2, r1
 80006b4:	43d2      	mvns	r2, r2
 80006b6:	401a      	ands	r2, r3
 80006b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	019b      	lsls	r3, r3, #6
 80006be:	22ff      	movs	r2, #255	@ 0xff
 80006c0:	401a      	ands	r2, r3
 80006c2:	1dfb      	adds	r3, r7, #7
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	0018      	movs	r0, r3
 80006c8:	2303      	movs	r3, #3
 80006ca:	4003      	ands	r3, r0
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006d0:	4809      	ldr	r0, [pc, #36]	@ (80006f8 <__NVIC_SetPriority+0xd8>)
 80006d2:	1dfb      	adds	r3, r7, #7
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	001c      	movs	r4, r3
 80006d8:	230f      	movs	r3, #15
 80006da:	4023      	ands	r3, r4
 80006dc:	3b08      	subs	r3, #8
 80006de:	089b      	lsrs	r3, r3, #2
 80006e0:	430a      	orrs	r2, r1
 80006e2:	3306      	adds	r3, #6
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	18c3      	adds	r3, r0, r3
 80006e8:	3304      	adds	r3, #4
 80006ea:	601a      	str	r2, [r3, #0]
}
 80006ec:	46c0      	nop			@ (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b003      	add	sp, #12
 80006f2:	bd90      	pop	{r4, r7, pc}
 80006f4:	e000e100 	.word	0xe000e100
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	1e5a      	subs	r2, r3, #1
 8000708:	2380      	movs	r3, #128	@ 0x80
 800070a:	045b      	lsls	r3, r3, #17
 800070c:	429a      	cmp	r2, r3
 800070e:	d301      	bcc.n	8000714 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000710:	2301      	movs	r3, #1
 8000712:	e010      	b.n	8000736 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000714:	4b0a      	ldr	r3, [pc, #40]	@ (8000740 <SysTick_Config+0x44>)
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	3a01      	subs	r2, #1
 800071a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800071c:	2301      	movs	r3, #1
 800071e:	425b      	negs	r3, r3
 8000720:	2103      	movs	r1, #3
 8000722:	0018      	movs	r0, r3
 8000724:	f7ff ff7c 	bl	8000620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000728:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <SysTick_Config+0x44>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800072e:	4b04      	ldr	r3, [pc, #16]	@ (8000740 <SysTick_Config+0x44>)
 8000730:	2207      	movs	r2, #7
 8000732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000734:	2300      	movs	r3, #0
}
 8000736:	0018      	movs	r0, r3
 8000738:	46bd      	mov	sp, r7
 800073a:	b002      	add	sp, #8
 800073c:	bd80      	pop	{r7, pc}
 800073e:	46c0      	nop			@ (mov r8, r8)
 8000740:	e000e010 	.word	0xe000e010

08000744 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	60b9      	str	r1, [r7, #8]
 800074c:	607a      	str	r2, [r7, #4]
 800074e:	210f      	movs	r1, #15
 8000750:	187b      	adds	r3, r7, r1
 8000752:	1c02      	adds	r2, r0, #0
 8000754:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000756:	68ba      	ldr	r2, [r7, #8]
 8000758:	187b      	adds	r3, r7, r1
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	b25b      	sxtb	r3, r3
 800075e:	0011      	movs	r1, r2
 8000760:	0018      	movs	r0, r3
 8000762:	f7ff ff5d 	bl	8000620 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	46bd      	mov	sp, r7
 800076a:	b004      	add	sp, #16
 800076c:	bd80      	pop	{r7, pc}

0800076e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	b082      	sub	sp, #8
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	0018      	movs	r0, r3
 800077a:	f7ff ffbf 	bl	80006fc <SysTick_Config>
 800077e:	0003      	movs	r3, r0
}
 8000780:	0018      	movs	r0, r3
 8000782:	46bd      	mov	sp, r7
 8000784:	b002      	add	sp, #8
 8000786:	bd80      	pop	{r7, pc}

08000788 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800078c:	f000 f803 	bl	8000796 <HAL_SYSTICK_Callback>
}
 8000790:	46c0      	nop			@ (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}

08000796 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80007b6:	e155      	b.n	8000a64 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2101      	movs	r1, #1
 80007be:	697a      	ldr	r2, [r7, #20]
 80007c0:	4091      	lsls	r1, r2
 80007c2:	000a      	movs	r2, r1
 80007c4:	4013      	ands	r3, r2
 80007c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d100      	bne.n	80007d0 <HAL_GPIO_Init+0x30>
 80007ce:	e146      	b.n	8000a5e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	2203      	movs	r2, #3
 80007d6:	4013      	ands	r3, r2
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d005      	beq.n	80007e8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	2203      	movs	r2, #3
 80007e2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80007e4:	2b02      	cmp	r3, #2
 80007e6:	d130      	bne.n	800084a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689b      	ldr	r3, [r3, #8]
 80007ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	2203      	movs	r2, #3
 80007f4:	409a      	lsls	r2, r3
 80007f6:	0013      	movs	r3, r2
 80007f8:	43da      	mvns	r2, r3
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	4013      	ands	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	68da      	ldr	r2, [r3, #12]
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	409a      	lsls	r2, r3
 800080a:	0013      	movs	r3, r2
 800080c:	693a      	ldr	r2, [r7, #16]
 800080e:	4313      	orrs	r3, r2
 8000810:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800081e:	2201      	movs	r2, #1
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	409a      	lsls	r2, r3
 8000824:	0013      	movs	r3, r2
 8000826:	43da      	mvns	r2, r3
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	4013      	ands	r3, r2
 800082c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	091b      	lsrs	r3, r3, #4
 8000834:	2201      	movs	r2, #1
 8000836:	401a      	ands	r2, r3
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	409a      	lsls	r2, r3
 800083c:	0013      	movs	r3, r2
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	4313      	orrs	r3, r2
 8000842:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	693a      	ldr	r2, [r7, #16]
 8000848:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	2203      	movs	r2, #3
 8000850:	4013      	ands	r3, r2
 8000852:	2b03      	cmp	r3, #3
 8000854:	d017      	beq.n	8000886 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	68db      	ldr	r3, [r3, #12]
 800085a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	2203      	movs	r2, #3
 8000862:	409a      	lsls	r2, r3
 8000864:	0013      	movs	r3, r2
 8000866:	43da      	mvns	r2, r3
 8000868:	693b      	ldr	r3, [r7, #16]
 800086a:	4013      	ands	r3, r2
 800086c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	689a      	ldr	r2, [r3, #8]
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	409a      	lsls	r2, r3
 8000878:	0013      	movs	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4313      	orrs	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	2203      	movs	r2, #3
 800088c:	4013      	ands	r3, r2
 800088e:	2b02      	cmp	r3, #2
 8000890:	d123      	bne.n	80008da <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	08da      	lsrs	r2, r3, #3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	3208      	adds	r2, #8
 800089a:	0092      	lsls	r2, r2, #2
 800089c:	58d3      	ldr	r3, [r2, r3]
 800089e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	2207      	movs	r2, #7
 80008a4:	4013      	ands	r3, r2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	220f      	movs	r2, #15
 80008aa:	409a      	lsls	r2, r3
 80008ac:	0013      	movs	r3, r2
 80008ae:	43da      	mvns	r2, r3
 80008b0:	693b      	ldr	r3, [r7, #16]
 80008b2:	4013      	ands	r3, r2
 80008b4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	691a      	ldr	r2, [r3, #16]
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	2107      	movs	r1, #7
 80008be:	400b      	ands	r3, r1
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	409a      	lsls	r2, r3
 80008c4:	0013      	movs	r3, r2
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	08da      	lsrs	r2, r3, #3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3208      	adds	r2, #8
 80008d4:	0092      	lsls	r2, r2, #2
 80008d6:	6939      	ldr	r1, [r7, #16]
 80008d8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	2203      	movs	r2, #3
 80008e6:	409a      	lsls	r2, r3
 80008e8:	0013      	movs	r3, r2
 80008ea:	43da      	mvns	r2, r3
 80008ec:	693b      	ldr	r3, [r7, #16]
 80008ee:	4013      	ands	r3, r2
 80008f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2203      	movs	r2, #3
 80008f8:	401a      	ands	r2, r3
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	409a      	lsls	r2, r3
 8000900:	0013      	movs	r3, r2
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4313      	orrs	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685a      	ldr	r2, [r3, #4]
 8000912:	23c0      	movs	r3, #192	@ 0xc0
 8000914:	029b      	lsls	r3, r3, #10
 8000916:	4013      	ands	r3, r2
 8000918:	d100      	bne.n	800091c <HAL_GPIO_Init+0x17c>
 800091a:	e0a0      	b.n	8000a5e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091c:	4b57      	ldr	r3, [pc, #348]	@ (8000a7c <HAL_GPIO_Init+0x2dc>)
 800091e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000920:	4b56      	ldr	r3, [pc, #344]	@ (8000a7c <HAL_GPIO_Init+0x2dc>)
 8000922:	2101      	movs	r1, #1
 8000924:	430a      	orrs	r2, r1
 8000926:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000928:	4a55      	ldr	r2, [pc, #340]	@ (8000a80 <HAL_GPIO_Init+0x2e0>)
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	089b      	lsrs	r3, r3, #2
 800092e:	3302      	adds	r3, #2
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	589b      	ldr	r3, [r3, r2]
 8000934:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	2203      	movs	r2, #3
 800093a:	4013      	ands	r3, r2
 800093c:	009b      	lsls	r3, r3, #2
 800093e:	220f      	movs	r2, #15
 8000940:	409a      	lsls	r2, r3
 8000942:	0013      	movs	r3, r2
 8000944:	43da      	mvns	r2, r3
 8000946:	693b      	ldr	r3, [r7, #16]
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800094c:	687a      	ldr	r2, [r7, #4]
 800094e:	23a0      	movs	r3, #160	@ 0xa0
 8000950:	05db      	lsls	r3, r3, #23
 8000952:	429a      	cmp	r2, r3
 8000954:	d01f      	beq.n	8000996 <HAL_GPIO_Init+0x1f6>
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a4a      	ldr	r2, [pc, #296]	@ (8000a84 <HAL_GPIO_Init+0x2e4>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d019      	beq.n	8000992 <HAL_GPIO_Init+0x1f2>
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a49      	ldr	r2, [pc, #292]	@ (8000a88 <HAL_GPIO_Init+0x2e8>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d013      	beq.n	800098e <HAL_GPIO_Init+0x1ee>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a48      	ldr	r2, [pc, #288]	@ (8000a8c <HAL_GPIO_Init+0x2ec>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d00d      	beq.n	800098a <HAL_GPIO_Init+0x1ea>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a47      	ldr	r2, [pc, #284]	@ (8000a90 <HAL_GPIO_Init+0x2f0>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d007      	beq.n	8000986 <HAL_GPIO_Init+0x1e6>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a46      	ldr	r2, [pc, #280]	@ (8000a94 <HAL_GPIO_Init+0x2f4>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d101      	bne.n	8000982 <HAL_GPIO_Init+0x1e2>
 800097e:	2305      	movs	r3, #5
 8000980:	e00a      	b.n	8000998 <HAL_GPIO_Init+0x1f8>
 8000982:	2306      	movs	r3, #6
 8000984:	e008      	b.n	8000998 <HAL_GPIO_Init+0x1f8>
 8000986:	2304      	movs	r3, #4
 8000988:	e006      	b.n	8000998 <HAL_GPIO_Init+0x1f8>
 800098a:	2303      	movs	r3, #3
 800098c:	e004      	b.n	8000998 <HAL_GPIO_Init+0x1f8>
 800098e:	2302      	movs	r3, #2
 8000990:	e002      	b.n	8000998 <HAL_GPIO_Init+0x1f8>
 8000992:	2301      	movs	r3, #1
 8000994:	e000      	b.n	8000998 <HAL_GPIO_Init+0x1f8>
 8000996:	2300      	movs	r3, #0
 8000998:	697a      	ldr	r2, [r7, #20]
 800099a:	2103      	movs	r1, #3
 800099c:	400a      	ands	r2, r1
 800099e:	0092      	lsls	r2, r2, #2
 80009a0:	4093      	lsls	r3, r2
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009a8:	4935      	ldr	r1, [pc, #212]	@ (8000a80 <HAL_GPIO_Init+0x2e0>)
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	089b      	lsrs	r3, r3, #2
 80009ae:	3302      	adds	r3, #2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009b6:	4b38      	ldr	r3, [pc, #224]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	43da      	mvns	r2, r3
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	4013      	ands	r3, r2
 80009c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685a      	ldr	r2, [r3, #4]
 80009ca:	2380      	movs	r3, #128	@ 0x80
 80009cc:	035b      	lsls	r3, r3, #13
 80009ce:	4013      	ands	r3, r2
 80009d0:	d003      	beq.n	80009da <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	4313      	orrs	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009da:	4b2f      	ldr	r3, [pc, #188]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80009e0:	4b2d      	ldr	r3, [pc, #180]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	43da      	mvns	r2, r3
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	4013      	ands	r3, r2
 80009ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685a      	ldr	r2, [r3, #4]
 80009f4:	2380      	movs	r3, #128	@ 0x80
 80009f6:	039b      	lsls	r3, r3, #14
 80009f8:	4013      	ands	r3, r2
 80009fa:	d003      	beq.n	8000a04 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80009fc:	693a      	ldr	r2, [r7, #16]
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	4313      	orrs	r3, r2
 8000a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a04:	4b24      	ldr	r3, [pc, #144]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000a0a:	4b23      	ldr	r3, [pc, #140]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	43da      	mvns	r2, r3
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	4013      	ands	r3, r2
 8000a18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685a      	ldr	r2, [r3, #4]
 8000a1e:	2380      	movs	r3, #128	@ 0x80
 8000a20:	029b      	lsls	r3, r3, #10
 8000a22:	4013      	ands	r3, r2
 8000a24:	d003      	beq.n	8000a2e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a34:	4b18      	ldr	r3, [pc, #96]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	43da      	mvns	r2, r3
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	4013      	ands	r3, r2
 8000a42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685a      	ldr	r2, [r3, #4]
 8000a48:	2380      	movs	r3, #128	@ 0x80
 8000a4a:	025b      	lsls	r3, r3, #9
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	d003      	beq.n	8000a58 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a58:	4b0f      	ldr	r3, [pc, #60]	@ (8000a98 <HAL_GPIO_Init+0x2f8>)
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	3301      	adds	r3, #1
 8000a62:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	40da      	lsrs	r2, r3
 8000a6c:	1e13      	subs	r3, r2, #0
 8000a6e:	d000      	beq.n	8000a72 <HAL_GPIO_Init+0x2d2>
 8000a70:	e6a2      	b.n	80007b8 <HAL_GPIO_Init+0x18>
  }
}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b006      	add	sp, #24
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	40010000 	.word	0x40010000
 8000a84:	50000400 	.word	0x50000400
 8000a88:	50000800 	.word	0x50000800
 8000a8c:	50000c00 	.word	0x50000c00
 8000a90:	50001000 	.word	0x50001000
 8000a94:	50001c00 	.word	0x50001c00
 8000a98:	40010400 	.word	0x40010400

08000a9c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	0008      	movs	r0, r1
 8000aa6:	0011      	movs	r1, r2
 8000aa8:	1cbb      	adds	r3, r7, #2
 8000aaa:	1c02      	adds	r2, r0, #0
 8000aac:	801a      	strh	r2, [r3, #0]
 8000aae:	1c7b      	adds	r3, r7, #1
 8000ab0:	1c0a      	adds	r2, r1, #0
 8000ab2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ab4:	1c7b      	adds	r3, r7, #1
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d004      	beq.n	8000ac6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000abc:	1cbb      	adds	r3, r7, #2
 8000abe:	881a      	ldrh	r2, [r3, #0]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000ac4:	e003      	b.n	8000ace <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000ac6:	1cbb      	adds	r3, r7, #2
 8000ac8:	881a      	ldrh	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ace:	46c0      	nop			@ (mov r8, r8)
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b002      	add	sp, #8
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b084      	sub	sp, #16
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
 8000ade:	000a      	movs	r2, r1
 8000ae0:	1cbb      	adds	r3, r7, #2
 8000ae2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	695b      	ldr	r3, [r3, #20]
 8000ae8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000aea:	1cbb      	adds	r3, r7, #2
 8000aec:	881b      	ldrh	r3, [r3, #0]
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	4013      	ands	r3, r2
 8000af2:	041a      	lsls	r2, r3, #16
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	43db      	mvns	r3, r3
 8000af8:	1cb9      	adds	r1, r7, #2
 8000afa:	8809      	ldrh	r1, [r1, #0]
 8000afc:	400b      	ands	r3, r1
 8000afe:	431a      	orrs	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	619a      	str	r2, [r3, #24]
}
 8000b04:	46c0      	nop			@ (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b004      	add	sp, #16
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b0c:	b5b0      	push	{r4, r5, r7, lr}
 8000b0e:	b08a      	sub	sp, #40	@ 0x28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d102      	bne.n	8000b20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	f000 fbbf 	bl	800129e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b20:	4bc9      	ldr	r3, [pc, #804]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	220c      	movs	r2, #12
 8000b26:	4013      	ands	r3, r2
 8000b28:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b2a:	4bc7      	ldr	r3, [pc, #796]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000b2c:	68da      	ldr	r2, [r3, #12]
 8000b2e:	2380      	movs	r3, #128	@ 0x80
 8000b30:	025b      	lsls	r3, r3, #9
 8000b32:	4013      	ands	r3, r2
 8000b34:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	d100      	bne.n	8000b42 <HAL_RCC_OscConfig+0x36>
 8000b40:	e07e      	b.n	8000c40 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	2b08      	cmp	r3, #8
 8000b46:	d007      	beq.n	8000b58 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	2b0c      	cmp	r3, #12
 8000b4c:	d112      	bne.n	8000b74 <HAL_RCC_OscConfig+0x68>
 8000b4e:	69ba      	ldr	r2, [r7, #24]
 8000b50:	2380      	movs	r3, #128	@ 0x80
 8000b52:	025b      	lsls	r3, r3, #9
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d10d      	bne.n	8000b74 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b58:	4bbb      	ldr	r3, [pc, #748]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	2380      	movs	r3, #128	@ 0x80
 8000b5e:	029b      	lsls	r3, r3, #10
 8000b60:	4013      	ands	r3, r2
 8000b62:	d100      	bne.n	8000b66 <HAL_RCC_OscConfig+0x5a>
 8000b64:	e06b      	b.n	8000c3e <HAL_RCC_OscConfig+0x132>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d167      	bne.n	8000c3e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	f000 fb95 	bl	800129e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	685a      	ldr	r2, [r3, #4]
 8000b78:	2380      	movs	r3, #128	@ 0x80
 8000b7a:	025b      	lsls	r3, r3, #9
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d107      	bne.n	8000b90 <HAL_RCC_OscConfig+0x84>
 8000b80:	4bb1      	ldr	r3, [pc, #708]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	4bb0      	ldr	r3, [pc, #704]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000b86:	2180      	movs	r1, #128	@ 0x80
 8000b88:	0249      	lsls	r1, r1, #9
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	e027      	b.n	8000be0 <HAL_RCC_OscConfig+0xd4>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	685a      	ldr	r2, [r3, #4]
 8000b94:	23a0      	movs	r3, #160	@ 0xa0
 8000b96:	02db      	lsls	r3, r3, #11
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d10e      	bne.n	8000bba <HAL_RCC_OscConfig+0xae>
 8000b9c:	4baa      	ldr	r3, [pc, #680]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4ba9      	ldr	r3, [pc, #676]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000ba2:	2180      	movs	r1, #128	@ 0x80
 8000ba4:	02c9      	lsls	r1, r1, #11
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	4ba7      	ldr	r3, [pc, #668]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	4ba6      	ldr	r3, [pc, #664]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000bb0:	2180      	movs	r1, #128	@ 0x80
 8000bb2:	0249      	lsls	r1, r1, #9
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	e012      	b.n	8000be0 <HAL_RCC_OscConfig+0xd4>
 8000bba:	4ba3      	ldr	r3, [pc, #652]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	4ba2      	ldr	r3, [pc, #648]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000bc0:	49a2      	ldr	r1, [pc, #648]	@ (8000e4c <HAL_RCC_OscConfig+0x340>)
 8000bc2:	400a      	ands	r2, r1
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	4ba0      	ldr	r3, [pc, #640]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	2380      	movs	r3, #128	@ 0x80
 8000bcc:	025b      	lsls	r3, r3, #9
 8000bce:	4013      	ands	r3, r2
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	4b9c      	ldr	r3, [pc, #624]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	4b9b      	ldr	r3, [pc, #620]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000bda:	499d      	ldr	r1, [pc, #628]	@ (8000e50 <HAL_RCC_OscConfig+0x344>)
 8000bdc:	400a      	ands	r2, r1
 8000bde:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d015      	beq.n	8000c14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be8:	f7ff fcec 	bl	80005c4 <HAL_GetTick>
 8000bec:	0003      	movs	r3, r0
 8000bee:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000bf0:	e009      	b.n	8000c06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bf2:	f7ff fce7 	bl	80005c4 <HAL_GetTick>
 8000bf6:	0002      	movs	r2, r0
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	2b64      	cmp	r3, #100	@ 0x64
 8000bfe:	d902      	bls.n	8000c06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c00:	2303      	movs	r3, #3
 8000c02:	f000 fb4c 	bl	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000c06:	4b90      	ldr	r3, [pc, #576]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	2380      	movs	r3, #128	@ 0x80
 8000c0c:	029b      	lsls	r3, r3, #10
 8000c0e:	4013      	ands	r3, r2
 8000c10:	d0ef      	beq.n	8000bf2 <HAL_RCC_OscConfig+0xe6>
 8000c12:	e015      	b.n	8000c40 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c14:	f7ff fcd6 	bl	80005c4 <HAL_GetTick>
 8000c18:	0003      	movs	r3, r0
 8000c1a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c1c:	e008      	b.n	8000c30 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c1e:	f7ff fcd1 	bl	80005c4 <HAL_GetTick>
 8000c22:	0002      	movs	r2, r0
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	1ad3      	subs	r3, r2, r3
 8000c28:	2b64      	cmp	r3, #100	@ 0x64
 8000c2a:	d901      	bls.n	8000c30 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000c2c:	2303      	movs	r3, #3
 8000c2e:	e336      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c30:	4b85      	ldr	r3, [pc, #532]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	2380      	movs	r3, #128	@ 0x80
 8000c36:	029b      	lsls	r3, r3, #10
 8000c38:	4013      	ands	r3, r2
 8000c3a:	d1f0      	bne.n	8000c1e <HAL_RCC_OscConfig+0x112>
 8000c3c:	e000      	b.n	8000c40 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c3e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2202      	movs	r2, #2
 8000c46:	4013      	ands	r3, r2
 8000c48:	d100      	bne.n	8000c4c <HAL_RCC_OscConfig+0x140>
 8000c4a:	e099      	b.n	8000d80 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c54:	2220      	movs	r2, #32
 8000c56:	4013      	ands	r3, r2
 8000c58:	d009      	beq.n	8000c6e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000c5a:	4b7b      	ldr	r3, [pc, #492]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	4b7a      	ldr	r3, [pc, #488]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000c60:	2120      	movs	r1, #32
 8000c62:	430a      	orrs	r2, r1
 8000c64:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c68:	2220      	movs	r2, #32
 8000c6a:	4393      	bics	r3, r2
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	2b04      	cmp	r3, #4
 8000c72:	d005      	beq.n	8000c80 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	2b0c      	cmp	r3, #12
 8000c78:	d13e      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x1ec>
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d13b      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000c80:	4b71      	ldr	r3, [pc, #452]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2204      	movs	r2, #4
 8000c86:	4013      	ands	r3, r2
 8000c88:	d004      	beq.n	8000c94 <HAL_RCC_OscConfig+0x188>
 8000c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d101      	bne.n	8000c94 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e304      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c94:	4b6c      	ldr	r3, [pc, #432]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	4a6e      	ldr	r2, [pc, #440]	@ (8000e54 <HAL_RCC_OscConfig+0x348>)
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	0019      	movs	r1, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	691b      	ldr	r3, [r3, #16]
 8000ca2:	021a      	lsls	r2, r3, #8
 8000ca4:	4b68      	ldr	r3, [pc, #416]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000caa:	4b67      	ldr	r3, [pc, #412]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2209      	movs	r2, #9
 8000cb0:	4393      	bics	r3, r2
 8000cb2:	0019      	movs	r1, r3
 8000cb4:	4b64      	ldr	r3, [pc, #400]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cb8:	430a      	orrs	r2, r1
 8000cba:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000cbc:	f000 fc42 	bl	8001544 <HAL_RCC_GetSysClockFreq>
 8000cc0:	0001      	movs	r1, r0
 8000cc2:	4b61      	ldr	r3, [pc, #388]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	091b      	lsrs	r3, r3, #4
 8000cc8:	220f      	movs	r2, #15
 8000cca:	4013      	ands	r3, r2
 8000ccc:	4a62      	ldr	r2, [pc, #392]	@ (8000e58 <HAL_RCC_OscConfig+0x34c>)
 8000cce:	5cd3      	ldrb	r3, [r2, r3]
 8000cd0:	000a      	movs	r2, r1
 8000cd2:	40da      	lsrs	r2, r3
 8000cd4:	4b61      	ldr	r3, [pc, #388]	@ (8000e5c <HAL_RCC_OscConfig+0x350>)
 8000cd6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000cd8:	4b61      	ldr	r3, [pc, #388]	@ (8000e60 <HAL_RCC_OscConfig+0x354>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2513      	movs	r5, #19
 8000cde:	197c      	adds	r4, r7, r5
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f7ff fc29 	bl	8000538 <HAL_InitTick>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000cea:	197b      	adds	r3, r7, r5
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d046      	beq.n	8000d80 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8000cf2:	197b      	adds	r3, r7, r5
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	e2d2      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d027      	beq.n	8000d4e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000cfe:	4b52      	ldr	r3, [pc, #328]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2209      	movs	r2, #9
 8000d04:	4393      	bics	r3, r2
 8000d06:	0019      	movs	r1, r3
 8000d08:	4b4f      	ldr	r3, [pc, #316]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d10:	f7ff fc58 	bl	80005c4 <HAL_GetTick>
 8000d14:	0003      	movs	r3, r0
 8000d16:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d18:	e008      	b.n	8000d2c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d1a:	f7ff fc53 	bl	80005c4 <HAL_GetTick>
 8000d1e:	0002      	movs	r2, r0
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d901      	bls.n	8000d2c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	e2b8      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d2c:	4b46      	ldr	r3, [pc, #280]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2204      	movs	r2, #4
 8000d32:	4013      	ands	r3, r2
 8000d34:	d0f1      	beq.n	8000d1a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d36:	4b44      	ldr	r3, [pc, #272]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	4a46      	ldr	r2, [pc, #280]	@ (8000e54 <HAL_RCC_OscConfig+0x348>)
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	0019      	movs	r1, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	021a      	lsls	r2, r3, #8
 8000d46:	4b40      	ldr	r3, [pc, #256]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	e018      	b.n	8000d80 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4b3d      	ldr	r3, [pc, #244]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d54:	2101      	movs	r1, #1
 8000d56:	438a      	bics	r2, r1
 8000d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d5a:	f7ff fc33 	bl	80005c4 <HAL_GetTick>
 8000d5e:	0003      	movs	r3, r0
 8000d60:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d62:	e008      	b.n	8000d76 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d64:	f7ff fc2e 	bl	80005c4 <HAL_GetTick>
 8000d68:	0002      	movs	r2, r0
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	2b02      	cmp	r3, #2
 8000d70:	d901      	bls.n	8000d76 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8000d72:	2303      	movs	r3, #3
 8000d74:	e293      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d76:	4b34      	ldr	r3, [pc, #208]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	2204      	movs	r2, #4
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	d1f1      	bne.n	8000d64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2210      	movs	r2, #16
 8000d86:	4013      	ands	r3, r2
 8000d88:	d100      	bne.n	8000d8c <HAL_RCC_OscConfig+0x280>
 8000d8a:	e0a2      	b.n	8000ed2 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d8c:	69fb      	ldr	r3, [r7, #28]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d140      	bne.n	8000e14 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d92:	4b2d      	ldr	r3, [pc, #180]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	2380      	movs	r3, #128	@ 0x80
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	d005      	beq.n	8000daa <HAL_RCC_OscConfig+0x29e>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e279      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000daa:	4b27      	ldr	r3, [pc, #156]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	4a2d      	ldr	r2, [pc, #180]	@ (8000e64 <HAL_RCC_OscConfig+0x358>)
 8000db0:	4013      	ands	r3, r2
 8000db2:	0019      	movs	r1, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000db8:	4b23      	ldr	r3, [pc, #140]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dbe:	4b22      	ldr	r3, [pc, #136]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	021b      	lsls	r3, r3, #8
 8000dc4:	0a19      	lsrs	r1, r3, #8
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6a1b      	ldr	r3, [r3, #32]
 8000dca:	061a      	lsls	r2, r3, #24
 8000dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dd6:	0b5b      	lsrs	r3, r3, #13
 8000dd8:	3301      	adds	r3, #1
 8000dda:	2280      	movs	r2, #128	@ 0x80
 8000ddc:	0212      	lsls	r2, r2, #8
 8000dde:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000de0:	4b19      	ldr	r3, [pc, #100]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	091b      	lsrs	r3, r3, #4
 8000de6:	210f      	movs	r1, #15
 8000de8:	400b      	ands	r3, r1
 8000dea:	491b      	ldr	r1, [pc, #108]	@ (8000e58 <HAL_RCC_OscConfig+0x34c>)
 8000dec:	5ccb      	ldrb	r3, [r1, r3]
 8000dee:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000df0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <HAL_RCC_OscConfig+0x350>)
 8000df2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8000df4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e60 <HAL_RCC_OscConfig+0x354>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2513      	movs	r5, #19
 8000dfa:	197c      	adds	r4, r7, r5
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f7ff fb9b 	bl	8000538 <HAL_InitTick>
 8000e02:	0003      	movs	r3, r0
 8000e04:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8000e06:	197b      	adds	r3, r7, r5
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d061      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8000e0e:	197b      	adds	r3, r7, r5
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	e244      	b.n	800129e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	69db      	ldr	r3, [r3, #28]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d040      	beq.n	8000e9e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <HAL_RCC_OscConfig+0x33c>)
 8000e22:	2180      	movs	r1, #128	@ 0x80
 8000e24:	0049      	lsls	r1, r1, #1
 8000e26:	430a      	orrs	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2a:	f7ff fbcb 	bl	80005c4 <HAL_GetTick>
 8000e2e:	0003      	movs	r3, r0
 8000e30:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e32:	e019      	b.n	8000e68 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e34:	f7ff fbc6 	bl	80005c4 <HAL_GetTick>
 8000e38:	0002      	movs	r2, r0
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d912      	bls.n	8000e68 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e22b      	b.n	800129e <HAL_RCC_OscConfig+0x792>
 8000e46:	46c0      	nop			@ (mov r8, r8)
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	fffeffff 	.word	0xfffeffff
 8000e50:	fffbffff 	.word	0xfffbffff
 8000e54:	ffffe0ff 	.word	0xffffe0ff
 8000e58:	080019fc 	.word	0x080019fc
 8000e5c:	20000000 	.word	0x20000000
 8000e60:	20000004 	.word	0x20000004
 8000e64:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e68:	4bca      	ldr	r3, [pc, #808]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	2380      	movs	r3, #128	@ 0x80
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	4013      	ands	r3, r2
 8000e72:	d0df      	beq.n	8000e34 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e74:	4bc7      	ldr	r3, [pc, #796]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	4ac7      	ldr	r2, [pc, #796]	@ (8001198 <HAL_RCC_OscConfig+0x68c>)
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	0019      	movs	r1, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e82:	4bc4      	ldr	r3, [pc, #784]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000e84:	430a      	orrs	r2, r1
 8000e86:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e88:	4bc2      	ldr	r3, [pc, #776]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	021b      	lsls	r3, r3, #8
 8000e8e:	0a19      	lsrs	r1, r3, #8
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a1b      	ldr	r3, [r3, #32]
 8000e94:	061a      	lsls	r2, r3, #24
 8000e96:	4bbf      	ldr	r3, [pc, #764]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	e019      	b.n	8000ed2 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e9e:	4bbd      	ldr	r3, [pc, #756]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	4bbc      	ldr	r3, [pc, #752]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000ea4:	49bd      	ldr	r1, [pc, #756]	@ (800119c <HAL_RCC_OscConfig+0x690>)
 8000ea6:	400a      	ands	r2, r1
 8000ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eaa:	f7ff fb8b 	bl	80005c4 <HAL_GetTick>
 8000eae:	0003      	movs	r3, r0
 8000eb0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000eb2:	e008      	b.n	8000ec6 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000eb4:	f7ff fb86 	bl	80005c4 <HAL_GetTick>
 8000eb8:	0002      	movs	r2, r0
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e1eb      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000ec6:	4bb3      	ldr	r3, [pc, #716]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	2380      	movs	r3, #128	@ 0x80
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	4013      	ands	r3, r2
 8000ed0:	d1f0      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2208      	movs	r2, #8
 8000ed8:	4013      	ands	r3, r2
 8000eda:	d036      	beq.n	8000f4a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	695b      	ldr	r3, [r3, #20]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d019      	beq.n	8000f18 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ee4:	4bab      	ldr	r3, [pc, #684]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000ee6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000ee8:	4baa      	ldr	r3, [pc, #680]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000eea:	2101      	movs	r1, #1
 8000eec:	430a      	orrs	r2, r1
 8000eee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef0:	f7ff fb68 	bl	80005c4 <HAL_GetTick>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000ef8:	e008      	b.n	8000f0c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000efa:	f7ff fb63 	bl	80005c4 <HAL_GetTick>
 8000efe:	0002      	movs	r2, r0
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d901      	bls.n	8000f0c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	e1c8      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000f0c:	4ba1      	ldr	r3, [pc, #644]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f10:	2202      	movs	r2, #2
 8000f12:	4013      	ands	r3, r2
 8000f14:	d0f1      	beq.n	8000efa <HAL_RCC_OscConfig+0x3ee>
 8000f16:	e018      	b.n	8000f4a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f18:	4b9e      	ldr	r3, [pc, #632]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000f1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000f1c:	4b9d      	ldr	r3, [pc, #628]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000f1e:	2101      	movs	r1, #1
 8000f20:	438a      	bics	r2, r1
 8000f22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f24:	f7ff fb4e 	bl	80005c4 <HAL_GetTick>
 8000f28:	0003      	movs	r3, r0
 8000f2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f2c:	e008      	b.n	8000f40 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f2e:	f7ff fb49 	bl	80005c4 <HAL_GetTick>
 8000f32:	0002      	movs	r2, r0
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d901      	bls.n	8000f40 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e1ae      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f40:	4b94      	ldr	r3, [pc, #592]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f44:	2202      	movs	r2, #2
 8000f46:	4013      	ands	r3, r2
 8000f48:	d1f1      	bne.n	8000f2e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	2204      	movs	r2, #4
 8000f50:	4013      	ands	r3, r2
 8000f52:	d100      	bne.n	8000f56 <HAL_RCC_OscConfig+0x44a>
 8000f54:	e0ae      	b.n	80010b4 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f56:	2023      	movs	r0, #35	@ 0x23
 8000f58:	183b      	adds	r3, r7, r0
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f5e:	4b8d      	ldr	r3, [pc, #564]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000f60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f62:	2380      	movs	r3, #128	@ 0x80
 8000f64:	055b      	lsls	r3, r3, #21
 8000f66:	4013      	ands	r3, r2
 8000f68:	d109      	bne.n	8000f7e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f6a:	4b8a      	ldr	r3, [pc, #552]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000f6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f6e:	4b89      	ldr	r3, [pc, #548]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000f70:	2180      	movs	r1, #128	@ 0x80
 8000f72:	0549      	lsls	r1, r1, #21
 8000f74:	430a      	orrs	r2, r1
 8000f76:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8000f78:	183b      	adds	r3, r7, r0
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f7e:	4b88      	ldr	r3, [pc, #544]	@ (80011a0 <HAL_RCC_OscConfig+0x694>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	2380      	movs	r3, #128	@ 0x80
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4013      	ands	r3, r2
 8000f88:	d11a      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f8a:	4b85      	ldr	r3, [pc, #532]	@ (80011a0 <HAL_RCC_OscConfig+0x694>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	4b84      	ldr	r3, [pc, #528]	@ (80011a0 <HAL_RCC_OscConfig+0x694>)
 8000f90:	2180      	movs	r1, #128	@ 0x80
 8000f92:	0049      	lsls	r1, r1, #1
 8000f94:	430a      	orrs	r2, r1
 8000f96:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f98:	f7ff fb14 	bl	80005c4 <HAL_GetTick>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fa2:	f7ff fb0f 	bl	80005c4 <HAL_GetTick>
 8000fa6:	0002      	movs	r2, r0
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b64      	cmp	r3, #100	@ 0x64
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e174      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb4:	4b7a      	ldr	r3, [pc, #488]	@ (80011a0 <HAL_RCC_OscConfig+0x694>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	2380      	movs	r3, #128	@ 0x80
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d0f0      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	2380      	movs	r3, #128	@ 0x80
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d107      	bne.n	8000fdc <HAL_RCC_OscConfig+0x4d0>
 8000fcc:	4b71      	ldr	r3, [pc, #452]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000fce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000fd0:	4b70      	ldr	r3, [pc, #448]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000fd2:	2180      	movs	r1, #128	@ 0x80
 8000fd4:	0049      	lsls	r1, r1, #1
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	651a      	str	r2, [r3, #80]	@ 0x50
 8000fda:	e031      	b.n	8001040 <HAL_RCC_OscConfig+0x534>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d10c      	bne.n	8000ffe <HAL_RCC_OscConfig+0x4f2>
 8000fe4:	4b6b      	ldr	r3, [pc, #428]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000fe6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000fe8:	4b6a      	ldr	r3, [pc, #424]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000fea:	496c      	ldr	r1, [pc, #432]	@ (800119c <HAL_RCC_OscConfig+0x690>)
 8000fec:	400a      	ands	r2, r1
 8000fee:	651a      	str	r2, [r3, #80]	@ 0x50
 8000ff0:	4b68      	ldr	r3, [pc, #416]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000ff2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000ff4:	4b67      	ldr	r3, [pc, #412]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8000ff6:	496b      	ldr	r1, [pc, #428]	@ (80011a4 <HAL_RCC_OscConfig+0x698>)
 8000ff8:	400a      	ands	r2, r1
 8000ffa:	651a      	str	r2, [r3, #80]	@ 0x50
 8000ffc:	e020      	b.n	8001040 <HAL_RCC_OscConfig+0x534>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	23a0      	movs	r3, #160	@ 0xa0
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	429a      	cmp	r2, r3
 8001008:	d10e      	bne.n	8001028 <HAL_RCC_OscConfig+0x51c>
 800100a:	4b62      	ldr	r3, [pc, #392]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800100c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800100e:	4b61      	ldr	r3, [pc, #388]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8001010:	2180      	movs	r1, #128	@ 0x80
 8001012:	00c9      	lsls	r1, r1, #3
 8001014:	430a      	orrs	r2, r1
 8001016:	651a      	str	r2, [r3, #80]	@ 0x50
 8001018:	4b5e      	ldr	r3, [pc, #376]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800101a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800101c:	4b5d      	ldr	r3, [pc, #372]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800101e:	2180      	movs	r1, #128	@ 0x80
 8001020:	0049      	lsls	r1, r1, #1
 8001022:	430a      	orrs	r2, r1
 8001024:	651a      	str	r2, [r3, #80]	@ 0x50
 8001026:	e00b      	b.n	8001040 <HAL_RCC_OscConfig+0x534>
 8001028:	4b5a      	ldr	r3, [pc, #360]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800102a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800102c:	4b59      	ldr	r3, [pc, #356]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800102e:	495b      	ldr	r1, [pc, #364]	@ (800119c <HAL_RCC_OscConfig+0x690>)
 8001030:	400a      	ands	r2, r1
 8001032:	651a      	str	r2, [r3, #80]	@ 0x50
 8001034:	4b57      	ldr	r3, [pc, #348]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8001036:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001038:	4b56      	ldr	r3, [pc, #344]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800103a:	495a      	ldr	r1, [pc, #360]	@ (80011a4 <HAL_RCC_OscConfig+0x698>)
 800103c:	400a      	ands	r2, r1
 800103e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d015      	beq.n	8001074 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001048:	f7ff fabc 	bl	80005c4 <HAL_GetTick>
 800104c:	0003      	movs	r3, r0
 800104e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001050:	e009      	b.n	8001066 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001052:	f7ff fab7 	bl	80005c4 <HAL_GetTick>
 8001056:	0002      	movs	r2, r0
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	4a52      	ldr	r2, [pc, #328]	@ (80011a8 <HAL_RCC_OscConfig+0x69c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d901      	bls.n	8001066 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e11b      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001066:	4b4b      	ldr	r3, [pc, #300]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8001068:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800106a:	2380      	movs	r3, #128	@ 0x80
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	4013      	ands	r3, r2
 8001070:	d0ef      	beq.n	8001052 <HAL_RCC_OscConfig+0x546>
 8001072:	e014      	b.n	800109e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001074:	f7ff faa6 	bl	80005c4 <HAL_GetTick>
 8001078:	0003      	movs	r3, r0
 800107a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800107c:	e009      	b.n	8001092 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800107e:	f7ff faa1 	bl	80005c4 <HAL_GetTick>
 8001082:	0002      	movs	r2, r0
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	4a47      	ldr	r2, [pc, #284]	@ (80011a8 <HAL_RCC_OscConfig+0x69c>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d901      	bls.n	8001092 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e105      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001092:	4b40      	ldr	r3, [pc, #256]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8001094:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001096:	2380      	movs	r3, #128	@ 0x80
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	4013      	ands	r3, r2
 800109c:	d1ef      	bne.n	800107e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800109e:	2323      	movs	r3, #35	@ 0x23
 80010a0:	18fb      	adds	r3, r7, r3
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d105      	bne.n	80010b4 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010a8:	4b3a      	ldr	r3, [pc, #232]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 80010aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010ac:	4b39      	ldr	r3, [pc, #228]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 80010ae:	493f      	ldr	r1, [pc, #252]	@ (80011ac <HAL_RCC_OscConfig+0x6a0>)
 80010b0:	400a      	ands	r2, r1
 80010b2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2220      	movs	r2, #32
 80010ba:	4013      	ands	r3, r2
 80010bc:	d049      	beq.n	8001152 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	699b      	ldr	r3, [r3, #24]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d026      	beq.n	8001114 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80010c6:	4b33      	ldr	r3, [pc, #204]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	4b32      	ldr	r3, [pc, #200]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 80010cc:	2101      	movs	r1, #1
 80010ce:	430a      	orrs	r2, r1
 80010d0:	609a      	str	r2, [r3, #8]
 80010d2:	4b30      	ldr	r3, [pc, #192]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 80010d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 80010d8:	2101      	movs	r1, #1
 80010da:	430a      	orrs	r2, r1
 80010dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80010de:	4b34      	ldr	r3, [pc, #208]	@ (80011b0 <HAL_RCC_OscConfig+0x6a4>)
 80010e0:	6a1a      	ldr	r2, [r3, #32]
 80010e2:	4b33      	ldr	r3, [pc, #204]	@ (80011b0 <HAL_RCC_OscConfig+0x6a4>)
 80010e4:	2180      	movs	r1, #128	@ 0x80
 80010e6:	0189      	lsls	r1, r1, #6
 80010e8:	430a      	orrs	r2, r1
 80010ea:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ec:	f7ff fa6a 	bl	80005c4 <HAL_GetTick>
 80010f0:	0003      	movs	r3, r0
 80010f2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80010f4:	e008      	b.n	8001108 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010f6:	f7ff fa65 	bl	80005c4 <HAL_GetTick>
 80010fa:	0002      	movs	r2, r0
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e0ca      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001108:	4b22      	ldr	r3, [pc, #136]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	2202      	movs	r2, #2
 800110e:	4013      	ands	r3, r2
 8001110:	d0f1      	beq.n	80010f6 <HAL_RCC_OscConfig+0x5ea>
 8001112:	e01e      	b.n	8001152 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001114:	4b1f      	ldr	r3, [pc, #124]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8001116:	689a      	ldr	r2, [r3, #8]
 8001118:	4b1e      	ldr	r3, [pc, #120]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800111a:	2101      	movs	r1, #1
 800111c:	438a      	bics	r2, r1
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	4b23      	ldr	r3, [pc, #140]	@ (80011b0 <HAL_RCC_OscConfig+0x6a4>)
 8001122:	6a1a      	ldr	r2, [r3, #32]
 8001124:	4b22      	ldr	r3, [pc, #136]	@ (80011b0 <HAL_RCC_OscConfig+0x6a4>)
 8001126:	4923      	ldr	r1, [pc, #140]	@ (80011b4 <HAL_RCC_OscConfig+0x6a8>)
 8001128:	400a      	ands	r2, r1
 800112a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112c:	f7ff fa4a 	bl	80005c4 <HAL_GetTick>
 8001130:	0003      	movs	r3, r0
 8001132:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001134:	e008      	b.n	8001148 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001136:	f7ff fa45 	bl	80005c4 <HAL_GetTick>
 800113a:	0002      	movs	r2, r0
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	2b02      	cmp	r3, #2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e0aa      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	2202      	movs	r2, #2
 800114e:	4013      	ands	r3, r2
 8001150:	d1f1      	bne.n	8001136 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001156:	2b00      	cmp	r3, #0
 8001158:	d100      	bne.n	800115c <HAL_RCC_OscConfig+0x650>
 800115a:	e09f      	b.n	800129c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	2b0c      	cmp	r3, #12
 8001160:	d100      	bne.n	8001164 <HAL_RCC_OscConfig+0x658>
 8001162:	e078      	b.n	8001256 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001168:	2b02      	cmp	r3, #2
 800116a:	d159      	bne.n	8001220 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800116c:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <HAL_RCC_OscConfig+0x688>)
 8001172:	4911      	ldr	r1, [pc, #68]	@ (80011b8 <HAL_RCC_OscConfig+0x6ac>)
 8001174:	400a      	ands	r2, r1
 8001176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001178:	f7ff fa24 	bl	80005c4 <HAL_GetTick>
 800117c:	0003      	movs	r3, r0
 800117e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001180:	e01c      	b.n	80011bc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001182:	f7ff fa1f 	bl	80005c4 <HAL_GetTick>
 8001186:	0002      	movs	r2, r0
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d915      	bls.n	80011bc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e084      	b.n	800129e <HAL_RCC_OscConfig+0x792>
 8001194:	40021000 	.word	0x40021000
 8001198:	ffff1fff 	.word	0xffff1fff
 800119c:	fffffeff 	.word	0xfffffeff
 80011a0:	40007000 	.word	0x40007000
 80011a4:	fffffbff 	.word	0xfffffbff
 80011a8:	00001388 	.word	0x00001388
 80011ac:	efffffff 	.word	0xefffffff
 80011b0:	40010000 	.word	0x40010000
 80011b4:	ffffdfff 	.word	0xffffdfff
 80011b8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80011bc:	4b3a      	ldr	r3, [pc, #232]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	049b      	lsls	r3, r3, #18
 80011c4:	4013      	ands	r3, r2
 80011c6:	d1dc      	bne.n	8001182 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011c8:	4b37      	ldr	r3, [pc, #220]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	4a37      	ldr	r2, [pc, #220]	@ (80012ac <HAL_RCC_OscConfig+0x7a0>)
 80011ce:	4013      	ands	r3, r2
 80011d0:	0019      	movs	r1, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	431a      	orrs	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011e0:	431a      	orrs	r2, r3
 80011e2:	4b31      	ldr	r3, [pc, #196]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 80011e4:	430a      	orrs	r2, r1
 80011e6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011e8:	4b2f      	ldr	r3, [pc, #188]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b2e      	ldr	r3, [pc, #184]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 80011ee:	2180      	movs	r1, #128	@ 0x80
 80011f0:	0449      	lsls	r1, r1, #17
 80011f2:	430a      	orrs	r2, r1
 80011f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f6:	f7ff f9e5 	bl	80005c4 <HAL_GetTick>
 80011fa:	0003      	movs	r3, r0
 80011fc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001200:	f7ff f9e0 	bl	80005c4 <HAL_GetTick>
 8001204:	0002      	movs	r2, r0
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e045      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001212:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	2380      	movs	r3, #128	@ 0x80
 8001218:	049b      	lsls	r3, r3, #18
 800121a:	4013      	ands	r3, r2
 800121c:	d0f0      	beq.n	8001200 <HAL_RCC_OscConfig+0x6f4>
 800121e:	e03d      	b.n	800129c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001220:	4b21      	ldr	r3, [pc, #132]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b20      	ldr	r3, [pc, #128]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 8001226:	4922      	ldr	r1, [pc, #136]	@ (80012b0 <HAL_RCC_OscConfig+0x7a4>)
 8001228:	400a      	ands	r2, r1
 800122a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff f9ca 	bl	80005c4 <HAL_GetTick>
 8001230:	0003      	movs	r3, r0
 8001232:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001234:	e008      	b.n	8001248 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001236:	f7ff f9c5 	bl	80005c4 <HAL_GetTick>
 800123a:	0002      	movs	r2, r0
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d901      	bls.n	8001248 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e02a      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001248:	4b17      	ldr	r3, [pc, #92]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	2380      	movs	r3, #128	@ 0x80
 800124e:	049b      	lsls	r3, r3, #18
 8001250:	4013      	ands	r3, r2
 8001252:	d1f0      	bne.n	8001236 <HAL_RCC_OscConfig+0x72a>
 8001254:	e022      	b.n	800129c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e01d      	b.n	800129e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001262:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <HAL_RCC_OscConfig+0x79c>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	2380      	movs	r3, #128	@ 0x80
 800126c:	025b      	lsls	r3, r3, #9
 800126e:	401a      	ands	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001274:	429a      	cmp	r2, r3
 8001276:	d10f      	bne.n	8001298 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	23f0      	movs	r3, #240	@ 0xf0
 800127c:	039b      	lsls	r3, r3, #14
 800127e:	401a      	ands	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001284:	429a      	cmp	r2, r3
 8001286:	d107      	bne.n	8001298 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	23c0      	movs	r3, #192	@ 0xc0
 800128c:	041b      	lsls	r3, r3, #16
 800128e:	401a      	ands	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001294:	429a      	cmp	r2, r3
 8001296:	d001      	beq.n	800129c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e000      	b.n	800129e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800129c:	2300      	movs	r3, #0
}
 800129e:	0018      	movs	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	b00a      	add	sp, #40	@ 0x28
 80012a4:	bdb0      	pop	{r4, r5, r7, pc}
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	40021000 	.word	0x40021000
 80012ac:	ff02ffff 	.word	0xff02ffff
 80012b0:	feffffff 	.word	0xfeffffff

080012b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b4:	b5b0      	push	{r4, r5, r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d101      	bne.n	80012c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e128      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012c8:	4b96      	ldr	r3, [pc, #600]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2201      	movs	r2, #1
 80012ce:	4013      	ands	r3, r2
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d91e      	bls.n	8001314 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d6:	4b93      	ldr	r3, [pc, #588]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2201      	movs	r2, #1
 80012dc:	4393      	bics	r3, r2
 80012de:	0019      	movs	r1, r3
 80012e0:	4b90      	ldr	r3, [pc, #576]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80012e8:	f7ff f96c 	bl	80005c4 <HAL_GetTick>
 80012ec:	0003      	movs	r3, r0
 80012ee:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f0:	e009      	b.n	8001306 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012f2:	f7ff f967 	bl	80005c4 <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	4a8a      	ldr	r2, [pc, #552]	@ (8001528 <HAL_RCC_ClockConfig+0x274>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e109      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001306:	4b87      	ldr	r3, [pc, #540]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2201      	movs	r2, #1
 800130c:	4013      	ands	r3, r2
 800130e:	683a      	ldr	r2, [r7, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	d1ee      	bne.n	80012f2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2202      	movs	r2, #2
 800131a:	4013      	ands	r3, r2
 800131c:	d009      	beq.n	8001332 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800131e:	4b83      	ldr	r3, [pc, #524]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	22f0      	movs	r2, #240	@ 0xf0
 8001324:	4393      	bics	r3, r2
 8001326:	0019      	movs	r1, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689a      	ldr	r2, [r3, #8]
 800132c:	4b7f      	ldr	r3, [pc, #508]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 800132e:	430a      	orrs	r2, r1
 8001330:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2201      	movs	r2, #1
 8001338:	4013      	ands	r3, r2
 800133a:	d100      	bne.n	800133e <HAL_RCC_ClockConfig+0x8a>
 800133c:	e089      	b.n	8001452 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b02      	cmp	r3, #2
 8001344:	d107      	bne.n	8001356 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001346:	4b79      	ldr	r3, [pc, #484]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	2380      	movs	r3, #128	@ 0x80
 800134c:	029b      	lsls	r3, r3, #10
 800134e:	4013      	ands	r3, r2
 8001350:	d120      	bne.n	8001394 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e0e1      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b03      	cmp	r3, #3
 800135c:	d107      	bne.n	800136e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800135e:	4b73      	ldr	r3, [pc, #460]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	2380      	movs	r3, #128	@ 0x80
 8001364:	049b      	lsls	r3, r3, #18
 8001366:	4013      	ands	r3, r2
 8001368:	d114      	bne.n	8001394 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e0d5      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d106      	bne.n	8001384 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001376:	4b6d      	ldr	r3, [pc, #436]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2204      	movs	r2, #4
 800137c:	4013      	ands	r3, r2
 800137e:	d109      	bne.n	8001394 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e0ca      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001384:	4b69      	ldr	r3, [pc, #420]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	2380      	movs	r3, #128	@ 0x80
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4013      	ands	r3, r2
 800138e:	d101      	bne.n	8001394 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e0c2      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001394:	4b65      	ldr	r3, [pc, #404]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	2203      	movs	r2, #3
 800139a:	4393      	bics	r3, r2
 800139c:	0019      	movs	r1, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685a      	ldr	r2, [r3, #4]
 80013a2:	4b62      	ldr	r3, [pc, #392]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80013a4:	430a      	orrs	r2, r1
 80013a6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a8:	f7ff f90c 	bl	80005c4 <HAL_GetTick>
 80013ac:	0003      	movs	r3, r0
 80013ae:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d111      	bne.n	80013dc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80013b8:	e009      	b.n	80013ce <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ba:	f7ff f903 	bl	80005c4 <HAL_GetTick>
 80013be:	0002      	movs	r2, r0
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	4a58      	ldr	r2, [pc, #352]	@ (8001528 <HAL_RCC_ClockConfig+0x274>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e0a5      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ce:	4b57      	ldr	r3, [pc, #348]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	220c      	movs	r2, #12
 80013d4:	4013      	ands	r3, r2
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d1ef      	bne.n	80013ba <HAL_RCC_ClockConfig+0x106>
 80013da:	e03a      	b.n	8001452 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b03      	cmp	r3, #3
 80013e2:	d111      	bne.n	8001408 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013e4:	e009      	b.n	80013fa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013e6:	f7ff f8ed 	bl	80005c4 <HAL_GetTick>
 80013ea:	0002      	movs	r2, r0
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001528 <HAL_RCC_ClockConfig+0x274>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e08f      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013fa:	4b4c      	ldr	r3, [pc, #304]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	220c      	movs	r2, #12
 8001400:	4013      	ands	r3, r2
 8001402:	2b0c      	cmp	r3, #12
 8001404:	d1ef      	bne.n	80013e6 <HAL_RCC_ClockConfig+0x132>
 8001406:	e024      	b.n	8001452 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d11b      	bne.n	8001448 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001410:	e009      	b.n	8001426 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001412:	f7ff f8d7 	bl	80005c4 <HAL_GetTick>
 8001416:	0002      	movs	r2, r0
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	4a42      	ldr	r2, [pc, #264]	@ (8001528 <HAL_RCC_ClockConfig+0x274>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e079      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001426:	4b41      	ldr	r3, [pc, #260]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	220c      	movs	r2, #12
 800142c:	4013      	ands	r3, r2
 800142e:	2b04      	cmp	r3, #4
 8001430:	d1ef      	bne.n	8001412 <HAL_RCC_ClockConfig+0x15e>
 8001432:	e00e      	b.n	8001452 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001434:	f7ff f8c6 	bl	80005c4 <HAL_GetTick>
 8001438:	0002      	movs	r2, r0
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	4a3a      	ldr	r2, [pc, #232]	@ (8001528 <HAL_RCC_ClockConfig+0x274>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e068      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001448:	4b38      	ldr	r3, [pc, #224]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	220c      	movs	r2, #12
 800144e:	4013      	ands	r3, r2
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001452:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2201      	movs	r2, #1
 8001458:	4013      	ands	r3, r2
 800145a:	683a      	ldr	r2, [r7, #0]
 800145c:	429a      	cmp	r2, r3
 800145e:	d21e      	bcs.n	800149e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001460:	4b30      	ldr	r3, [pc, #192]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2201      	movs	r2, #1
 8001466:	4393      	bics	r3, r2
 8001468:	0019      	movs	r1, r3
 800146a:	4b2e      	ldr	r3, [pc, #184]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	430a      	orrs	r2, r1
 8001470:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001472:	f7ff f8a7 	bl	80005c4 <HAL_GetTick>
 8001476:	0003      	movs	r3, r0
 8001478:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800147a:	e009      	b.n	8001490 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800147c:	f7ff f8a2 	bl	80005c4 <HAL_GetTick>
 8001480:	0002      	movs	r2, r0
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	4a28      	ldr	r2, [pc, #160]	@ (8001528 <HAL_RCC_ClockConfig+0x274>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d901      	bls.n	8001490 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e044      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001490:	4b24      	ldr	r3, [pc, #144]	@ (8001524 <HAL_RCC_ClockConfig+0x270>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2201      	movs	r2, #1
 8001496:	4013      	ands	r3, r2
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	429a      	cmp	r2, r3
 800149c:	d1ee      	bne.n	800147c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2204      	movs	r2, #4
 80014a4:	4013      	ands	r3, r2
 80014a6:	d009      	beq.n	80014bc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014a8:	4b20      	ldr	r3, [pc, #128]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	4a20      	ldr	r2, [pc, #128]	@ (8001530 <HAL_RCC_ClockConfig+0x27c>)
 80014ae:	4013      	ands	r3, r2
 80014b0:	0019      	movs	r1, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	68da      	ldr	r2, [r3, #12]
 80014b6:	4b1d      	ldr	r3, [pc, #116]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80014b8:	430a      	orrs	r2, r1
 80014ba:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2208      	movs	r2, #8
 80014c2:	4013      	ands	r3, r2
 80014c4:	d00a      	beq.n	80014dc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014c6:	4b19      	ldr	r3, [pc, #100]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001534 <HAL_RCC_ClockConfig+0x280>)
 80014cc:	4013      	ands	r3, r2
 80014ce:	0019      	movs	r1, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	00da      	lsls	r2, r3, #3
 80014d6:	4b15      	ldr	r3, [pc, #84]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80014d8:	430a      	orrs	r2, r1
 80014da:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014dc:	f000 f832 	bl	8001544 <HAL_RCC_GetSysClockFreq>
 80014e0:	0001      	movs	r1, r0
 80014e2:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_RCC_ClockConfig+0x278>)
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	091b      	lsrs	r3, r3, #4
 80014e8:	220f      	movs	r2, #15
 80014ea:	4013      	ands	r3, r2
 80014ec:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <HAL_RCC_ClockConfig+0x284>)
 80014ee:	5cd3      	ldrb	r3, [r2, r3]
 80014f0:	000a      	movs	r2, r1
 80014f2:	40da      	lsrs	r2, r3
 80014f4:	4b11      	ldr	r3, [pc, #68]	@ (800153c <HAL_RCC_ClockConfig+0x288>)
 80014f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80014f8:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <HAL_RCC_ClockConfig+0x28c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	250b      	movs	r5, #11
 80014fe:	197c      	adds	r4, r7, r5
 8001500:	0018      	movs	r0, r3
 8001502:	f7ff f819 	bl	8000538 <HAL_InitTick>
 8001506:	0003      	movs	r3, r0
 8001508:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800150a:	197b      	adds	r3, r7, r5
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d002      	beq.n	8001518 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001512:	197b      	adds	r3, r7, r5
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	e000      	b.n	800151a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	0018      	movs	r0, r3
 800151c:	46bd      	mov	sp, r7
 800151e:	b004      	add	sp, #16
 8001520:	bdb0      	pop	{r4, r5, r7, pc}
 8001522:	46c0      	nop			@ (mov r8, r8)
 8001524:	40022000 	.word	0x40022000
 8001528:	00001388 	.word	0x00001388
 800152c:	40021000 	.word	0x40021000
 8001530:	fffff8ff 	.word	0xfffff8ff
 8001534:	ffffc7ff 	.word	0xffffc7ff
 8001538:	080019fc 	.word	0x080019fc
 800153c:	20000000 	.word	0x20000000
 8001540:	20000004 	.word	0x20000004

08001544 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800154a:	4b3c      	ldr	r3, [pc, #240]	@ (800163c <HAL_RCC_GetSysClockFreq+0xf8>)
 800154c:	68db      	ldr	r3, [r3, #12]
 800154e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	220c      	movs	r2, #12
 8001554:	4013      	ands	r3, r2
 8001556:	2b0c      	cmp	r3, #12
 8001558:	d013      	beq.n	8001582 <HAL_RCC_GetSysClockFreq+0x3e>
 800155a:	d85c      	bhi.n	8001616 <HAL_RCC_GetSysClockFreq+0xd2>
 800155c:	2b04      	cmp	r3, #4
 800155e:	d002      	beq.n	8001566 <HAL_RCC_GetSysClockFreq+0x22>
 8001560:	2b08      	cmp	r3, #8
 8001562:	d00b      	beq.n	800157c <HAL_RCC_GetSysClockFreq+0x38>
 8001564:	e057      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001566:	4b35      	ldr	r3, [pc, #212]	@ (800163c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2210      	movs	r2, #16
 800156c:	4013      	ands	r3, r2
 800156e:	d002      	beq.n	8001576 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001570:	4b33      	ldr	r3, [pc, #204]	@ (8001640 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001572:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001574:	e05d      	b.n	8001632 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001576:	4b33      	ldr	r3, [pc, #204]	@ (8001644 <HAL_RCC_GetSysClockFreq+0x100>)
 8001578:	613b      	str	r3, [r7, #16]
      break;
 800157a:	e05a      	b.n	8001632 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800157c:	4b32      	ldr	r3, [pc, #200]	@ (8001648 <HAL_RCC_GetSysClockFreq+0x104>)
 800157e:	613b      	str	r3, [r7, #16]
      break;
 8001580:	e057      	b.n	8001632 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	0c9b      	lsrs	r3, r3, #18
 8001586:	220f      	movs	r2, #15
 8001588:	4013      	ands	r3, r2
 800158a:	4a30      	ldr	r2, [pc, #192]	@ (800164c <HAL_RCC_GetSysClockFreq+0x108>)
 800158c:	5cd3      	ldrb	r3, [r2, r3]
 800158e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	0d9b      	lsrs	r3, r3, #22
 8001594:	2203      	movs	r2, #3
 8001596:	4013      	ands	r3, r2
 8001598:	3301      	adds	r3, #1
 800159a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800159c:	4b27      	ldr	r3, [pc, #156]	@ (800163c <HAL_RCC_GetSysClockFreq+0xf8>)
 800159e:	68da      	ldr	r2, [r3, #12]
 80015a0:	2380      	movs	r3, #128	@ 0x80
 80015a2:	025b      	lsls	r3, r3, #9
 80015a4:	4013      	ands	r3, r2
 80015a6:	d00f      	beq.n	80015c8 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80015a8:	68b9      	ldr	r1, [r7, #8]
 80015aa:	000a      	movs	r2, r1
 80015ac:	0152      	lsls	r2, r2, #5
 80015ae:	1a52      	subs	r2, r2, r1
 80015b0:	0193      	lsls	r3, r2, #6
 80015b2:	1a9b      	subs	r3, r3, r2
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	185b      	adds	r3, r3, r1
 80015b8:	025b      	lsls	r3, r3, #9
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	0018      	movs	r0, r3
 80015be:	f7fe fda3 	bl	8000108 <__udivsi3>
 80015c2:	0003      	movs	r3, r0
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	e023      	b.n	8001610 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80015c8:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <HAL_RCC_GetSysClockFreq+0xf8>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2210      	movs	r2, #16
 80015ce:	4013      	ands	r3, r2
 80015d0:	d00f      	beq.n	80015f2 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80015d2:	68b9      	ldr	r1, [r7, #8]
 80015d4:	000a      	movs	r2, r1
 80015d6:	0152      	lsls	r2, r2, #5
 80015d8:	1a52      	subs	r2, r2, r1
 80015da:	0193      	lsls	r3, r2, #6
 80015dc:	1a9b      	subs	r3, r3, r2
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	185b      	adds	r3, r3, r1
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	6879      	ldr	r1, [r7, #4]
 80015e6:	0018      	movs	r0, r3
 80015e8:	f7fe fd8e 	bl	8000108 <__udivsi3>
 80015ec:	0003      	movs	r3, r0
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	e00e      	b.n	8001610 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	000a      	movs	r2, r1
 80015f6:	0152      	lsls	r2, r2, #5
 80015f8:	1a52      	subs	r2, r2, r1
 80015fa:	0193      	lsls	r3, r2, #6
 80015fc:	1a9b      	subs	r3, r3, r2
 80015fe:	00db      	lsls	r3, r3, #3
 8001600:	185b      	adds	r3, r3, r1
 8001602:	029b      	lsls	r3, r3, #10
 8001604:	6879      	ldr	r1, [r7, #4]
 8001606:	0018      	movs	r0, r3
 8001608:	f7fe fd7e 	bl	8000108 <__udivsi3>
 800160c:	0003      	movs	r3, r0
 800160e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	613b      	str	r3, [r7, #16]
      break;
 8001614:	e00d      	b.n	8001632 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001616:	4b09      	ldr	r3, [pc, #36]	@ (800163c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	0b5b      	lsrs	r3, r3, #13
 800161c:	2207      	movs	r2, #7
 800161e:	4013      	ands	r3, r2
 8001620:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	3301      	adds	r3, #1
 8001626:	2280      	movs	r2, #128	@ 0x80
 8001628:	0212      	lsls	r2, r2, #8
 800162a:	409a      	lsls	r2, r3
 800162c:	0013      	movs	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
      break;
 8001630:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001632:	693b      	ldr	r3, [r7, #16]
}
 8001634:	0018      	movs	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	b006      	add	sp, #24
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40021000 	.word	0x40021000
 8001640:	003d0900 	.word	0x003d0900
 8001644:	00f42400 	.word	0x00f42400
 8001648:	007a1200 	.word	0x007a1200
 800164c:	08001a0c 	.word	0x08001a0c

08001650 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001658:	2317      	movs	r3, #23
 800165a:	18fb      	adds	r3, r7, r3
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2220      	movs	r2, #32
 8001666:	4013      	ands	r3, r2
 8001668:	d106      	bne.n	8001678 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	2380      	movs	r3, #128	@ 0x80
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	4013      	ands	r3, r2
 8001674:	d100      	bne.n	8001678 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001676:	e104      	b.n	8001882 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001678:	4bb9      	ldr	r3, [pc, #740]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800167a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	055b      	lsls	r3, r3, #21
 8001680:	4013      	ands	r3, r2
 8001682:	d10a      	bne.n	800169a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001684:	4bb6      	ldr	r3, [pc, #728]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001686:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001688:	4bb5      	ldr	r3, [pc, #724]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800168a:	2180      	movs	r1, #128	@ 0x80
 800168c:	0549      	lsls	r1, r1, #21
 800168e:	430a      	orrs	r2, r1
 8001690:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001692:	2317      	movs	r3, #23
 8001694:	18fb      	adds	r3, r7, r3
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800169a:	4bb2      	ldr	r3, [pc, #712]	@ (8001964 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	2380      	movs	r3, #128	@ 0x80
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4013      	ands	r3, r2
 80016a4:	d11a      	bne.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016a6:	4baf      	ldr	r3, [pc, #700]	@ (8001964 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	4bae      	ldr	r3, [pc, #696]	@ (8001964 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80016ac:	2180      	movs	r1, #128	@ 0x80
 80016ae:	0049      	lsls	r1, r1, #1
 80016b0:	430a      	orrs	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016b4:	f7fe ff86 	bl	80005c4 <HAL_GetTick>
 80016b8:	0003      	movs	r3, r0
 80016ba:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016bc:	e008      	b.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016be:	f7fe ff81 	bl	80005c4 <HAL_GetTick>
 80016c2:	0002      	movs	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b64      	cmp	r3, #100	@ 0x64
 80016ca:	d901      	bls.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e143      	b.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d0:	4ba4      	ldr	r3, [pc, #656]	@ (8001964 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4013      	ands	r3, r2
 80016da:	d0f0      	beq.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80016dc:	4ba0      	ldr	r3, [pc, #640]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	23c0      	movs	r3, #192	@ 0xc0
 80016e2:	039b      	lsls	r3, r3, #14
 80016e4:	4013      	ands	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	23c0      	movs	r3, #192	@ 0xc0
 80016ee:	039b      	lsls	r3, r3, #14
 80016f0:	4013      	ands	r3, r2
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d107      	bne.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689a      	ldr	r2, [r3, #8]
 80016fc:	23c0      	movs	r3, #192	@ 0xc0
 80016fe:	039b      	lsls	r3, r3, #14
 8001700:	4013      	ands	r3, r2
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	429a      	cmp	r2, r3
 8001706:	d013      	beq.n	8001730 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	23c0      	movs	r3, #192	@ 0xc0
 800170e:	029b      	lsls	r3, r3, #10
 8001710:	401a      	ands	r2, r3
 8001712:	23c0      	movs	r3, #192	@ 0xc0
 8001714:	029b      	lsls	r3, r3, #10
 8001716:	429a      	cmp	r2, r3
 8001718:	d10a      	bne.n	8001730 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800171a:	4b91      	ldr	r3, [pc, #580]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	2380      	movs	r3, #128	@ 0x80
 8001720:	029b      	lsls	r3, r3, #10
 8001722:	401a      	ands	r2, r3
 8001724:	2380      	movs	r3, #128	@ 0x80
 8001726:	029b      	lsls	r3, r3, #10
 8001728:	429a      	cmp	r2, r3
 800172a:	d101      	bne.n	8001730 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e113      	b.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001730:	4b8b      	ldr	r3, [pc, #556]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001732:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001734:	23c0      	movs	r3, #192	@ 0xc0
 8001736:	029b      	lsls	r3, r3, #10
 8001738:	4013      	ands	r3, r2
 800173a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d049      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	23c0      	movs	r3, #192	@ 0xc0
 8001748:	029b      	lsls	r3, r3, #10
 800174a:	4013      	ands	r3, r2
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	429a      	cmp	r2, r3
 8001750:	d004      	beq.n	800175c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2220      	movs	r2, #32
 8001758:	4013      	ands	r3, r2
 800175a:	d10d      	bne.n	8001778 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	23c0      	movs	r3, #192	@ 0xc0
 8001762:	029b      	lsls	r3, r3, #10
 8001764:	4013      	ands	r3, r2
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	429a      	cmp	r2, r3
 800176a:	d034      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	2380      	movs	r3, #128	@ 0x80
 8001772:	011b      	lsls	r3, r3, #4
 8001774:	4013      	ands	r3, r2
 8001776:	d02e      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001778:	4b79      	ldr	r3, [pc, #484]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800177a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800177c:	4a7a      	ldr	r2, [pc, #488]	@ (8001968 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800177e:	4013      	ands	r3, r2
 8001780:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001782:	4b77      	ldr	r3, [pc, #476]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001784:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001786:	4b76      	ldr	r3, [pc, #472]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001788:	2180      	movs	r1, #128	@ 0x80
 800178a:	0309      	lsls	r1, r1, #12
 800178c:	430a      	orrs	r2, r1
 800178e:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001790:	4b73      	ldr	r3, [pc, #460]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001792:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001794:	4b72      	ldr	r3, [pc, #456]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001796:	4975      	ldr	r1, [pc, #468]	@ (800196c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8001798:	400a      	ands	r2, r1
 800179a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800179c:	4b70      	ldr	r3, [pc, #448]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80017a2:	68fa      	ldr	r2, [r7, #12]
 80017a4:	2380      	movs	r3, #128	@ 0x80
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4013      	ands	r3, r2
 80017aa:	d014      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ac:	f7fe ff0a 	bl	80005c4 <HAL_GetTick>
 80017b0:	0003      	movs	r3, r0
 80017b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017b4:	e009      	b.n	80017ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b6:	f7fe ff05 	bl	80005c4 <HAL_GetTick>
 80017ba:	0002      	movs	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	4a6b      	ldr	r2, [pc, #428]	@ (8001970 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d901      	bls.n	80017ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e0c6      	b.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017ca:	4b65      	ldr	r3, [pc, #404]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80017cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017ce:	2380      	movs	r3, #128	@ 0x80
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4013      	ands	r3, r2
 80017d4:	d0ef      	beq.n	80017b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	2380      	movs	r3, #128	@ 0x80
 80017dc:	011b      	lsls	r3, r3, #4
 80017de:	4013      	ands	r3, r2
 80017e0:	d01f      	beq.n	8001822 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	23c0      	movs	r3, #192	@ 0xc0
 80017e8:	029b      	lsls	r3, r3, #10
 80017ea:	401a      	ands	r2, r3
 80017ec:	23c0      	movs	r3, #192	@ 0xc0
 80017ee:	029b      	lsls	r3, r3, #10
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d10c      	bne.n	800180e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80017f4:	4b5a      	ldr	r3, [pc, #360]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a5e      	ldr	r2, [pc, #376]	@ (8001974 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	0019      	movs	r1, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689a      	ldr	r2, [r3, #8]
 8001802:	23c0      	movs	r3, #192	@ 0xc0
 8001804:	039b      	lsls	r3, r3, #14
 8001806:	401a      	ands	r2, r3
 8001808:	4b55      	ldr	r3, [pc, #340]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800180a:	430a      	orrs	r2, r1
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	4b54      	ldr	r3, [pc, #336]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001810:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689a      	ldr	r2, [r3, #8]
 8001816:	23c0      	movs	r3, #192	@ 0xc0
 8001818:	029b      	lsls	r3, r3, #10
 800181a:	401a      	ands	r2, r3
 800181c:	4b50      	ldr	r3, [pc, #320]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800181e:	430a      	orrs	r2, r1
 8001820:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2220      	movs	r2, #32
 8001828:	4013      	ands	r3, r2
 800182a:	d01f      	beq.n	800186c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	23c0      	movs	r3, #192	@ 0xc0
 8001832:	029b      	lsls	r3, r3, #10
 8001834:	401a      	ands	r2, r3
 8001836:	23c0      	movs	r3, #192	@ 0xc0
 8001838:	029b      	lsls	r3, r3, #10
 800183a:	429a      	cmp	r2, r3
 800183c:	d10c      	bne.n	8001858 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800183e:	4b48      	ldr	r3, [pc, #288]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a4c      	ldr	r2, [pc, #304]	@ (8001974 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8001844:	4013      	ands	r3, r2
 8001846:	0019      	movs	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685a      	ldr	r2, [r3, #4]
 800184c:	23c0      	movs	r3, #192	@ 0xc0
 800184e:	039b      	lsls	r3, r3, #14
 8001850:	401a      	ands	r2, r3
 8001852:	4b43      	ldr	r3, [pc, #268]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001854:	430a      	orrs	r2, r1
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	4b41      	ldr	r3, [pc, #260]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800185a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685a      	ldr	r2, [r3, #4]
 8001860:	23c0      	movs	r3, #192	@ 0xc0
 8001862:	029b      	lsls	r3, r3, #10
 8001864:	401a      	ands	r2, r3
 8001866:	4b3e      	ldr	r3, [pc, #248]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001868:	430a      	orrs	r2, r1
 800186a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800186c:	2317      	movs	r3, #23
 800186e:	18fb      	adds	r3, r7, r3
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d105      	bne.n	8001882 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001876:	4b3a      	ldr	r3, [pc, #232]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001878:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800187a:	4b39      	ldr	r3, [pc, #228]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800187c:	493e      	ldr	r1, [pc, #248]	@ (8001978 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800187e:	400a      	ands	r2, r1
 8001880:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2201      	movs	r2, #1
 8001888:	4013      	ands	r3, r2
 800188a:	d009      	beq.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800188c:	4b34      	ldr	r3, [pc, #208]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800188e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001890:	2203      	movs	r2, #3
 8001892:	4393      	bics	r3, r2
 8001894:	0019      	movs	r1, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68da      	ldr	r2, [r3, #12]
 800189a:	4b31      	ldr	r3, [pc, #196]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800189c:	430a      	orrs	r2, r1
 800189e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2202      	movs	r2, #2
 80018a6:	4013      	ands	r3, r2
 80018a8:	d009      	beq.n	80018be <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80018aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ae:	220c      	movs	r2, #12
 80018b0:	4393      	bics	r3, r2
 80018b2:	0019      	movs	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	691a      	ldr	r2, [r3, #16]
 80018b8:	4b29      	ldr	r3, [pc, #164]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80018ba:	430a      	orrs	r2, r1
 80018bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2204      	movs	r2, #4
 80018c4:	4013      	ands	r3, r2
 80018c6:	d009      	beq.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80018c8:	4b25      	ldr	r3, [pc, #148]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80018ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018cc:	4a2b      	ldr	r2, [pc, #172]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	695a      	ldr	r2, [r3, #20]
 80018d6:	4b22      	ldr	r3, [pc, #136]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80018d8:	430a      	orrs	r2, r1
 80018da:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2208      	movs	r2, #8
 80018e2:	4013      	ands	r3, r2
 80018e4:	d009      	beq.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80018e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ea:	4a25      	ldr	r2, [pc, #148]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018ec:	4013      	ands	r3, r2
 80018ee:	0019      	movs	r1, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	699a      	ldr	r2, [r3, #24]
 80018f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80018f6:	430a      	orrs	r2, r1
 80018f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	2380      	movs	r3, #128	@ 0x80
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4013      	ands	r3, r2
 8001904:	d009      	beq.n	800191a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001906:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190a:	4a17      	ldr	r2, [pc, #92]	@ (8001968 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800190c:	4013      	ands	r3, r2
 800190e:	0019      	movs	r1, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69da      	ldr	r2, [r3, #28]
 8001914:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001916:	430a      	orrs	r2, r1
 8001918:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2240      	movs	r2, #64	@ 0x40
 8001920:	4013      	ands	r3, r2
 8001922:	d009      	beq.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001924:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001928:	4a16      	ldr	r2, [pc, #88]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800192a:	4013      	ands	r3, r2
 800192c:	0019      	movs	r1, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001934:	430a      	orrs	r2, r1
 8001936:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2280      	movs	r2, #128	@ 0x80
 800193e:	4013      	ands	r3, r2
 8001940:	d009      	beq.n	8001956 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001942:	4b07      	ldr	r3, [pc, #28]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001946:	4a10      	ldr	r2, [pc, #64]	@ (8001988 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001948:	4013      	ands	r3, r2
 800194a:	0019      	movs	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a1a      	ldr	r2, [r3, #32]
 8001950:	4b03      	ldr	r3, [pc, #12]	@ (8001960 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001952:	430a      	orrs	r2, r1
 8001954:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	0018      	movs	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	b006      	add	sp, #24
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40021000 	.word	0x40021000
 8001964:	40007000 	.word	0x40007000
 8001968:	fffcffff 	.word	0xfffcffff
 800196c:	fff7ffff 	.word	0xfff7ffff
 8001970:	00001388 	.word	0x00001388
 8001974:	ffcfffff 	.word	0xffcfffff
 8001978:	efffffff 	.word	0xefffffff
 800197c:	fffff3ff 	.word	0xfffff3ff
 8001980:	ffffcfff 	.word	0xffffcfff
 8001984:	fbffffff 	.word	0xfbffffff
 8001988:	fff3ffff 	.word	0xfff3ffff

0800198c <memset>:
 800198c:	0003      	movs	r3, r0
 800198e:	1882      	adds	r2, r0, r2
 8001990:	4293      	cmp	r3, r2
 8001992:	d100      	bne.n	8001996 <memset+0xa>
 8001994:	4770      	bx	lr
 8001996:	7019      	strb	r1, [r3, #0]
 8001998:	3301      	adds	r3, #1
 800199a:	e7f9      	b.n	8001990 <memset+0x4>

0800199c <__libc_init_array>:
 800199c:	b570      	push	{r4, r5, r6, lr}
 800199e:	2600      	movs	r6, #0
 80019a0:	4c0c      	ldr	r4, [pc, #48]	@ (80019d4 <__libc_init_array+0x38>)
 80019a2:	4d0d      	ldr	r5, [pc, #52]	@ (80019d8 <__libc_init_array+0x3c>)
 80019a4:	1b64      	subs	r4, r4, r5
 80019a6:	10a4      	asrs	r4, r4, #2
 80019a8:	42a6      	cmp	r6, r4
 80019aa:	d109      	bne.n	80019c0 <__libc_init_array+0x24>
 80019ac:	2600      	movs	r6, #0
 80019ae:	f000 f819 	bl	80019e4 <_init>
 80019b2:	4c0a      	ldr	r4, [pc, #40]	@ (80019dc <__libc_init_array+0x40>)
 80019b4:	4d0a      	ldr	r5, [pc, #40]	@ (80019e0 <__libc_init_array+0x44>)
 80019b6:	1b64      	subs	r4, r4, r5
 80019b8:	10a4      	asrs	r4, r4, #2
 80019ba:	42a6      	cmp	r6, r4
 80019bc:	d105      	bne.n	80019ca <__libc_init_array+0x2e>
 80019be:	bd70      	pop	{r4, r5, r6, pc}
 80019c0:	00b3      	lsls	r3, r6, #2
 80019c2:	58eb      	ldr	r3, [r5, r3]
 80019c4:	4798      	blx	r3
 80019c6:	3601      	adds	r6, #1
 80019c8:	e7ee      	b.n	80019a8 <__libc_init_array+0xc>
 80019ca:	00b3      	lsls	r3, r6, #2
 80019cc:	58eb      	ldr	r3, [r5, r3]
 80019ce:	4798      	blx	r3
 80019d0:	3601      	adds	r6, #1
 80019d2:	e7f2      	b.n	80019ba <__libc_init_array+0x1e>
 80019d4:	08001a18 	.word	0x08001a18
 80019d8:	08001a18 	.word	0x08001a18
 80019dc:	08001a1c 	.word	0x08001a1c
 80019e0:	08001a18 	.word	0x08001a18

080019e4 <_init>:
 80019e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e6:	46c0      	nop			@ (mov r8, r8)
 80019e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ea:	bc08      	pop	{r3}
 80019ec:	469e      	mov	lr, r3
 80019ee:	4770      	bx	lr

080019f0 <_fini>:
 80019f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019f2:	46c0      	nop			@ (mov r8, r8)
 80019f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019f6:	bc08      	pop	{r3}
 80019f8:	469e      	mov	lr, r3
 80019fa:	4770      	bx	lr
