// Seed: 3438516285
module module_0 (
    output wire id_0,
    input supply1 id_1
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_16 = 32'd48,
    parameter id_9  = 32'd94
) (
    input supply0 id_0
    , id_15,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 _id_9,
    input wor id_10[id_9 : -1],
    input tri0 id_11,
    input uwire id_12,
    input tri0 id_13
);
  logic _id_16, id_17;
  assign id_16 = id_6;
  wire id_18;
  module_0 modCall_1 (
      id_3,
      id_11
  );
  assign modCall_1.id_1 = 0;
  supply1 [1 : id_16] id_19, id_20, id_21;
  wire id_22;
  assign id_20 = 1;
  logic id_23;
endmodule
