<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NamuPaiai_Wasserstandsanzeige_MQTT: /home/kloenk/.platformio/packages/framework-arduinoespressif8266/libraries/GDBStub/src/xtensa/config/core-isa.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NamuPaiai_Wasserstandsanzeige_MQTT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f00e418d171e49b17445b65571a8f367.html">.platformio</a></li><li class="navelem"><a class="el" href="dir_9c890f64469c51741ed59309dac154b6.html">packages</a></li><li class="navelem"><a class="el" href="dir_2f2b8fdc9e3a4daa689fa559edc2cfe3.html">framework-arduinoespressif8266</a></li><li class="navelem"><a class="el" href="dir_29a8a561722df0f068649a88b36d4def.html">libraries</a></li><li class="navelem"><a class="el" href="dir_596d086daeaa698e1ef327f6e8e2864e.html">GDBStub</a></li><li class="navelem"><a class="el" href="dir_ed00f0ce23b4e2e998b40fb267addd0e.html">src</a></li><li class="navelem"><a class="el" href="dir_8bc0999fb104cd7a820d345d062dfb60.html">xtensa</a></li><li class="navelem"><a class="el" href="dir_00821474a3e15988da889a7f89270ffe.html">config</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core-isa.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *              processor CORE configuration</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  See &lt;xtensa/config/core.h&gt;, which includes this file, for more details.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/* Xtensa processor core configuration information.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   Customer ID=7011; Build=0x2b6f6; Copyright (c) 1999-2010 Tensilica Inc.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   Permission is hereby granted, free of charge, to any person obtaining</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">   a copy of this software and associated documentation files (the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   &quot;Software&quot;), to deal in the Software without restriction, including</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">   without limitation the rights to use, copy, modify, merge, publish,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">   distribute, sublicense, and/or sell copies of the Software, and to</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   permit persons to whom the Software is furnished to do so, subject to</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">   the following conditions:</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">   in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef _XTENSA_CORE_CONFIGURATION_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define _XTENSA_CORE_CONFIGURATION_H</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">        Parameters Useful for Any Code, USER or PRIVILEGED</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  Note:  Macros of the form XCHAL_HAVE_*** have a value of 1 if the option is</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  configured, and a value of 0 otherwise.  These macros are always defined.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">                ISA</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4190f440160a7ded4c8b4c7a76029cee">   49</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_BE           0   </span><span class="comment">/* big-endian byte ordering */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#accc9391bc678297265d8968671f51feb">   50</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_WINDOWED     0   </span><span class="comment">/* windowed registers option */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9d72cca4f988a011f2768228f37f3154">   51</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_AREGS         16  </span><span class="comment">/* num of physical addr regs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae9d462e2ac4a733952b6f4a2196b8095">   52</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_AREGS_LOG2        4   </span><span class="comment">/* log2(XCHAL_NUM_AREGS) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a32bd8b6056c5c8a1c14ef9e73957fc4c">   53</a></span>&#160;<span class="preprocessor">#define XCHAL_MAX_INSTRUCTION_SIZE  3   </span><span class="comment">/* max instr bytes (3..8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa1808f5693e1e169fdc9de46a5167963">   54</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DEBUG        1   </span><span class="comment">/* debug option */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae0c898cc29341e36016391f97eb20fb9">   55</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DENSITY      1   </span><span class="comment">/* 16-bit instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1ce6c71a74f7cdff038add1bb18afef2">   56</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_LOOPS        0   </span><span class="comment">/* zero-overhead loops */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a60cb293749b438bd719ef18f63d19e40">   57</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_NSA          1   </span><span class="comment">/* NSA/NSAU instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac46eadbf35b2980a38df8f5d6fd0d21a">   58</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MINMAX       0   </span><span class="comment">/* MIN/MAX instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abaa040b04720a72f67687d2691c84873">   59</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_SEXT         0   </span><span class="comment">/* SEXT instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a10bf1835aa22b30f932edec6cbf676ff">   60</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CLAMPS       0   </span><span class="comment">/* CLAMPS instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7aa3f15a04035591606b1eadec3f552b">   61</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MUL16        1   </span><span class="comment">/* MUL16S/MUL16U instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7fcb1ac9adfc4bc61924784ece4d8b23">   62</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MUL32        1   </span><span class="comment">/* MULL instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3f01ab355e8daf13c7798a21d554f97b">   63</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MUL32_HIGH       0   </span><span class="comment">/* MULUH/MULSH instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6a5e235dd8e9ed101c959f7fbf9c3e3f">   64</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DIV32        0   </span><span class="comment">/* QUOS/QUOU/REMS/REMU instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a823dad32a0fdc984bfdb60e12108b8ad">   65</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_L32R         1   </span><span class="comment">/* L32R instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aded68b0f269c65a35127524acf55fa97">   66</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_ABSOLUTE_LITERALS    1   </span><span class="comment">/* non-PC-rel (extended) L32R */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af3f7c7f2691e5a93d35467f861e77258">   67</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CONST16      0   </span><span class="comment">/* CONST16 instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af2d53f82abd59669ca379f27ce0a0021">   68</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_ADDX         1   </span><span class="comment">/* ADDX#/SUBX# instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac37c14bf51a74d2af217beba9e0b6b2b">   69</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_WIDE_BRANCHES    0   </span><span class="comment">/* B*.W18 or B*.W15 instr&#39;s */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af950d490e276d88489f33769c594cffe">   70</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PREDICTED_BRANCHES   0   </span><span class="comment">/* B[EQ/EQZ/NE/NEZ]T instr&#39;s */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a346b571ccd474b7a91a352e4187fbc8a">   71</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CALL4AND12       0   </span><span class="comment">/* (obsolete option) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa992b32fde0bfd964ebc7e8b581d8d10">   72</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_ABS          1   </span><span class="comment">/* ABS instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*#define XCHAL_HAVE_POPC       0*/</span> <span class="comment">/* POPC instruction */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*#define XCHAL_HAVE_CRC        0*/</span> <span class="comment">/* CRC instruction */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a98780aea68f9142b70fe045db27fcc5b">   75</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_RELEASE_SYNC     0   </span><span class="comment">/* L32AI/S32RI instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8da59eaaa6feccc959c063a2fd710892">   76</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_S32C1I       0   </span><span class="comment">/* S32C1I instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abfdd7755d67e208a51829196cbb3ef4d">   77</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_SPECULATION      0   </span><span class="comment">/* speculation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3c49bad00f463a5954a09103c7068c50">   78</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_FULL_RESET       1   </span><span class="comment">/* all regs/state reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ada05e49ff67300abfc446dd9d7be5ff4">   79</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_CONTEXTS      1   </span><span class="comment">/* */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2f60606ecce5b6fe7a1135b549062b53">   80</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_MISC_REGS     0   </span><span class="comment">/* num of scratch regs (0..4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#afc71c17cf67689f1b8f5dd4f3e86b722">   81</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_TAP_MASTER       0   </span><span class="comment">/* JTAG TAP control instr&#39;s */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acc28758b1c015a4bb98ffa9a4fd520ad">   82</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PRID         1   </span><span class="comment">/* processor ID register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae52ec6765293b1e9cc399ceec01ccec3">   83</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_EXTERN_REGS      1   </span><span class="comment">/* WER/RER instructions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5f9f81de3e97f4e4592dde34c15682a9">   84</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MP_INTERRUPTS    0   </span><span class="comment">/* interrupt distributor port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab1012f7ad7c314a20dfd3af318600d76">   85</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MP_RUNSTALL      0   </span><span class="comment">/* core RunStall control port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7da8d8dd603c4f1a310ac622f0211cd5">   86</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_THREADPTR        0   </span><span class="comment">/* THREADPTR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae403faa1fa69cf4385035f9bf010ab47">   87</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_BOOLEANS     0   </span><span class="comment">/* boolean registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6d645c2d2e780a175a91495df54a3df0">   88</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CP           0   </span><span class="comment">/* CPENABLE reg (coprocessor) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a811136347bfe1f7d828ce455e18f8734">   89</a></span>&#160;<span class="preprocessor">#define XCHAL_CP_MAXCFG         0   </span><span class="comment">/* max allowed cp id plus one */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a39328ed843f34a93ea97ba8de746e3ae">   90</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MAC16        0   </span><span class="comment">/* MAC16 package */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aca38b0da27f129a5aa3f7b9f95b9ab8c">   91</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTORFPU2005    0   </span><span class="comment">/* vector floating-point pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad5d844e946d5c32adb909dc091199928">   92</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_FP           0   </span><span class="comment">/* floating point pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adea1b2f888f0ac67bd4ee21b03421701">   93</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DFP          0   </span><span class="comment">/* double precision FP pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a82bb221cf0ee9ce35ef06ec0c8aef6ed">   94</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DFP_accel        0   </span><span class="comment">/* double precision FP acceleration pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5b58deb8f4d8be33151dc9d55cf779a0">   95</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTRA1      0   </span><span class="comment">/* Vectra I  pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa7decdff9f098e3e51505b2e70c16a91">   96</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTRALX     0   </span><span class="comment">/* Vectra LX pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae625ef725f5315556744f35afcdd74cc">   97</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_HIFIPRO      0   </span><span class="comment">/* HiFiPro Audio Engine pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abaf88b8ea96306628b8856c26e539a57">   98</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_HIFI2        0   </span><span class="comment">/* HiFi2 Audio Engine pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2b494b9c30dead2df704ce7e13755b38">   99</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CONNXD2      0   </span><span class="comment">/* ConnX D2 pkg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">                MISC</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aea8308b31d5de47923bf57d154ec24d5">  106</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_WRITEBUFFER_ENTRIES   1   </span><span class="comment">/* size of write buffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8ed38b5316d41b9d54313293978c37f7">  107</a></span>&#160;<span class="preprocessor">#define XCHAL_INST_FETCH_WIDTH      4   </span><span class="comment">/* instr-fetch width in bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a380ab0a4cfcac59d8a7b51fd6ebc0db7">  108</a></span>&#160;<span class="preprocessor">#define XCHAL_DATA_WIDTH        4   </span><span class="comment">/* data width in bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/*  In T1050, applies to selected core load and store instructions (see ISA): */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7ad8867457f26ea6f9e98b4333c1e28b">  110</a></span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_LOAD_EXCEPTION  1   </span><span class="comment">/* unaligned loads cause exc. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab594432285f3c2ea2f761523fcaeef78">  111</a></span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_STORE_EXCEPTION 1   </span><span class="comment">/* unaligned stores cause exc.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7b35618957ad7812f44da55882e63cb4">  112</a></span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_LOAD_HW     0   </span><span class="comment">/* unaligned loads work in hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5bdf0c7201e1a0691e4e7ee74abe67fc">  113</a></span>&#160;<span class="preprocessor">#define XCHAL_UNALIGNED_STORE_HW    0   </span><span class="comment">/* unaligned stores work in hw*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adc007e5f0d7af9814bf97148d04ae5f1">  115</a></span>&#160;<span class="preprocessor">#define XCHAL_SW_VERSION        800001  </span><span class="comment">/* sw version of this header */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2790156dc91d4e844436aae8dc32771d">  117</a></span>&#160;<span class="preprocessor">#define XCHAL_CORE_ID           &quot;lx106&quot; </span><span class="comment">/* alphanum core name</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">                           (CoreID) set in the Xtensa</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">                           Processor Generator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a14266da7ab270023288d55355c885e16">  121</a></span>&#160;<span class="preprocessor">#define XCHAL_BUILD_UNIQUE_ID       0x0002B6F6  </span><span class="comment">/* 22-bit sw build ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *  These definitions describe the hardware targeted by this software.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad5ac0703f6fe5a4ce3bcd0af750726a5">  126</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_CONFIGID0      0xC28CDAFA  </span><span class="comment">/* ConfigID hi 32 bits*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab5943cda336dc3d52d8f59c76259a429">  127</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_CONFIGID1      0x1082B6F6  </span><span class="comment">/* ConfigID lo 32 bits*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a450d70fd95888f277220240e73d43031">  128</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION_NAME       &quot;LX3.0.1&quot;   </span><span class="comment">/* full version name */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa2e565c1f72105abb9f6b5e7b4763d5e">  129</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION_MAJOR      2300    </span><span class="comment">/* major ver# of targeted hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a843fe5611266d2af8ba88992bd35db8e">  130</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION_MINOR      1   </span><span class="comment">/* minor ver# of targeted hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aac81a2fb8cbd4dc2225cec175c09a61a">  131</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_VERSION        230001  </span><span class="comment">/* major*100+minor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a72d9bd7717696af6caab0dcb317a2c6a">  132</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_REL_LX3        1</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4b47b93117ac89bd0081486026bde80c">  133</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_REL_LX3_0      1</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abe34adc329ad51c5351f3fed923fbeb6">  134</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_REL_LX3_0_1        1</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab7689caa4c02a6537ec6971c5534a98b">  135</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_CONFIGID_RELIABLE  1</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/*  If software targets a *range* of hardware versions, these are the bounds: */</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0e8a32184de81f98d37ccbdc118d74ed">  137</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_MIN_VERSION_MAJOR  2300    </span><span class="comment">/* major v of earliest tgt hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a21943903893457d18854588e6f626d18">  138</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_MIN_VERSION_MINOR  1   </span><span class="comment">/* minor v of earliest tgt hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5824fc2761007cad5654b4244c5ede6c">  139</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_MIN_VERSION        230001  </span><span class="comment">/* earliest targeted hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#afb0dab3a41a1736ef0f1fd9b7db8a80c">  140</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_MAX_VERSION_MAJOR  2300    </span><span class="comment">/* major v of latest tgt hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7a5c25f8e3c67ed5bc1ebc4bd6b38c86">  141</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_MAX_VERSION_MINOR  1   </span><span class="comment">/* minor v of latest tgt hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acb728f0290944bd093d5e0c7bbbcfcea">  142</a></span>&#160;<span class="preprocessor">#define XCHAL_HW_MAX_VERSION        230001  </span><span class="comment">/* latest targeted hw */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">                CACHE</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a95a3152c1ea33befa8ff27f54885fda1">  149</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_LINESIZE       4   </span><span class="comment">/* I-cache line size in bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a150cc04ffabcc3db7c82cd08ca58fb05">  150</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_LINESIZE       4   </span><span class="comment">/* D-cache line size in bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abba6ce7d8b1397cf335a4c67c76f9914">  151</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_LINEWIDTH      2   </span><span class="comment">/* log2(I line size in bytes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8b729eeee8f019e915027f2bd73b2300">  152</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_LINEWIDTH      2   </span><span class="comment">/* log2(D line size in bytes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab68b2f38f8124435fa68d2a814d2f91c">  154</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_SIZE       0   </span><span class="comment">/* I-cache size in bytes or 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a847828a42dbb64d542a0bdae454f681f">  155</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_SIZE       0   </span><span class="comment">/* D-cache size in bytes or 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a306946f795fa59d762bb34aeb4d3da36">  157</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_IS_WRITEBACK   0   </span><span class="comment">/* writeback feature */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af3ea9038536bcf15caf374b148aa7d72">  158</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_IS_COHERENT    0   </span><span class="comment">/* MP coherence feature */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adcc77c3aa8a10c14fa51a93de34f1fb6">  160</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PREFETCH     0   </span><span class="comment">/* PREFCTL register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    Parameters Useful for PRIVILEGED (Supervisory or Non-Virtualized) Code</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">                CACHE</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a53ebeae12a9e0e0c8a71266440a46781">  176</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PIF          1   </span><span class="comment">/* any outbound PIF present */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/*  If present, cache size in bytes == (ways * 2^(linewidth + setwidth)).  */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/*  Number of cache sets in log2(lines per way):  */</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a49b043cd0c3560a6543f91c6127f3e18">  181</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_SETWIDTH       0</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3b7cda6ceb30537a034347252de143ca">  182</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_SETWIDTH       0</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/*  Cache set associativity (number of ways):  */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a837b58af4d21069c9e3d4a02230d292b">  185</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_WAYS       1</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a49865dbd2854a10025d08e0486eb221d">  186</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_WAYS       1</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/*  Cache features:  */</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad088d44ee8bb405b223fbb4330dc52b9">  189</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_LINE_LOCKABLE  0</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adceb1115c9bd45a5dc768cdef77a2906">  190</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_LINE_LOCKABLE  0</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aaf94640a8365c3433e87c4e0c58d48e3">  191</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_ECC_PARITY     0</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5c63132cb6aa46e0124cd47c854bb1bc">  192</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_ECC_PARITY     0</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/*  Cache access size in bytes (affects operation of SICW instruction):  */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a11912253e3445dd3878ac0c44276b194">  195</a></span>&#160;<span class="preprocessor">#define XCHAL_ICACHE_ACCESS_SIZE    1</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af123c72dcaf5f9a671820a81b7175861">  196</a></span>&#160;<span class="preprocessor">#define XCHAL_DCACHE_ACCESS_SIZE    1</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*  Number of encoded cache attr bits (see &lt;xtensa/hal.h&gt; for decoded bits):  */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7520b255012da0935a838c467d37a045">  199</a></span>&#160;<span class="preprocessor">#define XCHAL_CA_BITS           4</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">            INTERNAL I/D RAM/ROMs and XLMI</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a18dfccffb622305768e14ec6125c75ef">  206</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_INSTROM       1   </span><span class="comment">/* number of core instr. ROMs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8edf3b1877b169cffbd85881aa4162be">  207</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_INSTRAM       2   </span><span class="comment">/* number of core instr. RAMs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a699ea6388220a70637dca3fa0340c5f2">  208</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_DATAROM       1   </span><span class="comment">/* number of core data ROMs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af2d861bf0458bccdb713bb68333ee3ea">  209</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_DATARAM       2   </span><span class="comment">/* number of core data RAMs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#afd58600fbf63fb275b935dd8cba20973">  210</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_URAM          0   </span><span class="comment">/* number of core unified RAMs*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab916b35c32dd27fdff1e9025122cdaef">  211</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_XLMI          1   </span><span class="comment">/* number of core XLMI ports */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/*  Instruction ROM 0:  */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae6f06ce2ec7a00029166a0c0f7611d47">  214</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_VADDR        0x40200000</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9a481ddcc4a9ca43fd8f8a20e5a7ecac">  215</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_PADDR        0x40200000</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a40055098096ec7e069efaaaf1cb9b27c">  216</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_SIZE     1048576</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af661e7189d4d11ad25ebcf2789d73d6d">  217</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTROM0_ECC_PARITY   0</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/*  Instruction RAM 0:  */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a166124117c60fdbeca2a95d9b1150458">  220</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_VADDR        0x40000000</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a42a08f1557a484ff133c32e05b68153a">  221</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_PADDR        0x40000000</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a115055ddf85e7a21cf6ec72fe4ee5702">  222</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_SIZE     1048576</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adda50ac8a046cbc151fd1cd5c4d9d4c4">  223</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM0_ECC_PARITY   0</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/*  Instruction RAM 1:  */</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a21f80dbcd51cab603a70b4cd7562b607">  226</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_VADDR        0x40100000</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1caa3f4b77619d12722db6ca04895fe2">  227</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_PADDR        0x40100000</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af36ab2943594b19748bcc2998f6baca2">  228</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_SIZE     1048576</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0f938ee3e02dd66ff057678d4bf0ab63">  229</a></span>&#160;<span class="preprocessor">#define XCHAL_INSTRAM1_ECC_PARITY   0</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*  Data ROM 0:  */</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab4dcd156f0ffc419d63d4165d75ed0ac">  232</a></span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_VADDR        0x3FF40000</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a794d49ffb3d4ac28a976169f0379b88d">  233</a></span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_PADDR        0x3FF40000</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3a12b938ebc3107e2b9058124c1bbc23">  234</a></span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_SIZE     262144</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1455b8e34e6cbf458de4826f019cb76b">  235</a></span>&#160;<span class="preprocessor">#define XCHAL_DATAROM0_ECC_PARITY   0</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*  Data RAM 0:  */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a57bc19831cdd2301d0ddb8cc3dd60b8a">  238</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_VADDR        0x3FFC0000</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0f0fbf2a58c483d90a84750cd8844e2d">  239</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_PADDR        0x3FFC0000</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#adcf1caee87b1caaaaca1684151a3154a">  240</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_SIZE     262144</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2893214350ddb81262ee417c0a0accb5">  241</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM0_ECC_PARITY   0</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/*  Data RAM 1:  */</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a06c06271b2c6b1405c64ba9146472403">  244</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_VADDR        0x3FF80000</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a7ed88e97bd9497946d91b0e6946d6758">  245</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_PADDR        0x3FF80000</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a83710a61b8a1ce4fe91d5dd95751ba11">  246</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_SIZE     262144</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5f14288aaf58971303f9a0ff78fa87e4">  247</a></span>&#160;<span class="preprocessor">#define XCHAL_DATARAM1_ECC_PARITY   0</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/*  XLMI Port 0:  */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a076c405d1cec1694c1f85ef52ed03116">  250</a></span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_VADDR       0x3FF00000</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3b09cf636a759d1ce8b2fb6b2a900f0d">  251</a></span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_PADDR       0x3FF00000</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab328a4d72bdc745f7c687003b167ec34">  252</a></span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_SIZE        262144</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa631e86b556967263b4dfac07f78f72f">  253</a></span>&#160;<span class="preprocessor">#define XCHAL_XLMI0_ECC_PARITY  0</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">            INTERRUPTS and TIMERS</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aeefb0b9dd10cbaf334e64cc3afc8a6ca">  260</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_INTERRUPTS       1   </span><span class="comment">/* interrupt option */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a77bd8373dd98c1df15f99198823ced29">  261</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_HIGHPRI_INTERRUPTS   1   </span><span class="comment">/* med/high-pri. interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab0d843e6930083b80fd747f3af5441c1">  262</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_NMI          1   </span><span class="comment">/* non-maskable interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab9c5b698ef40bed2c84321ef4c71f0c0">  263</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CCOUNT       1   </span><span class="comment">/* CCOUNT reg. (timer option) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa25430b05443d76695f6ee08388c29f7">  264</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_TIMERS        1   </span><span class="comment">/* number of CCOMPAREn regs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a033015185a103dfdc0d37f0d05278364">  265</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_INTERRUPTS        15  </span><span class="comment">/* number of interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abed6ae83e19b1cc3c93ff34537cea3d9">  266</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_INTERRUPTS_LOG2   4   </span><span class="comment">/* ceil(log2(NUM_INTERRUPTS)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a70df38f3b3c470383f49d5986506b4d4">  267</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_EXTINTERRUPTS     13  </span><span class="comment">/* num of external interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a66cd72fcdccb941aed108da8358bfbc5">  268</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_INTLEVELS     2   </span><span class="comment">/* number of interrupt levels</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">                           (not including level zero) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6e2c740d648367f5daba1686fd1eb1b7">  270</a></span>&#160;<span class="preprocessor">#define XCHAL_EXCM_LEVEL        1   </span><span class="comment">/* level masked by PS.EXCM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">/* (always 1 in XEA1; levels 2 .. EXCM_LEVEL are &quot;medium priority&quot;) */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/*  Masks of interrupts at each interrupt level:  */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a845fbf11443fb8595dd1f687063106a8">  274</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL1_MASK        0x00003FFF</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1525e979f0ce01bed9a241352def022c">  275</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_MASK        0x00000000</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a76749c33f64769107727f1f232faea7d">  276</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_MASK        0x00004000</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a173872a1d06a40bd1de05ff318675539">  277</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL4_MASK        0x00000000</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa207c7abdb2c3c624095bb5f32c1ac58">  278</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL5_MASK        0x00000000</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a08cee7323c863dc2ab8cbd1ee2ab019c">  279</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL6_MASK        0x00000000</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac9cee23083048225debf9eca7516e096">  280</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL7_MASK        0x00000000</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/*  Masks of interrupts at each range 1..n of interrupt levels:  */</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6e74b8ed18648ddcf2bce9ce088ff8ba">  283</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL1_ANDBELOW_MASK   0x00003FFF</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a28f1191b05d31b11fae4975b1d571812">  284</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_ANDBELOW_MASK   0x00003FFF</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8049c681630eba58da3ec4bb9dfa18bc">  285</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_ANDBELOW_MASK   0x00007FFF</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acce3501c301f12c16a493d0b534942bc">  286</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL4_ANDBELOW_MASK   0x00007FFF</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#abc02d7677f3a666aa49b7a825e18406a">  287</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL5_ANDBELOW_MASK   0x00007FFF</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad042ce2dfdf8945d8239fdb8db1f721d">  288</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL6_ANDBELOW_MASK   0x00007FFF</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa9cc3b7cc38097ee415fdecbe51220f8">  289</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL7_ANDBELOW_MASK   0x00007FFF</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*  Level of each interrupt:  */</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a86ee7f0a18163e382d02cb9e1fa38a58">  292</a></span>&#160;<span class="preprocessor">#define XCHAL_INT0_LEVEL        1</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1c7afb55ac92d78cd1c13bc5ea9f0107">  293</a></span>&#160;<span class="preprocessor">#define XCHAL_INT1_LEVEL        1</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0bcb4f6a039035e2fc17d1818e1f392e">  294</a></span>&#160;<span class="preprocessor">#define XCHAL_INT2_LEVEL        1</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a42ab6c8eae5389ee09bfd80b63080910">  295</a></span>&#160;<span class="preprocessor">#define XCHAL_INT3_LEVEL        1</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af99dda1f686d5729b5bb0b679840204a">  296</a></span>&#160;<span class="preprocessor">#define XCHAL_INT4_LEVEL        1</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a28e3b6c155a6a342ed03e68a77d6e561">  297</a></span>&#160;<span class="preprocessor">#define XCHAL_INT5_LEVEL        1</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a599cf8bbe622e1a0ca5b1a08c4366a0b">  298</a></span>&#160;<span class="preprocessor">#define XCHAL_INT6_LEVEL        1</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6c4b2c8b049df2367b6a60b3f8d5fe00">  299</a></span>&#160;<span class="preprocessor">#define XCHAL_INT7_LEVEL        1</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a203ae45d22501aa830a239cd209e29af">  300</a></span>&#160;<span class="preprocessor">#define XCHAL_INT8_LEVEL        1</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aeedd0ca62814a5dca2b3e14830af2f96">  301</a></span>&#160;<span class="preprocessor">#define XCHAL_INT9_LEVEL        1</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa2b57f849b30b436c3b34f9cc1298351">  302</a></span>&#160;<span class="preprocessor">#define XCHAL_INT10_LEVEL       1</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a78bc693d0d9323c4c67081406ff903ab">  303</a></span>&#160;<span class="preprocessor">#define XCHAL_INT11_LEVEL       1</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a94d4654d0412776c63571bcd8a3330f0">  304</a></span>&#160;<span class="preprocessor">#define XCHAL_INT12_LEVEL       1</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1d6436dc7ea0e1ec28d11acfe472d16e">  305</a></span>&#160;<span class="preprocessor">#define XCHAL_INT13_LEVEL       1</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa2e8577c73d0825a68bfd316c58f8139">  306</a></span>&#160;<span class="preprocessor">#define XCHAL_INT14_LEVEL       3</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a56c2a3c6f554b057c0ab4d0e39513a9c">  307</a></span>&#160;<span class="preprocessor">#define XCHAL_DEBUGLEVEL        2   </span><span class="comment">/* debug interrupt level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0572f96f29cd50ed7d03e04539b7d282">  308</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_DEBUG_EXTERN_INT 1   </span><span class="comment">/* OCD external db interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae8563b3de3663d433153bf6619893f35">  309</a></span>&#160;<span class="preprocessor">#define XCHAL_NMILEVEL          3   </span><span class="comment">/* NMI &quot;level&quot; (for use with</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">                           EXCSAVE/EPS/EPC_n, RFI n) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*  Type of each interrupt:  */</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a705f47e6e9dc8f7b2fdd9aae016170ab">  313</a></span>&#160;<span class="preprocessor">#define XCHAL_INT0_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a31cad9a19a1eaf7786c97786ab925c55">  314</a></span>&#160;<span class="preprocessor">#define XCHAL_INT1_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aee28b31eccbcb3854c77a6a2dec811de">  315</a></span>&#160;<span class="preprocessor">#define XCHAL_INT2_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a22d4463aaa7863ebdceaedde2bb295e5">  316</a></span>&#160;<span class="preprocessor">#define XCHAL_INT3_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac474e792128a61d8804974dafd7f3167">  317</a></span>&#160;<span class="preprocessor">#define XCHAL_INT4_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a6b16537de3690f8746ddd4c322117657">  318</a></span>&#160;<span class="preprocessor">#define XCHAL_INT5_TYPE     XTHAL_INTTYPE_EXTERN_LEVEL</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8c4c674600f016c25692e3402643c0bc">  319</a></span>&#160;<span class="preprocessor">#define XCHAL_INT6_TYPE     XTHAL_INTTYPE_TIMER</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aec8d4f4b58d200e2c8ecdf29ea294be0">  320</a></span>&#160;<span class="preprocessor">#define XCHAL_INT7_TYPE     XTHAL_INTTYPE_SOFTWARE</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9d2d91418081ebcfc1ec94e613f7a4a2">  321</a></span>&#160;<span class="preprocessor">#define XCHAL_INT8_TYPE     XTHAL_INTTYPE_EXTERN_EDGE</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad8d51c9b976329464447739a27ca5cbc">  322</a></span>&#160;<span class="preprocessor">#define XCHAL_INT9_TYPE     XTHAL_INTTYPE_EXTERN_EDGE</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a82be37f723436335bcbcddbe8386bf4e">  323</a></span>&#160;<span class="preprocessor">#define XCHAL_INT10_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a86f61c5e186a1cf69d72f0a2cae333dd">  324</a></span>&#160;<span class="preprocessor">#define XCHAL_INT11_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4e29408169d60d2c5b87d4b9d41cb228">  325</a></span>&#160;<span class="preprocessor">#define XCHAL_INT12_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aacb05966dfcef431a70ef7b165a1e10d">  326</a></span>&#160;<span class="preprocessor">#define XCHAL_INT13_TYPE    XTHAL_INTTYPE_EXTERN_EDGE</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a9442823f7dbe14804ec8562cfb02e2e6">  327</a></span>&#160;<span class="preprocessor">#define XCHAL_INT14_TYPE    XTHAL_INTTYPE_NMI</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/*  Masks of interrupts for each type of interrupt:  */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab98c731932b0443d0eed73d5b592177f">  330</a></span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_UNCONFIGURED 0xFFFF8000</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae33bee520dba9c9906bce8d5becc016f">  331</a></span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_SOFTWARE 0x00000080</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a294568426f8e7154e4311e1de653a6fe">  332</a></span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_EXTERN_EDGE  0x00003F00</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a473bb1c812a88fabed007f4e5e2530cf">  333</a></span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_EXTERN_LEVEL 0x0000003F</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a29dbcd49152004a62c1f0ffd9eaa4fde">  334</a></span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_TIMER    0x00000040</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a02a91a8a081398f06271afa1c9973ac3">  335</a></span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_NMI      0x00004000</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8a17f688b0f01f61aea3cbb44b678dae">  336</a></span>&#160;<span class="preprocessor">#define XCHAL_INTTYPE_MASK_WRITE_ERROR  0x00000000</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*  Interrupt numbers assigned to specific interrupt sources:  */</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad247fa68805e9862b04ae02a4ce62a45">  339</a></span>&#160;<span class="preprocessor">#define XCHAL_TIMER0_INTERRUPT      6   </span><span class="comment">/* CCOMPARE0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa1b097dec11b10b47330b0b63781a9ba">  340</a></span>&#160;<span class="preprocessor">#define XCHAL_TIMER1_INTERRUPT      XTHAL_TIMER_UNCONFIGURED</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae9609256aa218174334f07a2a6d1f6a3">  341</a></span>&#160;<span class="preprocessor">#define XCHAL_TIMER2_INTERRUPT      XTHAL_TIMER_UNCONFIGURED</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a38b8edc9737b32eb2dfc6ae0496adb68">  342</a></span>&#160;<span class="preprocessor">#define XCHAL_TIMER3_INTERRUPT      XTHAL_TIMER_UNCONFIGURED</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8ea799106ec835fd184e6532b427cffa">  343</a></span>&#160;<span class="preprocessor">#define XCHAL_NMI_INTERRUPT     14  </span><span class="comment">/* non-maskable interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/*  Interrupt numbers for levels at which only one interrupt is configured:  */</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a14b2e2aa326b68e3cf222a8db0246506">  346</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_NUM     14</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/*  (There are many interrupts each at level(s) 1.)  */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> *  External interrupt vectors/levels.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> *  These macros describe how Xtensa processor interrupt numbers</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> *  (as numbered internally, eg. in INTERRUPT and INTENABLE registers)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> *  map to external BInterrupt&lt;n&gt; pins, for those interrupts</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> *  configured as external (level-triggered, edge-triggered, or NMI).</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> *  See the Xtensa processor databook for more details.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/*  Core interrupt numbers mapped to each EXTERNAL interrupt number:  */</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ada4bd9710b663273bc2bd25f9247d1dd">  360</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT0_NUM       0   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a41df03af50e73fe70e8309b70d0761fb">  361</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT1_NUM       1   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a68637c5c24f821dfd8cc7360d8891b1f">  362</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT2_NUM       2   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a025e6e87c7784b02ef9661555d346e0a">  363</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT3_NUM       3   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a981ed1fc3f52848c461f45fa3a89955d">  364</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT4_NUM       4   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#addc70e4d59962325214fb13c2626e7be">  365</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT5_NUM       5   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af14985704c0795a458f2aa9d4cc49151">  366</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT6_NUM       8   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a739539b565073db72e79a1319ccd241d">  367</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT7_NUM       9   </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3d67cb2a939fa8c0f2cbb492d0e1789b">  368</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT8_NUM       10  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a494a0fbba13d89f3ba8226638dcb1ae5">  369</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT9_NUM       11  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a10bfdb9e84e43ad9d56a3ef7300acc4c">  370</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT10_NUM      12  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac4049a3711ec918c0893636c06c63a63">  371</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT11_NUM      13  </span><span class="comment">/* (intlevel 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aba026c6931195081ba7e516d80597235">  372</a></span>&#160;<span class="preprocessor">#define XCHAL_EXTINT12_NUM      14  </span><span class="comment">/* (intlevel 3) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">            EXCEPTIONS and VECTORS</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8211630725e652a8631e6f351329eb67">  379</a></span>&#160;<span class="preprocessor">#define XCHAL_XEA_VERSION       2   </span><span class="comment">/* Xtensa Exception Architecture</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">                           number: 1 == XEA1 (old)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">                               2 == XEA2 (new)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">                               0 == XEAX (extern) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aaa5620b40a4da71ca946ea6d51d9e7b5">  383</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XEA1         0   </span><span class="comment">/* Exception Architecture 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad07ae8da0ccc8098bc414ba69f02249b">  384</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XEA2         1   </span><span class="comment">/* Exception Architecture 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa070bd17f1841d744c4e5f808dc278fd">  385</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XEAX         0   </span><span class="comment">/* External Exception Arch. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a22b626726956801f19a155c090498524">  386</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_EXCEPTIONS       1   </span><span class="comment">/* exception option */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ac036e1fbba077ef55cf8ba821fde5cc8">  387</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MEM_ECC_PARITY   0   </span><span class="comment">/* local memory ECC/parity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a51e694f384e97378149ff8d0596d2819">  388</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECTOR_SELECT    1   </span><span class="comment">/* relocatable vectors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acdee33bd00c81f9cebf64b160b2c8f9a">  389</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_VECBASE      1   </span><span class="comment">/* relocatable vectors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad6a91a104bf32f21926bd78a974bfc73">  390</a></span>&#160;<span class="preprocessor">#define XCHAL_VECBASE_RESET_VADDR   0x40000000  </span><span class="comment">/* VECBASE reset value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a8e5ee2db4642e9248860fc289eb52982">  391</a></span>&#160;<span class="preprocessor">#define XCHAL_VECBASE_RESET_PADDR   0x40000000</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acb9d4b96668e868ad8de1aa3fc4f2039">  392</a></span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECBASE_OVERLAP 0</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acac304c36abe5e4fdf119ea684cb61d4">  394</a></span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR0_VADDR   0x50000000</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af741bb196e1a7ae7512ffa571d573303">  395</a></span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR0_PADDR   0x50000000</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3cb2d551b577676a173d50d8fe05d523">  396</a></span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR1_VADDR   0x40000080</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2933fa18ab3a2289c4c16f019bfcf22c">  397</a></span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR1_PADDR   0x40000080</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a17607115dda02e62abdbc4a533052d63">  398</a></span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR_VADDR    0x50000000</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aa31d1534b3cfa96e8bd8397b2571fffe">  399</a></span>&#160;<span class="preprocessor">#define XCHAL_RESET_VECTOR_PADDR    0x50000000</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a35db2fb47c6c8941b734eb4f61ba4be0">  400</a></span>&#160;<span class="preprocessor">#define XCHAL_USER_VECOFS       0x00000050</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a806e339423838bd9581397eb371ddd8c">  401</a></span>&#160;<span class="preprocessor">#define XCHAL_USER_VECTOR_VADDR     0x40000050</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a84d85489d060daff13e4fb4a6d625594">  402</a></span>&#160;<span class="preprocessor">#define XCHAL_USER_VECTOR_PADDR     0x40000050</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a80ba894a4d82fa9f461816d96f529654">  403</a></span>&#160;<span class="preprocessor">#define XCHAL_KERNEL_VECOFS     0x00000030</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1a56541da14e3f63a9fe60835a3bb5c6">  404</a></span>&#160;<span class="preprocessor">#define XCHAL_KERNEL_VECTOR_VADDR   0x40000030</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2c3a8bd0fcef9d74440b34beeca65fe0">  405</a></span>&#160;<span class="preprocessor">#define XCHAL_KERNEL_VECTOR_PADDR   0x40000030</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a1bdfef3da45f67614722ca809bdae153">  406</a></span>&#160;<span class="preprocessor">#define XCHAL_DOUBLEEXC_VECOFS      0x00000070</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#af3988ecad3560ecf2c93d85d3f882b5c">  407</a></span>&#160;<span class="preprocessor">#define XCHAL_DOUBLEEXC_VECTOR_VADDR    0x40000070</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4f660c2dccbd9eecc0fbb12b8a4ef080">  408</a></span>&#160;<span class="preprocessor">#define XCHAL_DOUBLEEXC_VECTOR_PADDR    0x40000070</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae17729374dd47b658ece04d86cf28c3f">  409</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_VECOFS      0x00000010</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a87942930203c6b778d8c901712908af3">  410</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_VECTOR_VADDR    0x40000010</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aaebaf817c1e173f9d86001ee67de65fa">  411</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL2_VECTOR_PADDR    0x40000010</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a603a2733b6d294de39576ba1f0020747">  412</a></span>&#160;<span class="preprocessor">#define XCHAL_DEBUG_VECOFS      XCHAL_INTLEVEL2_VECOFS</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5e7d806541334efc8a86ae141238a40a">  413</a></span>&#160;<span class="preprocessor">#define XCHAL_DEBUG_VECTOR_VADDR    XCHAL_INTLEVEL2_VECTOR_VADDR</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#acfa250bc836badd3481296a560a7d832">  414</a></span>&#160;<span class="preprocessor">#define XCHAL_DEBUG_VECTOR_PADDR    XCHAL_INTLEVEL2_VECTOR_PADDR</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a49eb2b8f94de08766e5c98e76f5f29fa">  415</a></span>&#160;<span class="preprocessor">#define XCHAL_NMI_VECOFS        0x00000020</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#aacccc7850c3a97cfc17e5d2240ffd282">  416</a></span>&#160;<span class="preprocessor">#define XCHAL_NMI_VECTOR_VADDR      0x40000020</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2679626a129318e03b7839c04598ac0c">  417</a></span>&#160;<span class="preprocessor">#define XCHAL_NMI_VECTOR_PADDR      0x40000020</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab6ed5655ee3a81525a1c945125f6760a">  418</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_VECOFS      XCHAL_NMI_VECOFS</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad0704934e86551bd2f71636686b5a4f5">  419</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_VECTOR_VADDR    XCHAL_NMI_VECTOR_VADDR</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5f1fb998dba8ae57f47ca91d22f4a30d">  420</a></span>&#160;<span class="preprocessor">#define XCHAL_INTLEVEL3_VECTOR_PADDR    XCHAL_NMI_VECTOR_PADDR</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">                DEBUG</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a918e46a0ecd5a8b45235e0dae107bda2">  427</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_OCD          1   </span><span class="comment">/* OnChipDebug option */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3f352bb26def41fc4bde62545cd87f62">  428</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_IBREAK        1   </span><span class="comment">/* number of IBREAKn regs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a3c2e5d6cb90c4518faef09e92e745a32">  429</a></span>&#160;<span class="preprocessor">#define XCHAL_NUM_DBREAK        1   </span><span class="comment">/* number of DBREAKn regs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a998014f8a7989db779bd6ae6b9cf77b7">  430</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_OCD_DIR_ARRAY    0   </span><span class="comment">/* faster OCD option */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">                MMU</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*  See core-matmap.h header file for more details.  */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a0f1c41c414bb31fcd5fcf99bc69fa02c">  439</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_TLBS         1   </span><span class="comment">/* inverse of HAVE_CACHEATTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a5b335dc22b785918669ae0e1a106e42d">  440</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_SPANNING_WAY     1   </span><span class="comment">/* one way maps I+D 4GB vaddr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ad47de63c58c931188b8e84ff6d23baef">  441</a></span>&#160;<span class="preprocessor">#define XCHAL_SPANNING_WAY      0   </span><span class="comment">/* TLB spanning way number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a85709057bf707c85c104bcb48326e32b">  442</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_IDENTITY_MAP     1   </span><span class="comment">/* vaddr == paddr always */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a4ece2fffe3b62d0e394a649afb6f37b4">  443</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_CACHEATTR        0   </span><span class="comment">/* CACHEATTR register present */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ab0dda885649ec42c09797be62bf97981">  444</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_MIMIC_CACHEATTR  1   </span><span class="comment">/* region protection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a518da614063946289d6c582d24044bb0">  445</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_XLT_CACHEATTR    0   </span><span class="comment">/* region prot. w/translation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a237c3bb797f89965ff84da3ef22826bc">  446</a></span>&#160;<span class="preprocessor">#define XCHAL_HAVE_PTP_MMU      0   </span><span class="comment">/* full MMU (with page table</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">                           [autorefill] and protection)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">                           usable for an MMU-based OS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/*  If none of the above last 4 are set, it&#39;s a custom TLB configuration.  */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#a2bf8b9e17af08e1dc3598dde4f012cae">  451</a></span>&#160;<span class="preprocessor">#define XCHAL_MMU_ASID_BITS     0   </span><span class="comment">/* number of bits in ASIDs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae26c4d8ecb9ea9a50645ae521d282abc">  452</a></span>&#160;<span class="preprocessor">#define XCHAL_MMU_RINGS         1   </span><span class="comment">/* number of rings (1..4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="libraries_2_g_d_b_stub_2src_2xtensa_2config_2core-isa_8h.html#ae4719cd3a43b43a49c36b29f0c177bf3">  453</a></span>&#160;<span class="preprocessor">#define XCHAL_MMU_RING_BITS     0   </span><span class="comment">/* num of bits in RING field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !XTENSA_HAL_NON_PRIVILEGED_ONLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _XTENSA_CORE_CONFIGURATION_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
