// Seed: 85653365
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      id_1(1 - 1)
  );
  wire id_4;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1,
    input  tri id_2
);
  wire id_4;
  wire id_5;
  wire id_6 = 1;
  module_0(
      id_4, id_6
  );
  wire id_7, id_8, id_9;
  wire id_10, id_11;
  tri1 id_12 = 1;
  wire id_13 = id_13;
endmodule
module module_2 ();
  wire id_1, id_2;
  module_0(
      id_2, id_1
  );
  wire id_3;
endmodule
