<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_c9246d1a_A10110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110')">rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178796"  onclick="showContent('inst_tag_178796')">config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178796_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178796_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178796_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178796_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178797"  onclick="showContent('inst_tag_178797')">config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178797_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178797_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178797_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178797_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178798"  onclick="showContent('inst_tag_178798')">config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178798_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178798_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178798_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178798_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178799"  onclick="showContent('inst_tag_178799')">config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178799_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178799_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178799_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178799_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178800"  onclick="showContent('inst_tag_178800')">config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178800_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178800_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178800_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178800_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178801"  onclick="showContent('inst_tag_178801')">config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178801_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178801_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178801_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178801_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178802"  onclick="showContent('inst_tag_178802')">config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178802_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178802_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178802_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178802_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178803"  onclick="showContent('inst_tag_178803')">config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178803_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178803_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178803_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178803_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178804"  onclick="showContent('inst_tag_178804')">config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178804_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178804_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178804_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178804_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178805"  onclick="showContent('inst_tag_178805')">config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178805_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178805_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178805_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178805_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178806"  onclick="showContent('inst_tag_178806')">config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178806_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178806_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178806_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178806_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178807"  onclick="showContent('inst_tag_178807')">config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178807_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178807_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178807_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178807_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178808"  onclick="showContent('inst_tag_178808')">config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178808_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178808_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178808_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178808_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178809"  onclick="showContent('inst_tag_178809')">config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178809_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178809_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178809_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178809_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178810"  onclick="showContent('inst_tag_178810')">config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178810_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178810_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178810_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178810_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178811"  onclick="showContent('inst_tag_178811')">config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178811_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178811_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178811_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178811_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178812"  onclick="showContent('inst_tag_178812')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178812_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178812_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178812_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178812_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178813"  onclick="showContent('inst_tag_178813')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178813_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178813_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178813_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178813_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178814"  onclick="showContent('inst_tag_178814')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178814_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178814_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178814_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178814_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178815"  onclick="showContent('inst_tag_178815')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178815_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178815_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178815_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178815_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178816"  onclick="showContent('inst_tag_178816')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178816_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178816_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178816_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178816_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_178817"  onclick="showContent('inst_tag_178817')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178817_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178817_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178817_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178817_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_178796'>
<hr>
<a name="inst_tag_178796"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178796" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178796_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178796_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178796_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178796_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62875" >SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178797'>
<hr>
<a name="inst_tag_178797"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178797" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178797_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178797_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178797_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178797_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62876" >SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178798'>
<hr>
<a name="inst_tag_178798"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178798" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178798_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178798_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178798_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178798_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62877" >SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178799'>
<hr>
<a name="inst_tag_178799"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178799" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178799_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178799_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178799_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178799_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62878" >SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178800'>
<hr>
<a name="inst_tag_178800"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178800" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178800_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178800_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178800_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178800_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62879" >SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178801'>
<hr>
<a name="inst_tag_178801"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178801" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178801_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178801_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178801_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178801_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62880" >SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178802'>
<hr>
<a name="inst_tag_178802"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178802" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178802_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178802_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178802_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178802_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62881" >SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178803'>
<hr>
<a name="inst_tag_178803"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178803" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178803_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178803_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178803_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178803_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62882" >SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178804'>
<hr>
<a name="inst_tag_178804"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178804" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178804_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178804_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178804_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178804_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62883" >SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178805'>
<hr>
<a name="inst_tag_178805"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178805" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178805_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178805_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178805_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178805_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62884" >SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178806'>
<hr>
<a name="inst_tag_178806"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178806" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178806_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178806_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178806_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178806_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62885" >SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178807'>
<hr>
<a name="inst_tag_178807"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178807" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178807_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178807_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178807_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178807_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62886" >SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178808'>
<hr>
<a name="inst_tag_178808"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178808" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178808_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178808_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178808_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178808_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62887" >SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178809'>
<hr>
<a name="inst_tag_178809"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178809" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178809_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178809_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178809_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178809_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62888" >SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178810'>
<hr>
<a name="inst_tag_178810"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178810" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178810_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178810_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178810_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178810_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62889" >SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178811'>
<hr>
<a name="inst_tag_178811"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178811" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178811_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178811_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178811_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178811_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62890" >SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178812'>
<hr>
<a name="inst_tag_178812"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178812" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178812_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178812_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178812_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178812_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62891" >SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178813'>
<hr>
<a name="inst_tag_178813"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178813" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178813_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178813_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178813_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178813_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62892" >SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178814'>
<hr>
<a name="inst_tag_178814"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178814" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178814_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178814_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178814_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178814_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62893" >SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178815'>
<hr>
<a name="inst_tag_178815"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178815" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178815_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178815_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178815_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178815_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62894" >SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178816'>
<hr>
<a name="inst_tag_178816"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178816" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178816_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178816_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178816_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178816_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62895" >SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_178817'>
<hr>
<a name="inst_tag_178817"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178817" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"><a href="mod1985.html#inst_tag_178817_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod1985.html#inst_tag_178817_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1985.html#inst_tag_178817_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1985.html#inst_tag_178817_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.05</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod840.html#inst_tag_62896" >SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1985.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1985.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1985.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1985.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178796'>
<a name="inst_tag_178796_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178796" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178796_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178796" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178796_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178796" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178796_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178796" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178797'>
<a name="inst_tag_178797_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178797" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178797_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178797" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178797_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178797" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178797_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178797" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178798'>
<a name="inst_tag_178798_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178798" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178798_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178798" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178798_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178798" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178798_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178798" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178799'>
<a name="inst_tag_178799_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178799" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178799_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178799" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178799_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178799" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178799_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178799" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178800'>
<a name="inst_tag_178800_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178800" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178800_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178800" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178800_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178800" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178800_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178800" >config_ss_tb.DUT.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178801'>
<a name="inst_tag_178801_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178801" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178801_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178801" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178801_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178801" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178801_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178801" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178802'>
<a name="inst_tag_178802_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178802" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178802_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178802" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178802_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178802" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178802_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178802" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_arm_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178803'>
<a name="inst_tag_178803_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178803" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178803_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178803" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178803_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178803" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178803_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178803" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178804'>
<a name="inst_tag_178804_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178804" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178804_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178804" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178804_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178804" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178804_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178804" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178805'>
<a name="inst_tag_178805_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178805" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178805_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178805" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178805_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178805" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178805_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178805" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178806'>
<a name="inst_tag_178806_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178806" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178806_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178806" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178806_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178806" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178806_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178806" >config_ss_tb.DUT.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178807'>
<a name="inst_tag_178807_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178807" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178807_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178807" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178807_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178807" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178807_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178807" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178808'>
<a name="inst_tag_178808_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178808" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178808_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178808" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178808_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178808" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178808_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178808" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178809'>
<a name="inst_tag_178809_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178809" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178809_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178809" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178809_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178809" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178809_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178809" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178810'>
<a name="inst_tag_178810_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178810" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178810_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178810" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178810_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178810" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178810_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178810" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178811'>
<a name="inst_tag_178811_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178811" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178811_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178811" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178811_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178811" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178811_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178811" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178812'>
<a name="inst_tag_178812_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178812" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178812_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178812" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178812_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178812" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178812_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178812" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178813'>
<a name="inst_tag_178813_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178813" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178813_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178813" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178813_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178813" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178813_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178813" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_arm_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178814'>
<a name="inst_tag_178814_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178814" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178814_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178814" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178814_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178814" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178814_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178814" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178815'>
<a name="inst_tag_178815_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178815" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178815_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178815" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178815_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178815" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178815_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178815" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178816'>
<a name="inst_tag_178816_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178816" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178816_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178816" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178816_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178816" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178816_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178816" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_178817'>
<a name="inst_tag_178817_Line"></a>
<b>Line Coverage for Instance : <a href="mod1985.html#inst_tag_178817" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88669</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>88683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>88690</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
88660                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88661      1/1          		if ( ! Sys_Clk_RstN )
88662      1/1          			Full &lt;= #1.0 ( 1'b0 );
88663      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
88664                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
88665                   	assign Sys_Pwr_WakeUp = 1'b0;
88666                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
88667                   	assign Tx_Data = RxInt_Data;
88668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88669      1/1          		if ( ! Sys_Clk_RstN )
88670      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
88671      1/1          		else if ( RxVld &amp; RxRdy )
88672      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
88673                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
88674                   	assign Tx_Head = RxInt_Head;
88675                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88676      1/1          		if ( ! Sys_Clk_RstN )
88677      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
88678      1/1          		else if ( RxVld &amp; RxRdy )
88679      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
88680                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
88681                   	assign Tx_Tail = RxInt_Tail;
88682                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
88683      1/1          		if ( ! Sys_Clk_RstN )
88684      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
88685      1/1          		else if ( RxVld &amp; RxRdy )
88686      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
88687                   	// synopsys translate_off
88688                   	// synthesis translate_off
88689                   	always @( posedge Sys_Clk )
88690      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
88691      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
88692      <font color = "grey">unreachable  </font>				dontStop = 0;
88693      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
88694      <font color = "grey">unreachable  </font>				if (!dontStop) begin
88695      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
88696      <font color = "grey">unreachable  </font>					$stop;
88697                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
88698                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_178817_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1985.html#inst_tag_178817" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88666
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88673
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88680
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_178817_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1985.html#inst_tag_178817" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_178817_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1985.html#inst_tag_178817" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88666</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88673</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">88680</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88669</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">88683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88666      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88673      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88680      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88661      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88662      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88663      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88670      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
88671      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88672      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88676      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88677      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88678      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88679      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88683      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
88684      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
88685      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
88686      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_178796">
    <li>
      <a href="#inst_tag_178796_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178796_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178796_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178796_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178797">
    <li>
      <a href="#inst_tag_178797_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178797_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178797_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178797_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178798">
    <li>
      <a href="#inst_tag_178798_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178798_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178798_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178798_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178799">
    <li>
      <a href="#inst_tag_178799_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178799_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178799_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178799_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178800">
    <li>
      <a href="#inst_tag_178800_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178800_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178800_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178800_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178801">
    <li>
      <a href="#inst_tag_178801_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178801_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178801_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178801_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178802">
    <li>
      <a href="#inst_tag_178802_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178802_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178802_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178802_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178803">
    <li>
      <a href="#inst_tag_178803_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178803_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178803_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178803_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178804">
    <li>
      <a href="#inst_tag_178804_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178804_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178804_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178804_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178805">
    <li>
      <a href="#inst_tag_178805_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178805_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178805_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178805_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178806">
    <li>
      <a href="#inst_tag_178806_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178806_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178806_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178806_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178807">
    <li>
      <a href="#inst_tag_178807_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178807_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178807_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178807_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178808">
    <li>
      <a href="#inst_tag_178808_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178808_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178808_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178808_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178809">
    <li>
      <a href="#inst_tag_178809_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178809_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178809_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178809_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178810">
    <li>
      <a href="#inst_tag_178810_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178810_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178810_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178810_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178811">
    <li>
      <a href="#inst_tag_178811_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178811_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178811_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178811_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178812">
    <li>
      <a href="#inst_tag_178812_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178812_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178812_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178812_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178813">
    <li>
      <a href="#inst_tag_178813_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178813_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178813_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178813_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178814">
    <li>
      <a href="#inst_tag_178814_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178814_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178814_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178814_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178815">
    <li>
      <a href="#inst_tag_178815_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178815_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178815_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178815_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178816">
    <li>
      <a href="#inst_tag_178816_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178816_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178816_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178816_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_178817">
    <li>
      <a href="#inst_tag_178817_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_178817_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_178817_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_178817_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
