	component niosLab2 is
		port (
			clk_clk       : in  std_logic                    := 'X';             -- clk
			reset_reset_n : in  std_logic                    := 'X';             -- reset_n
			stepm_name    : out std_logic_vector(3 downto 0);                    -- name
			swx_export    : in  std_logic_vector(3 downto 0) := (others => 'X')  -- export
		);
	end component niosLab2;

